// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "07/28/2016 19:59:04"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proc (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;

// Design Ports Information
// clk	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \clk~input_o ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN2 ;
wire \inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ;
wire \inst1|Decoder1~3_combout ;
wire \inst1|dest_sel[3]~2_combout ;
wire \inst1|dest_sel[3]~3_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ;
wire \inst1|Decoder1~1_combout ;
wire \inst1|WideOr3~0_combout ;
wire \inst|rf4|S1613|Q[1]~feeder_combout ;
wire \inst1|WideOr4~0_combout ;
wire \inst1|WideOr2~0_combout ;
wire \inst1|Selector7~1_combout ;
wire \inst1|Selector7~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ;
wire \inst1|WideOr1~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ;
wire \inst1|Selector4~1_combout ;
wire \inst1|WideOr0~0_combout ;
wire \inst|m241|OU[11]~2_combout ;
wire \inst|m241|OU[11]~7_combout ;
wire \inst1|Selector4~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \inst1|dest_sel[3]~10_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 ;
wire \inst1|dest_sel[3]~0_combout ;
wire \inst1|dest_sel[3]~4_combout ;
wire \inst1|dest_sel[3]~11_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \inst1|dest_sel[1]~6_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \inst1|dest_sel[1]~7_combout ;
wire \inst|rf4|decode|Decoder0~13_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ;
wire \inst1|Selector7~2_combout ;
wire \inst|rf4|S1613|Q[12]~feeder_combout ;
wire \inst|rf4|decode|Decoder0~15_combout ;
wire \inst|m241|OU[12]~91_combout ;
wire \inst|rf4|decode|Decoder0~2_combout ;
wire \inst|rf4|decode|Decoder0~3_combout ;
wire \inst|rf4|decode|Decoder0~0_combout ;
wire \inst|m241|OU[12]~93_combout ;
wire \inst|rf4|decode|Decoder0~4_combout ;
wire \inst|rf4|decode|Decoder0~5_combout ;
wire \inst|rf4|decode|Decoder0~7_combout ;
wire \inst|rf4|decode|Decoder0~6_combout ;
wire \inst|m241|OU[12]~92_combout ;
wire \inst|m241|OU[12]~94_combout ;
wire \inst|rf4|decode|Decoder0~8_combout ;
wire \inst|rf4|S1610|Q[12]~feeder_combout ;
wire \inst|rf4|decode|Decoder0~9_combout ;
wire \inst|rf4|decode|Decoder0~10_combout ;
wire \inst|rf4|decode|Decoder0~11_combout ;
wire \inst|m241|OU[12]~95_combout ;
wire \inst|m241|OU[12]~96_combout ;
wire \inst|fu|al16|m2|OU[12]~12_combout ;
wire \inst1|WideOr1~1_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ;
wire \inst1|Decoder1~0_combout ;
wire \inst|rf4|S163|Q[14]~feeder_combout ;
wire \inst|rf4|S161|Q[14]~feeder_combout ;
wire \inst|rf4|S162|Q[14]~feeder_combout ;
wire \inst|rf4|decode|Decoder0~1_combout ;
wire \inst|m241|OU[14]~23_combout ;
wire \inst|rf4|S167|Q[14]~feeder_combout ;
wire \inst|m241|OU[14]~22_combout ;
wire \inst|rf4|S1615|Q[14]~feeder_combout ;
wire \inst|rf4|S1614|Q[14]~feeder_combout ;
wire \inst|m241|OU[14]~21_combout ;
wire \inst|m241|OU[14]~24_combout ;
wire \inst|rf4|S1610|Q[14]~feeder_combout ;
wire \inst|rf4|S169|Q[14]~feeder_combout ;
wire \inst|m241|OU[14]~25_combout ;
wire \inst|m241|OU[14]~26_combout ;
wire \inst|fu|al16|m2|OU[14]~18_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ;
wire \inst|fu|al16|m2|OU[13]~17_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ;
wire \inst1|Selector3~0_combout ;
wire \inst|m241|OU[4]~47_combout ;
wire \inst|rf4|S162|Q[4]~feeder_combout ;
wire \inst|m241|OU[4]~45_combout ;
wire \inst|rf4|S1614|Q[4]~feeder_combout ;
wire \inst|m241|OU[4]~43_combout ;
wire \inst|m241|OU[4]~44_combout ;
wire \inst|m241|OU[4]~46_combout ;
wire \inst|m241|OU[4]~48_combout ;
wire \inst|m241|OU[6]~55_combout ;
wire \inst|rf4|S161|Q[6]~feeder_combout ;
wire \inst|m241|OU[6]~57_combout ;
wire \inst|m241|OU[6]~56_combout ;
wire \inst|m241|OU[6]~58_combout ;
wire \inst|rf4|S1611|Q[6]~feeder_combout ;
wire \inst|m241|OU[6]~59_combout ;
wire \inst|m241|OU[6]~60_combout ;
wire \inst|rf4|S163|Q[7]~feeder_combout ;
wire \inst|m241|OU[7]~63_combout ;
wire \inst|m241|OU[7]~61_combout ;
wire \inst|rf4|S167|Q[7]~feeder_combout ;
wire \inst|m241|OU[7]~62_combout ;
wire \inst|m241|OU[7]~64_combout ;
wire \inst|rf4|S169|Q[7]~feeder_combout ;
wire \inst|rf4|S1610|Q[7]~feeder_combout ;
wire \inst|m241|OU[7]~65_combout ;
wire \inst|m241|OU[7]~66_combout ;
wire \inst|rf4|am4|Mux6~0_combout ;
wire \inst|rf4|S1613|Q[9]~feeder_combout ;
wire \inst|rf4|am4|Mux6~3_combout ;
wire \inst|rf4|am4|Mux6~1_combout ;
wire \inst|rf4|am4|Mux6~2_combout ;
wire \inst|rf4|am4|Mux6~4_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[8]~67_combout ;
wire \inst|m241|OU[8]~68_combout ;
wire \inst|rf4|S162|Q[8]~feeder_combout ;
wire \inst|m241|OU[8]~69_combout ;
wire \inst|m241|OU[8]~70_combout ;
wire \inst|rf4|S1610|Q[8]~feeder_combout ;
wire \inst|m241|OU[8]~71_combout ;
wire \inst|m241|OU[8]~72_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \inst|m241|OU[15]~19_combout ;
wire \inst|rf4|S167|Q[15]~feeder_combout ;
wire \inst|rf4|S168|Q[15]~feeder_combout ;
wire \inst|m241|OU[15]~16_combout ;
wire \inst|rf4|S1613|Q[15]~feeder_combout ;
wire \inst|rf4|S1614|Q[15]~feeder_combout ;
wire \inst|m241|OU[15]~15_combout ;
wire \inst|rf4|S163|Q[15]~feeder_combout ;
wire \inst|m241|OU[15]~17_combout ;
wire \inst|m241|OU[15]~18_combout ;
wire \inst|m241|OU[15]~20_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \inst|m242|OU[7]~38_combout ;
wire \inst|m242|OU[7]~39_combout ;
wire \inst|fu|al16|l4|mu4|Mux8~0_combout ;
wire \inst|rf4|S169|Q[5]~feeder_combout ;
wire \inst|m241|OU[5]~53_combout ;
wire \inst|rf4|S161|Q[5]~feeder_combout ;
wire \inst|m241|OU[5]~51_combout ;
wire \inst|m241|OU[5]~49_combout ;
wire \inst|m241|OU[5]~50_combout ;
wire \inst|m241|OU[5]~52_combout ;
wire \inst|m241|OU[5]~54_combout ;
wire \inst|fu|al16|a4|Add0~38 ;
wire \inst|fu|al16|a4|Add0~18 ;
wire \inst|fu|al16|a4|Add0~41_sumout ;
wire \inst|fu|al16|a4|a|FA6|HA1|S~0_combout ;
wire \inst|fu|al16|a4|Add0~42 ;
wire \inst|fu|al16|a4|Add0~45_sumout ;
wire \inst|fu|al16|a4|a|FA7|HA1|C~0_combout ;
wire \inst|fu|al16|a4|Add0~17_sumout ;
wire \inst|fu|al16|a4|a|FA6|HA1|C~0_combout ;
wire \inst|m242|OU[0]~13_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \inst|m242|OU[0]~12_combout ;
wire \inst|fu|al16|l4|mu4|Mux15~0_combout ;
wire \inst|fu|al16|m2|OU[0]~2_combout ;
wire \inst|m242|OU[0]~14_combout ;
wire \inst|m241|OU[0]~8_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[0]~9_combout ;
wire \inst|m241|OU[0]~3_combout ;
wire \inst|rf4|S166|Q[0]~feeder_combout ;
wire \inst|rf4|S167|Q[0]~feeder_combout ;
wire \inst|rf4|S165|Q[0]~feeder_combout ;
wire \inst|m241|OU[0]~4_combout ;
wire \inst|rf4|S1614|Q[0]~feeder_combout ;
wire \inst|m241|OU[0]~1_combout ;
wire \inst|rf4|S162|Q[0]~feeder_combout ;
wire \inst|rf4|S163|Q[0]~feeder_combout ;
wire \inst|m241|OU[0]~5_combout ;
wire \inst|m241|OU[0]~109_combout ;
wire \inst|fu|al16|a4|Add0~25_sumout ;
wire \inst|fu|al16|a4|a|FA1|S~combout ;
wire \inst|fu|al16|a4|Add0~26 ;
wire \inst|fu|al16|a4|Add0~22 ;
wire \inst|fu|al16|a4|Add0~30 ;
wire \inst|fu|al16|a4|Add0~33_sumout ;
wire \inst|fu|al16|a4|a|FA3|S~combout ;
wire \inst|fu|al16|a4|a|FA6|HA2|S~0_combout ;
wire \inst|fu|al16|m2|OU[7]~7_combout ;
wire \inst|m242|OU[7]~40_combout ;
wire \inst|m242|OU[7]~41_combout ;
wire \inst|rf4|S1613|Q[7]~feeder_combout ;
wire \inst|rf4|am4|Mux8~3_combout ;
wire \inst|rf4|am4|Mux8~1_combout ;
wire \inst|rf4|am4|Mux8~0_combout ;
wire \inst|rf4|am4|Mux8~2_combout ;
wire \inst|rf4|am4|Mux8~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \inst|m242|OU[6]~34_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 ;
wire \inst|m242|OU[6]~35_combout ;
wire \inst|fu|al16|l4|mu4|Mux9~0_combout ;
wire \inst|fu|al16|m2|OU[6]~6_combout ;
wire \inst|m242|OU[6]~36_combout ;
wire \inst|m242|OU[6]~37_combout ;
wire \inst|rf4|am4|Mux9~0_combout ;
wire \inst|rf4|am4|Mux9~2_combout ;
wire \inst|rf4|am4|Mux9~3_combout ;
wire \inst|rf4|am4|Mux9~1_combout ;
wire \inst|rf4|am4|Mux9~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \inst|m242|OU[3]~23_combout ;
wire \inst|m242|OU[3]~24_combout ;
wire \inst|fu|al16|l4|mu4|Mux12~0_combout ;
wire \inst|m242|OU[3]~25_combout ;
wire \inst|fu|al16|a4|a|FA3|HA2|C~0_combout ;
wire \inst|m242|OU[3]~65_combout ;
wire \inst|rf4|S1615|Q[3]~feeder_combout ;
wire \inst|m241|OU[3]~40_combout ;
wire \inst|m241|OU[3]~38_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[3]~41_combout ;
wire \inst|m241|OU[3]~42_combout ;
wire \inst|rf4|S161|Q[3]~feeder_combout ;
wire \inst|m241|OU[3]~39_combout ;
wire \inst|m241|OU[3]~97_combout ;
wire \inst|fu|al16|a4|Add0~34 ;
wire \inst|fu|al16|a4|Add0~37_sumout ;
wire \inst|fu|al16|a4|a|FA5|HA1|C~0_combout ;
wire \inst|fu|al16|l4|mu4|Mux10~0_combout ;
wire \inst|fu|al16|m2|OU[5]~5_combout ;
wire \inst|m242|OU[5]~32_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \inst|m242|OU[5]~30_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \inst|m242|OU[5]~31_combout ;
wire \inst|m242|OU[5]~33_combout ;
wire \inst|rf4|S1610|Q[5]~feeder_combout ;
wire \inst|rf4|am4|Mux10~2_combout ;
wire \inst|rf4|am4|Mux10~3_combout ;
wire \inst|rf4|am4|Mux10~1_combout ;
wire \inst|rf4|am4|Mux10~0_combout ;
wire \inst|rf4|am4|Mux10~4_combout ;
wire \inst|m242|OU[4]~28_combout ;
wire \inst|fu|al16|l4|mu4|Mux11~0_combout ;
wire \inst|fu|al16|m2|OU[4]~13_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \inst|m242|OU[4]~26_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 ;
wire \inst|m242|OU[4]~27_combout ;
wire \inst|m242|OU[4]~29_combout ;
wire \inst|rf4|am4|Mux11~0_combout ;
wire \inst|rf4|am4|Mux11~1_combout ;
wire \inst|rf4|am4|Mux11~2_combout ;
wire \inst|rf4|am4|Mux11~3_combout ;
wire \inst|rf4|am4|Mux11~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \inst|m242|OU[13]~8_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \inst|m242|OU[13]~9_combout ;
wire \inst|m242|OU[13]~10_combout ;
wire \inst|fu|al16|a4|a|FA11|HA1|S~combout ;
wire \inst|fu|al16|a4|Add0~46 ;
wire \inst|fu|al16|a4|Add0~50 ;
wire \inst|fu|al16|a4|Add0~53_sumout ;
wire \inst|fu|al16|a4|Add0~13_sumout ;
wire \inst|fu|al16|a4|Add0~49_sumout ;
wire \inst|fu|al16|a4|a|FA8|S~combout ;
wire \inst|fu|al16|a4|a|FA11|HA2|S~0_combout ;
wire \inst|fu|al16|a4|Add0~6 ;
wire \inst|fu|al16|a4|Add0~57_sumout ;
wire \inst|fu|al16|a4|a|FA13|HA1|C~0_combout ;
wire \inst|fu|al16|m2|OU[13]~1_combout ;
wire \inst|m242|OU[13]~11_combout ;
wire \inst|rf4|S163|Q[13]~feeder_combout ;
wire \inst|rf4|S162|Q[13]~feeder_combout ;
wire \inst|m241|OU[13]~29_combout ;
wire \inst|rf4|S1613|Q[13]~feeder_combout ;
wire \inst|rf4|S1614|Q[13]~feeder_combout ;
wire \inst|m241|OU[13]~27_combout ;
wire \inst|m241|OU[13]~28_combout ;
wire \inst|m241|OU[13]~30_combout ;
wire \inst|rf4|S1610|Q[13]~feeder_combout ;
wire \inst|rf4|S169|Q[13]~feeder_combout ;
wire \inst|m241|OU[13]~31_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[13]~32_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \inst|m242|OU[14]~4_combout ;
wire \inst|m242|OU[14]~5_combout ;
wire \inst|m242|OU[14]~6_combout ;
wire \inst|fu|al16|a4|Add0~58 ;
wire \inst|fu|al16|a4|Add0~1_sumout ;
wire \inst|fu|al16|a4|a|FA14|HA1|C~0_combout ;
wire \inst|fu|al16|a4|a|FA7|HA1|S~0_combout ;
wire \inst|fu|al16|a4|a|FA9|S~combout ;
wire \inst|fu|al16|a4|a|FA12|HA2|S~combout ;
wire \inst|fu|al16|a4|a|FA12|HA1|S~combout ;
wire \inst|fu|al16|m2|OU[14]~0_combout ;
wire \inst|m242|OU[14]~7_combout ;
wire \inst|rf4|S1611|Q[14]~feeder_combout ;
wire \inst|rf4|am4|Mux1~2_combout ;
wire \inst|rf4|am4|Mux1~0_combout ;
wire \inst|rf4|am4|Mux1~3_combout ;
wire \inst|rf4|am4|Mux1~1_combout ;
wire \inst|rf4|am4|Mux1~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \inst|m242|OU[9]~46_combout ;
wire \inst|m242|OU[9]~47_combout ;
wire \inst|fu|al16|l4|mu4|Mux6~0_combout ;
wire \inst|m242|OU[9]~48_combout ;
wire \inst|fu|al16|a4|a|FA9|HA2|C~0_combout ;
wire \inst|m242|OU[9]~61_combout ;
wire \inst|rf4|S163|Q[9]~feeder_combout ;
wire \inst|m241|OU[9]~75_combout ;
wire \inst|m241|OU[9]~73_combout ;
wire \inst|m241|OU[9]~74_combout ;
wire \inst|m241|OU[9]~76_combout ;
wire \inst|m241|OU[9]~77_combout ;
wire \inst|m241|OU[9]~78_combout ;
wire \inst|fu|al16|a4|Add0~54 ;
wire \inst|fu|al16|a4|Add0~14 ;
wire \inst|fu|al16|a4|Add0~10 ;
wire \inst|fu|al16|a4|Add0~5_sumout ;
wire \inst|fu|al16|a4|a|FA12|HA1|C~0_combout ;
wire \inst|fu|al16|a4|a|FA10|HA1|C~0_combout ;
wire \inst|fu|al16|a4|a|FA5|HA1|S~combout ;
wire \inst|fu|al16|a4|a|FA5|HA2|S~0_combout ;
wire \inst|fu|al16|a4|a|FA7|S~combout ;
wire \inst|fu|al16|a4|a|FA10|HA2|S~0_combout ;
wire \inst|fu|al16|a4|a|FA10|HA1|S~combout ;
wire \inst|fu|al16|m2|OU[12]~11_combout ;
wire \inst|m242|OU[12]~59_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \inst|m242|OU[12]~57_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 ;
wire \inst|m242|OU[12]~58_combout ;
wire \inst|m242|OU[12]~60_combout ;
wire \inst|rf4|am4|Mux3~1_combout ;
wire \inst|rf4|am4|Mux3~2_combout ;
wire \inst|rf4|am4|Mux3~0_combout ;
wire \inst|rf4|am4|Mux3~3_combout ;
wire \inst|rf4|am4|Mux3~4_combout ;
wire \inst3|Add0~79_combout ;
wire \inst3|Add0~14 ;
wire \inst3|Add0~18 ;
wire \inst3|Add0~22 ;
wire \inst3|Add0~26 ;
wire \inst3|Add0~30 ;
wire \inst3|Add0~34 ;
wire \inst3|Add0~38 ;
wire \inst3|Add0~42 ;
wire \inst3|Add0~46 ;
wire \inst3|Add0~50 ;
wire \inst3|Add0~54 ;
wire \inst3|Add0~58 ;
wire \inst3|Add0~61_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ;
wire \inst1|Selector6~0_combout ;
wire \inst|m241|OU[11]~89_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ;
wire \inst|rf4|S167|Q[11]~feeder_combout ;
wire \inst|m241|OU[11]~86_combout ;
wire \inst|m241|OU[11]~85_combout ;
wire \inst|rf4|S161|Q[11]~feeder_combout ;
wire \inst|m241|OU[11]~87_combout ;
wire \inst|m241|OU[11]~88_combout ;
wire \inst|m241|OU[11]~90_combout ;
wire \inst|fu|al16|a4|Add0~9_sumout ;
wire \inst|fu|al16|a4|a|FA11|HA1|C~0_combout ;
wire \inst|fu|al16|l4|mu4|Mux4~0_combout ;
wire \inst|fu|al16|m2|OU[11]~10_combout ;
wire \inst|m242|OU[11]~55_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \inst|m242|OU[11]~53_combout ;
wire \inst|m242|OU[11]~54_combout ;
wire \inst|m242|OU[11]~56_combout ;
wire \inst|rf4|am4|Mux4~2_combout ;
wire \inst|rf4|am4|Mux4~3_combout ;
wire \inst|rf4|am4|Mux4~0_combout ;
wire \inst|rf4|am4|Mux4~1_combout ;
wire \inst|rf4|am4|Mux4~4_combout ;
wire \inst3|Add0~78_combout ;
wire \inst3|Add0~57_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ;
wire \inst1|Selector5~0_combout ;
wire \inst|m241|OU[11]~6_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ;
wire \inst|rf4|S1611|Q[10]~feeder_combout ;
wire \inst|m241|OU[10]~83_combout ;
wire \inst|m241|OU[10]~79_combout ;
wire \inst|rf4|S163|Q[10]~feeder_combout ;
wire \inst|m241|OU[10]~81_combout ;
wire \inst|rf4|S167|Q[10]~feeder_combout ;
wire \inst|m241|OU[10]~80_combout ;
wire \inst|m241|OU[10]~82_combout ;
wire \inst|m241|OU[10]~84_combout ;
wire \inst|fu|al16|l4|mu4|Mux5~0_combout ;
wire \inst|fu|al16|m2|OU[10]~9_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \inst|m242|OU[10]~49_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 ;
wire \inst|m242|OU[10]~50_combout ;
wire \inst|m242|OU[10]~51_combout ;
wire \inst|m242|OU[10]~52_combout ;
wire \inst|rf4|am4|Mux5~0_combout ;
wire \inst|rf4|am4|Mux5~3_combout ;
wire \inst|rf4|am4|Mux5~2_combout ;
wire \inst|rf4|am4|Mux5~1_combout ;
wire \inst|rf4|am4|Mux5~4_combout ;
wire \inst3|Add0~77_combout ;
wire \inst3|Add0~53_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ;
wire \inst3|Add0~76_combout ;
wire \inst3|Add0~49_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \inst1|dest_sel[0]~8_combout ;
wire \inst1|dest_sel[0]~9_combout ;
wire \inst|rf4|decode|Decoder0~12_combout ;
wire \inst|m241|OU[1]~12_combout ;
wire \inst|rf4|S165|Q[1]~feeder_combout ;
wire \inst|rf4|S166|Q[1]~feeder_combout ;
wire \inst|m241|OU[1]~10_combout ;
wire \inst|m241|OU[1]~13_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[1]~14_combout ;
wire \inst|m241|OU[1]~11_combout ;
wire \inst|m241|OU[1]~105_combout ;
wire \inst|fu|al16|a4|Add0~21_sumout ;
wire \inst|fu|al16|a4|a|FA2|S~combout ;
wire \inst|fu|al16|a4|a|FA4|S~combout ;
wire \inst|fu|al16|a4|a|FA7|HA2|S~combout ;
wire \inst|fu|al16|l4|mu4|Mux7~0_combout ;
wire \inst|fu|al16|m2|OU[8]~8_combout ;
wire \inst|m242|OU[8]~44_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \inst|m242|OU[8]~42_combout ;
wire \inst|m242|OU[8]~43_combout ;
wire \inst|m242|OU[8]~45_combout ;
wire \inst|rf4|S163|Q[8]~feeder_combout ;
wire \inst|rf4|am4|Mux7~2_combout ;
wire \inst|rf4|am4|Mux7~1_combout ;
wire \inst|rf4|am4|Mux7~0_combout ;
wire \inst|rf4|am4|Mux7~3_combout ;
wire \inst|rf4|am4|Mux7~4_combout ;
wire \inst3|Add0~75_combout ;
wire \inst3|Add0~45_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ;
wire \inst3|Add0~74_combout ;
wire \inst3|Add0~41_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ;
wire \inst3|Add0~73_combout ;
wire \inst3|Add0~37_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ;
wire \inst3|Add0~72_combout ;
wire \inst3|Add0~33_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ;
wire \inst3|Add0~71_combout ;
wire \inst3|Add0~29_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ;
wire \inst1|Selector1~0_combout ;
wire \inst|rf4|am4|Mux12~0_combout ;
wire \inst|rf4|am4|Mux12~1_combout ;
wire \inst|rf4|am4|Mux12~2_combout ;
wire \inst|rf4|am4|Mux12~3_combout ;
wire \inst|rf4|am4|Mux12~4_combout ;
wire \inst3|Add0~70_combout ;
wire \inst3|Add0~25_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \inst1|dest_sel[2]~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 ;
wire \inst1|dest_sel[2]~5_combout ;
wire \inst|rf4|decode|Decoder0~14_combout ;
wire \inst|m241|OU[2]~35_combout ;
wire \inst|rf4|S167|Q[2]~feeder_combout ;
wire \inst|rf4|S166|Q[2]~feeder_combout ;
wire \inst|m241|OU[2]~33_combout ;
wire \inst|rf4|S1611|Q[2]~feeder_combout ;
wire \inst|m241|OU[2]~36_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[2]~37_combout ;
wire \inst|m241|OU[2]~34_combout ;
wire \inst|m241|OU[2]~101_combout ;
wire \inst|fu|al16|a4|Add0~29_sumout ;
wire \inst|fu|al16|l4|mu4|Mux13~0_combout ;
wire \inst|fu|al16|m2|OU[2]~4_combout ;
wire \inst|m242|OU[2]~21_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \inst|m242|OU[2]~19_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \inst|m242|OU[2]~20_combout ;
wire \inst|m242|OU[2]~22_combout ;
wire \inst|rf4|am4|Mux13~0_combout ;
wire \inst|rf4|am4|Mux13~3_combout ;
wire \inst|rf4|am4|Mux13~1_combout ;
wire \inst|rf4|am4|Mux13~2_combout ;
wire \inst|rf4|am4|Mux13~4_combout ;
wire \inst3|Add0~69_combout ;
wire \inst3|Add0~21_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ;
wire \inst1|Decoder0~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \inst|m242|OU[1]~15_combout ;
wire \inst|m242|OU[1]~16_combout ;
wire \inst|fu|al16|l4|mu4|Mux14~0_combout ;
wire \inst|fu|al16|m2|OU[1]~3_combout ;
wire \inst|m242|OU[1]~17_combout ;
wire \inst|m242|OU[1]~18_combout ;
wire \inst|rf4|S1615|Q[1]~feeder_combout ;
wire \inst|rf4|am4|Mux14~3_combout ;
wire \inst|rf4|am4|Mux14~2_combout ;
wire \inst|rf4|am4|Mux14~1_combout ;
wire \inst|rf4|am4|Mux14~0_combout ;
wire \inst|rf4|am4|Mux14~4_combout ;
wire \inst3|Add0~68_combout ;
wire \inst3|Add0~17_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout ;
wire \inst|m241|OU[11]~0_combout ;
wire \inst1|Selector0~0_combout ;
wire \inst|rf4|am4|Mux15~1_combout ;
wire \inst|rf4|am4|Mux15~0_combout ;
wire \inst|rf4|am4|Mux15~2_combout ;
wire \inst|rf4|am4|Mux15~3_combout ;
wire \inst|rf4|am4|Mux15~4_combout ;
wire \inst3|Add0~67_combout ;
wire \inst3|Add0~13_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ;
wire \inst1|Decoder1~2_combout ;
wire \inst|fu|al16|WideAnd0~0_combout ;
wire \inst|fu|al16|WideAnd0~1_combout ;
wire \inst|fu|al16|WideAnd0~2_combout ;
wire \inst|fu|al16|WideAnd0~3_combout ;
wire \inst|fu|al16|l4|mu4|Mux0~0_combout ;
wire \inst|fu|al16|a4|a|FA13|S~combout ;
wire \inst|fu|al16|a4|Add0~2 ;
wire \inst|fu|al16|a4|Add0~61_sumout ;
wire \inst|fu|al16|m2|OU[15]~19_combout ;
wire \inst2|add_offset~0_combout ;
wire \inst3|Add0~64_combout ;
wire \inst3|Add0~62 ;
wire \inst3|Add0~1_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ;
wire \inst1|Decoder1~4_combout ;
wire \inst3|Add0~65_combout ;
wire \inst3|Add0~2 ;
wire \inst3|Add0~5_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ;
wire \inst1|WideOr5~0_combout ;
wire \inst3|Add0~66_combout ;
wire \inst3|Add0~6 ;
wire \inst3|Add0~9_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ;
wire \inst1|Selector2~0_combout ;
wire \inst|rf4|am4|Mux2~0_combout ;
wire \inst|rf4|am4|Mux2~3_combout ;
wire \inst|rf4|am4|Mux2~2_combout ;
wire \inst|rf4|am4|Mux2~1_combout ;
wire \inst|rf4|am4|Mux2~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ;
wire \inst|m242|OU[15]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0_combout ;
wire \inst|m242|OU[15]~1_combout ;
wire \inst|m242|OU[15]~2_combout ;
wire \inst|m242|OU[15]~3_combout ;
wire \inst|rf4|am4|Mux0~2_combout ;
wire \inst|rf4|am4|Mux0~3_combout ;
wire \inst|rf4|am4|Mux0~1_combout ;
wire \inst|rf4|am4|Mux0~0_combout ;
wire \inst|rf4|am4|Mux0~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \inst|rf4|S161|Q ;
wire [15:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w ;
wire [6:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [6:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w ;
wire [31:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [3:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w ;
wire [4:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [15:0] \inst|rf4|S1616|Q ;
wire [4:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [5:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w ;
wire [2:0] \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [4:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w ;
wire [2:0] \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w ;
wire [15:0] \inst3|PC ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w ;
wire [15:0] \inst|rf4|S165|Q ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [15:0] \inst|rf4|S162|Q ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w ;
wire [15:0] \inst|rf4|S163|Q ;
wire [15:0] \inst|rf4|S164|Q ;
wire [2:0] \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [15:0] \inst|rf4|S166|Q ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [15:0] \inst|rf4|S167|Q ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [15:0] \inst|rf4|S168|Q ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w ;
wire [15:0] \inst|rf4|S169|Q ;
wire [15:0] \inst|rf4|S1610|Q ;
wire [15:0] \inst|rf4|S1611|Q ;
wire [15:0] \inst|rf4|S1612|Q ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w ;
wire [15:0] \inst|rf4|S1613|Q ;
wire [15:0] \inst|rf4|S1614|Q ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [15:0] \inst|rf4|S1615|Q ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w ;
wire [2:0] \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [1:0] \inst5|clk_inst|altera_pll_i|fboutclk_wire ;
wire [1:0] \inst5|clk_inst|altera_pll_i|outclk_wire ;

wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ;
wire [1:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [7:0] \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [0];
assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [1];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN2  = \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [2];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: FF_X2_Y4_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y3_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h005F005F005F005F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h5050505050505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00550055FFAAFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hAFAAAFAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFFFFFF3FFF3FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000200000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15 (
	.dataa(!\~QIC_CREATED_GND~I_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\~QIC_CREATED_GND~I_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15 .lut_mask = 64'h00FF00FF03F35F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .lut_mask = 64'h5457545755555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0003000300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h555555554C550555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hAAAAAAAA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .lut_mask = 64'h5050505050505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 64'h1010101010101210;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .lut_mask = 64'h5020500050005000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .lut_mask = 64'h0002000200000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N16
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .lut_mask = 64'h5050505053505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 .lut_mask = 64'h1100110011001120;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h3030008030300000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0002000200000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hFFFFCCCC00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0000001055440010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000000002000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h00550F7F55554F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000020200000202;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000000004040404;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .lut_mask = 64'h0002020200020202;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h01110111FEEEFEEE;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N37
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .lut_mask = 64'hAAA8AAAAA8A8AAAA;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N50
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h00FF00FF00FF02FD;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N10
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N27
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .lut_mask = 64'h0000000000050005;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h3333333333303330;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N46
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0000001000000010;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h00FF00FF01FE11EE;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N16
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000100000000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N3
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h5555AAAAAAAAAAAA;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N25
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N57
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h0F5A0F5A0A5A0A5A;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N49
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y8_N27
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0 .lut_mask = 64'h55FF55FF55FFF5FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y9_N1
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N3
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y9_N4
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N9
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N15
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N18
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N21
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N27
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N33
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N39
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N45
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y9_N47
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N43
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N40
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N37
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N34
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N31
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N28
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N26
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N22
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N19
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N16
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N13
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N11
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y9_N7
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h00000000000C000C;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y8_N58
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 64'h01FD01FD515D515D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .lut_mask = 64'h000000000C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'hB830B83088008800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h0001554400010000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h00000000000C000C;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N55
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y9_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y9_N49
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h0F0F1B1B33331B1B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h0F0F01000F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N27
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h5555555555555555;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N2
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h333327270F0F2727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000000440044;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 .lut_mask = 64'h0000035700000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3 .lut_mask = 64'h0000000004440444;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .lut_mask = 64'h00010001FFFCFFFC;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .lut_mask = 64'h01FE01FE01FC01FC;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N46
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h3636363636343634;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N22
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .lut_mask = 64'h5A5A5A5A5A585A58;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N13
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~0_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1 .lut_mask = 64'h5555555755555555;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N2
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N47
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N26
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N19
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N17
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N10
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y9_N28
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h01FB01FB313B313B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N2
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y7_N27
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y7_N28
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 64'h0F0F1B1B33331B1B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N4
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y10_N52
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 64'h01310131FB3BFB3B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .lut_mask = 64'h3333333305000555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y8_N52
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .lut_mask = 64'h000B000B00080008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 .lut_mask = 64'h07077707F7F777F7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N40
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y8_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y8_N49
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE_q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h0F0F1B1B33331B1B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h002200220F2F0F2F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h30C030C030C030C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h00000044C4CCCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h5515555600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hFFBF000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h0C0C0C0C48484848;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h0CCC0CCCC333C333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h880088000C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .lut_mask = 64'h007700770F7F0F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0000C80000FAC8FA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000C0800F0ACF8A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h400040000D0F0D0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h05000500AF00AF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0000080080008800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h0000FFFF33333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hAAA8A8A800A8A8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h0888088888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h000F000F333F333F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hDDDDDDDD77777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hD7D7D7D75F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'h93FF33FF93FF33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hD55555557FFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'hF000F0F000FF0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .lut_mask = 64'h4400440040004000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h9F359F35AA00AA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000010000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h000A000A00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0100010000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h0E8A0E8AE2A0E2A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h62D062D06A406A40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .lut_mask = 64'h000000000FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h00FF00FF47474747;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h0E0E1F1F0E0E1F1F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h00FF00FF2A7F0A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0500050005000500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h00F300F300000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h0055005501550155;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N40
dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N40
dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N10
dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst5|clk_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst5|clk_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "400.0 mhz";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "1st_order";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "600 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 4;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 4;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 256;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 256;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 251;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 250;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 250;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "0.8 mhz";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "625000 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y2_N1
cyclonev_pll_output_counter \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN2 ),
	.tclk0(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 125;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 125;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "1.6 mhz";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N57
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout  = (!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ))

	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .lut_mask = 64'h0022002200220022;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3] = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .lut_mask = 64'h0000000001000100;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y15_N57
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout  = ( !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .lut_mask = 64'h00000000AAAA0000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3] = ( \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .lut_mask = 64'h0000000001000100;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y15_N39
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout  = ( \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( 
// !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q  ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0 .lut_mask = 64'h0000AAAA00000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3] = ( \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .lut_mask = 64'h0000000000000030;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N21
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout  = ( !\inst3|PC [15] & ( (!\inst3|PC [13] & \inst3|PC [14]) ) )

	.dataa(!\inst3|PC [13]),
	.datab(!\inst3|PC [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst3|PC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1 .lut_mask = 64'h2222222200000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \inst1|Decoder1~3 (
// Equation(s):
// \inst1|Decoder1~3_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~3 .extended_lut = "off";
defparam \inst1|Decoder1~3 .lut_mask = 64'h2000200000000000;
defparam \inst1|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst3|PC [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N35
dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst3|PC [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y16_N24
cyclonev_lcell_comb \inst1|dest_sel[3]~2 (
// Equation(s):
// \inst1|dest_sel[3]~2_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[3]~2 .extended_lut = "off";
defparam \inst1|dest_sel[3]~2 .lut_mask = 64'hF0F00000F0F0F0F0;
defparam \inst1|dest_sel[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \inst1|dest_sel[3]~3 (
// Equation(s):
// \inst1|dest_sel[3]~3_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[3]~2_combout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[3]~2_combout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[3]~2_combout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( 
// (!\inst1|dest_sel[3]~2_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst1|dest_sel[3]~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[3]~3 .extended_lut = "off";
defparam \inst1|dest_sel[3]~3 .lut_mask = 64'h8CCCCCCCCCCCCCCC;
defparam \inst1|dest_sel[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y9_N41
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout  = ( !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .lut_mask = 64'h5050505000000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3] = ( \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .lut_mask = 64'h0000000000000404;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N18
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout  = ( !\inst3|PC [15] & ( (\inst3|PC [13] & !\inst3|PC [14]) ) )

	.dataa(!\inst3|PC [13]),
	.datab(!\inst3|PC [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst3|PC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0 .lut_mask = 64'h4444444400000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] ) )

	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2 .lut_mask = 64'hCCCCCCCC00000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N21
cyclonev_lcell_comb \inst1|Decoder1~1 (
// Equation(s):
// \inst1|Decoder1~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~1 .extended_lut = "off";
defparam \inst1|Decoder1~1 .lut_mask = 64'h0000404000000000;
defparam \inst1|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \inst1|WideOr3~0 (
// Equation(s):
// \inst1|WideOr3~0_combout  = !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  $ (((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ) # 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr3~0 .extended_lut = "off";
defparam \inst1|WideOr3~0 .lut_mask = 64'h1E0F1E0F1E0F1E0F;
defparam \inst1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N36
cyclonev_lcell_comb \inst|rf4|S1613|Q[1]~feeder (
// Equation(s):
// \inst|rf4|S1613|Q[1]~feeder_combout  = \inst|m242|OU[1]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|m242|OU[1]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1613|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1613|Q[1]~feeder .extended_lut = "off";
defparam \inst|rf4|S1613|Q[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|rf4|S1613|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N18
cyclonev_lcell_comb \inst1|WideOr4~0 (
// Equation(s):
// \inst1|WideOr4~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr4~0 .extended_lut = "off";
defparam \inst1|WideOr4~0 .lut_mask = 64'h0808F7F70000FFFF;
defparam \inst1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \inst1|WideOr2~0 (
// Equation(s):
// \inst1|WideOr2~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout )) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  $ (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr2~0 .extended_lut = "off";
defparam \inst1|WideOr2~0 .lut_mask = 64'h2211221122002200;
defparam \inst1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \inst1|Selector7~1 (
// Equation(s):
// \inst1|Selector7~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout )) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector7~1 .extended_lut = "off";
defparam \inst1|Selector7~1 .lut_mask = 64'h4040C4C440404040;
defparam \inst1|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \inst1|Selector7~0 (
// Equation(s):
// \inst1|Selector7~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout )) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector7~0 .extended_lut = "off";
defparam \inst1|Selector7~0 .lut_mask = 64'h4040C4C440404444;
defparam \inst1|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout  = ( \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N25
dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y8_N25
dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y7_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout  = ( \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y7_N37
dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y15_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h00000000CCCC0000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N15
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hCCCCCCCC88888888;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y9_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout  = ( !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & ( (!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y8_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3] = ( \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q )) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .lut_mask = 64'h0000000000000202;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3] = ( !\inst3|PC [13] & ( !\inst3|PC [15] & ( !\inst3|PC [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|PC [14]),
	.datad(gnd),
	.datae(!\inst3|PC [13]),
	.dataf(!\inst3|PC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .lut_mask = 64'hF0F0000000000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y27_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC00CCC";
// synopsys translate_on

// Location: M10K_X12_Y31_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y31_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y30_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h55335533000FFF0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y12_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000";
// synopsys translate_on

// Location: M10K_X29_Y13_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y12_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y14_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h22770A0A22775F5F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y18_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y11_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y11_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y13_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y13_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h04268CAE15379DBF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y25_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y24_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y25_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y23_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 64'h447703034477CFCF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y19_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y20_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y20_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y21_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y22_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 64'h404C434F707C737F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y17_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y23_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y22_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y23_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y15_N45
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 64'h000F5353F0FF5353;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y19_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y15_N18
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h300030FF750075FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4 .lut_mask = 64'h3F3F3F3F7F7F7F7F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N20
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y37_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y45_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y41_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y45_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y15_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y15_N3
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 64'h03F353F303035353;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y19_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y16_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h00A00FAF30B03FBF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N8
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y42_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y44_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y26_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y40_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 64'h0C0C3F3F44774477;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y16_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 64'h00AA0F0F33BB0F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N14
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X57_Y14_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y13_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y14_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y16_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y16_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y16_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h000FA0AF303FB0BF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N32
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y39_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y40_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y28_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y34_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y21_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y16_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 64'h111111BBB1B1B1BB;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N38
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y16_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h00A030B00FAF3FBF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N44
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y29_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y21_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y29_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y31_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y17_N45
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 64'h05F505F50303F3F3;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y16_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 64'h030300FFABAB00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y13_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y13_N53
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y42_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y35_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y44_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X4_Y10_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 64'h4700473347CC47FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y10_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h0A330A330A33FF33;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y10_N2
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y26_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y26_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y28_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y27_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y26_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h4700473347CC47FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 64'h03AB03AB0000FFFF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y10_N32
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y37_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y36_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N21
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h0F330F33550055FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h55770F0F00330F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y10_N14
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y20_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y18_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y21_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y22_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y13_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h030503F5F305F3F5;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h0F3F555500335555;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y10_N38
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y13_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y13_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h440F440F440FFF0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y13_N14
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y30_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y33_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y38_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFF";
// synopsys translate_on

// Location: M10K_X29_Y37_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y31_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h0035F0350F35FF35;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y43_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y38_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y41_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y46_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y13_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h0F000FFF55335533;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555400000";
// synopsys translate_on

// Location: M10K_X12_Y11_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y15_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y15_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h0C443F440C773F77;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y24_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y25_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y34_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005555557FF000";
// synopsys translate_on

// Location: LABCELL_X11_Y11_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y14_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y16_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h575700FF030300FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N50
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y12_N3
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h0505AF052727AF27;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y12_N5
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y45_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y42_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y39_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAABFFFFF";
// synopsys translate_on

// Location: M10K_X29_Y38_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y31_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y15_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y16_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h00AA0F0F33BB0F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N14
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y16_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h202F202F202FF0FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N32
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y13_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y16_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h55770F0F00330F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N44
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X39_Y12_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y10_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y11_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC00AAA";
// synopsys translate_on

// Location: M10K_X57_Y12_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X28_Y12_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h0035F0350F35FF35;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h05330533FF330533;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N2
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h5700030057FF03FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N38
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y15_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y41_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y39_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFC00F00";
// synopsys translate_on

// Location: M10K_X39_Y15_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y15_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X44_Y15_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y16_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAA955AAA";
// synopsys translate_on

// Location: M10K_X39_Y16_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y16_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h330F330F0055FF55;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y18_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y43_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y43_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y44_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAAB80F00";
// synopsys translate_on

// Location: M10K_X20_Y36_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y31_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y16_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h307500003075FFFF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N2
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y16_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y24_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000780F0";
// synopsys translate_on

// Location: M10K_X29_Y34_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y40_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y36_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X28_Y30_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h470047CC473347FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y16_N18
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h00300F3FA0B0AFBF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N20
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y35_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y32_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAAA66CCC";
// synopsys translate_on

// Location: M10K_X20_Y35_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y32_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y31_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h3333555500FF0F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y16_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h00300F3FA0B0AFBF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N38
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y16_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h00A030B00FAF3FBF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N56
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y16_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h0030A0B00F3FAFBF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N26
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y29_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y28_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y14_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044055400000";
// synopsys translate_on

// Location: M10K_X39_Y13_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h00550F55CC55CF55;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N44
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y17_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y30_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y32_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000544154000000";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y27_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h0055CC550F55CF55;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N26
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y33_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0";
// synopsys translate_on

// Location: M10K_X20_Y31_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y17_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y33_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y17_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h40434C4F70737C7F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y16_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h00A030B00FAF3FBF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y16_N2
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y14_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y13_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h444444FF0F0F0F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y13_N44
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y12_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y14_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y11_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y13_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000414441000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N3
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h04370437CCFF0437;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N8
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ) ) ) ) 
// # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ) 
// # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h0C0C44443F3F7777;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h100010C0DF00DFC0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \inst1|WideOr1~0 (
// Equation(s):
// \inst1|WideOr1~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ))) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  $ 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr1~0 .extended_lut = "off";
defparam \inst1|WideOr1~0 .lut_mask = 64'h99999999C4C4C4C4;
defparam \inst1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N27
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h110011FFBB00BBFF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout 
//  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout 
// ))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 )))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 )))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h447404044474C4C4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y16_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout 
//  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ) ) ) ) 
// # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  ) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h03035555F3F35555;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y16_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 ))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  
// & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 )))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h00408ACA2060AAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N21
cyclonev_lcell_comb \inst1|Selector4~1 (
// Equation(s):
// \inst1|Selector4~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (!\inst1|Selector7~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout 
// ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (\inst1|Selector7~0_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|Selector7~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector4~1 .extended_lut = "off";
defparam \inst1|Selector4~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst1|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \inst1|WideOr0~0 (
// Equation(s):
// \inst1|WideOr0~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr0~0 .extended_lut = "off";
defparam \inst1|WideOr0~0 .lut_mask = 64'h0C0C0F0F0C0CCFCF;
defparam \inst1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \inst|m241|OU[11]~2 (
// Equation(s):
// \inst|m241|OU[11]~2_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & ( \inst1|WideOr0~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.dataf(!\inst1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~2 .extended_lut = "off";
defparam \inst|m241|OU[11]~2 .lut_mask = 64'h0000000000000004;
defparam \inst|m241|OU[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N48
cyclonev_lcell_comb \inst|m241|OU[11]~7 (
// Equation(s):
// \inst|m241|OU[11]~7_combout  = ( !\inst|m241|OU[11]~2_combout  & ( \inst1|Selector5~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst1|WideOr0~0_combout ) ) ) ) # ( 
// !\inst|m241|OU[11]~2_combout  & ( !\inst1|Selector5~0_combout  & ( (!\inst1|Selector4~1_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst1|WideOr0~0_combout ))) # (\inst1|Selector4~1_combout 
//  & ((!\inst1|Selector7~1_combout ) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst1|WideOr0~0_combout )))) ) ) )

	.dataa(!\inst1|Selector4~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst1|WideOr0~0_combout ),
	.datad(!\inst1|Selector7~1_combout ),
	.datae(!\inst|m241|OU[11]~2_combout ),
	.dataf(!\inst1|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~7 .extended_lut = "off";
defparam \inst|m241|OU[11]~7 .lut_mask = 64'h5D0C00000C0C0000;
defparam \inst|m241|OU[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N9
cyclonev_lcell_comb \inst1|Selector4~0 (
// Equation(s):
// \inst1|Selector4~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (!\inst1|Selector7~1_combout  & ((!\inst1|Selector7~0_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (!\inst1|Selector7~1_combout  & 
// (\inst1|Selector7~0_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout )) ) )

	.dataa(!\inst1|Selector7~1_combout ),
	.datab(!\inst1|Selector7~0_combout ),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector4~0 .extended_lut = "off";
defparam \inst1|Selector4~0 .lut_mask = 64'h0022002288AA88AA;
defparam \inst1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N27
cyclonev_lcell_comb \inst1|dest_sel[3]~10 (
// Equation(s):
// \inst1|dest_sel[3]~10_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ) ) ) 
// ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ))) ) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[3]~10 .extended_lut = "off";
defparam \inst1|dest_sel[3]~10 .lut_mask = 64'h000F505FF0FF505F;
defparam \inst1|dest_sel[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N12
cyclonev_lcell_comb \inst1|dest_sel[3]~0 (
// Equation(s):
// \inst1|dest_sel[3]~0_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[3]~0 .extended_lut = "off";
defparam \inst1|dest_sel[3]~0 .lut_mask = 64'h3030000030300000;
defparam \inst1|dest_sel[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N51
cyclonev_lcell_comb \inst1|dest_sel[3]~4 (
// Equation(s):
// \inst1|dest_sel[3]~4_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[3]~0_combout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[3]~0_combout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[3]~0_combout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( 
// (!\inst1|dest_sel[3]~0_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst1|dest_sel[3]~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[3]~4 .extended_lut = "off";
defparam \inst1|dest_sel[3]~4 .lut_mask = 64'hB0F0F0F0F0F0F0F0;
defparam \inst1|dest_sel[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \inst1|dest_sel[3]~11 (
// Equation(s):
// \inst1|dest_sel[3]~11_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154  & ( \inst1|dest_sel[3]~4_combout  & ( (!\inst1|dest_sel[3]~3_combout  & ((\inst1|dest_sel[3]~10_combout ))) # (\inst1|dest_sel[3]~3_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154  & ( \inst1|dest_sel[3]~4_combout  & ( (!\inst1|dest_sel[3]~3_combout  & 
// \inst1|dest_sel[3]~10_combout ) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154  & ( !\inst1|dest_sel[3]~4_combout  & ( (\inst1|dest_sel[3]~3_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154  & ( !\inst1|dest_sel[3]~4_combout  & ( (\inst1|dest_sel[3]~3_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ) ) ) )

	.dataa(!\inst1|dest_sel[3]~3_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datad(!\inst1|dest_sel[3]~10_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 ),
	.dataf(!\inst1|dest_sel[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[3]~11 .extended_lut = "off";
defparam \inst1|dest_sel[3]~11 .lut_mask = 64'h1111111100AA05AF;
defparam \inst1|dest_sel[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N12
cyclonev_lcell_comb \inst1|dest_sel[1]~6 (
// Equation(s):
// \inst1|dest_sel[1]~6_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[1]~6 .extended_lut = "off";
defparam \inst1|dest_sel[1]~6 .lut_mask = 64'h0033FF330F0F0F0F;
defparam \inst1|dest_sel[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \inst1|dest_sel[1]~7 (
// Equation(s):
// \inst1|dest_sel[1]~7_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst1|dest_sel[3]~3_combout  & 
// (((\inst1|dest_sel[3]~4_combout  & \inst1|dest_sel[1]~6_combout )))) # (\inst1|dest_sel[3]~3_combout  & (((!\inst1|dest_sel[3]~4_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (\inst1|dest_sel[3]~4_combout  & ((!\inst1|dest_sel[3]~3_combout  & 
// ((\inst1|dest_sel[1]~6_combout ))) # (\inst1|dest_sel[3]~3_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout )))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst1|dest_sel[3]~3_combout  & (\inst1|dest_sel[3]~4_combout  & \inst1|dest_sel[1]~6_combout )) # (\inst1|dest_sel[3]~3_combout  & 
// (!\inst1|dest_sel[3]~4_combout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( 
// (!\inst1|dest_sel[3]~3_combout  & (\inst1|dest_sel[3]~4_combout  & \inst1|dest_sel[1]~6_combout )) ) ) )

	.dataa(!\inst1|dest_sel[3]~3_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ),
	.datac(!\inst1|dest_sel[3]~4_combout ),
	.datad(!\inst1|dest_sel[1]~6_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[1]~7 .extended_lut = "off";
defparam \inst1|dest_sel[1]~7 .lut_mask = 64'h000A505A010B515B;
defparam \inst1|dest_sel[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N30
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~13 (
// Equation(s):
// \inst|rf4|decode|Decoder0~13_combout  = ( \inst1|dest_sel[0]~9_combout  & ( (!\inst1|WideOr4~0_combout  & (\inst1|dest_sel[2]~5_combout  & (\inst1|dest_sel[3]~11_combout  & !\inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~13 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~13 .lut_mask = 64'h0000000002000200;
defparam \inst|rf4|decode|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N14
dffeas \inst|rf4|S1614|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N14
dffeas \inst|rf4|S1615|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N3
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ) ) ) 
// ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h030347478B8BCFCF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )) ) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  
// & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h0D0D2F2F00880088;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N24
cyclonev_lcell_comb \inst1|Selector7~2 (
// Equation(s):
// \inst1|Selector7~2_combout  = ( \inst1|Selector7~0_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  & ( !\inst1|Selector7~1_combout  ) ) ) # ( !\inst1|Selector7~0_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  & ( (!\inst1|Selector7~1_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ) ) ) ) # ( 
// !\inst1|Selector7~0_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  & ( (!\inst1|Selector7~1_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout 
// ) ) ) )

	.dataa(gnd),
	.datab(!\inst1|Selector7~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector7~2 .extended_lut = "off";
defparam \inst1|Selector7~2 .lut_mask = 64'h0C0C00000C0CCCCC;
defparam \inst1|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N3
cyclonev_lcell_comb \inst|rf4|S1613|Q[12]~feeder (
// Equation(s):
// \inst|rf4|S1613|Q[12]~feeder_combout  = ( \inst|m242|OU[12]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[12]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1613|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1613|Q[12]~feeder .extended_lut = "off";
defparam \inst|rf4|S1613|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1613|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \inst|rf4|S1613|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1613|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N9
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~15 (
// Equation(s):
// \inst|rf4|decode|Decoder0~15_combout  = ( !\inst1|WideOr4~0_combout  & ( (\inst1|dest_sel[2]~5_combout  & (\inst1|dest_sel[1]~7_combout  & (\inst1|dest_sel[3]~11_combout  & \inst1|dest_sel[0]~9_combout ))) ) )

	.dataa(!\inst1|dest_sel[2]~5_combout ),
	.datab(!\inst1|dest_sel[1]~7_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[0]~9_combout ),
	.datae(gnd),
	.dataf(!\inst1|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~15 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~15 .lut_mask = 64'h0001000100000000;
defparam \inst|rf4|decode|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \inst|rf4|S1616|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N18
cyclonev_lcell_comb \inst|m241|OU[12]~91 (
// Equation(s):
// \inst|m241|OU[12]~91_combout  = ( \inst|rf4|S1616|Q [12] & ( \inst1|Selector6~0_combout  & ( (\inst1|Selector7~2_combout ) # (\inst|rf4|S1615|Q [12]) ) ) ) # ( !\inst|rf4|S1616|Q [12] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S1615|Q [12] & 
// !\inst1|Selector7~2_combout ) ) ) ) # ( \inst|rf4|S1616|Q [12] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S1613|Q [12]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1614|Q [12])) ) ) ) # ( !\inst|rf4|S1616|Q [12] & 
// ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S1613|Q [12]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1614|Q [12])) ) ) )

	.dataa(!\inst|rf4|S1614|Q [12]),
	.datab(!\inst|rf4|S1615|Q [12]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S1613|Q [12]),
	.datae(!\inst|rf4|S1616|Q [12]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~91 .extended_lut = "off";
defparam \inst|m241|OU[12]~91 .lut_mask = 64'h05F505F530303F3F;
defparam \inst|m241|OU[12]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N27
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~2 (
// Equation(s):
// \inst|rf4|decode|Decoder0~2_combout  = ( !\inst1|WideOr4~0_combout  & ( (!\inst1|dest_sel[2]~5_combout  & (\inst1|dest_sel[1]~7_combout  & (!\inst1|dest_sel[3]~11_combout  & !\inst1|dest_sel[0]~9_combout ))) ) )

	.dataa(!\inst1|dest_sel[2]~5_combout ),
	.datab(!\inst1|dest_sel[1]~7_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[0]~9_combout ),
	.datae(gnd),
	.dataf(!\inst1|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~2 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~2 .lut_mask = 64'h2000200000000000;
defparam \inst|rf4|decode|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N41
dffeas \inst|rf4|S163|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N36
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~3 (
// Equation(s):
// \inst|rf4|decode|Decoder0~3_combout  = ( \inst1|dest_sel[0]~9_combout  & ( (!\inst1|WideOr4~0_combout  & (!\inst1|dest_sel[2]~5_combout  & (!\inst1|dest_sel[3]~11_combout  & \inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~3 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~3 .lut_mask = 64'h0000000000800080;
defparam \inst|rf4|decode|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \inst|rf4|S164|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N24
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~0 (
// Equation(s):
// \inst|rf4|decode|Decoder0~0_combout  = ( !\inst1|dest_sel[3]~11_combout  & ( (!\inst1|dest_sel[2]~5_combout  & (!\inst1|dest_sel[1]~7_combout  & (!\inst1|WideOr4~0_combout  & !\inst1|dest_sel[0]~9_combout ))) ) )

	.dataa(!\inst1|dest_sel[2]~5_combout ),
	.datab(!\inst1|dest_sel[1]~7_combout ),
	.datac(!\inst1|WideOr4~0_combout ),
	.datad(!\inst1|dest_sel[0]~9_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~0 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~0 .lut_mask = 64'h8000800000000000;
defparam \inst|rf4|decode|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N34
dffeas \inst|rf4|S161|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N6
cyclonev_lcell_comb \inst|m241|OU[12]~93 (
// Equation(s):
// \inst|m241|OU[12]~93_combout  = ( \inst|rf4|S164|Q [12] & ( \inst|rf4|S161|Q [12] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout ) # (\inst|rf4|S163|Q [12])))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # 
// (\inst|rf4|S162|Q [12]))) ) ) ) # ( !\inst|rf4|S164|Q [12] & ( \inst|rf4|S161|Q [12] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout ) # (\inst|rf4|S163|Q [12])))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [12] & 
// (!\inst1|Selector6~0_combout ))) ) ) ) # ( \inst|rf4|S164|Q [12] & ( !\inst|rf4|S161|Q [12] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout  & \inst|rf4|S163|Q [12])))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # 
// (\inst|rf4|S162|Q [12]))) ) ) ) # ( !\inst|rf4|S164|Q [12] & ( !\inst|rf4|S161|Q [12] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout  & \inst|rf4|S163|Q [12])))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [12] & 
// (!\inst1|Selector6~0_combout ))) ) ) )

	.dataa(!\inst|rf4|S162|Q [12]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S163|Q [12]),
	.datae(!\inst|rf4|S164|Q [12]),
	.dataf(!\inst|rf4|S161|Q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~93 .extended_lut = "off";
defparam \inst|m241|OU[12]~93 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \inst|m241|OU[12]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N39
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~4 (
// Equation(s):
// \inst|rf4|decode|Decoder0~4_combout  = ( !\inst1|dest_sel[0]~9_combout  & ( (!\inst1|WideOr4~0_combout  & (\inst1|dest_sel[2]~5_combout  & (!\inst1|dest_sel[3]~11_combout  & !\inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~4 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~4 .lut_mask = 64'h2000200000000000;
defparam \inst|rf4|decode|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N2
dffeas \inst|rf4|S165|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N42
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~5 (
// Equation(s):
// \inst|rf4|decode|Decoder0~5_combout  = ( \inst1|dest_sel[0]~9_combout  & ( (!\inst1|WideOr4~0_combout  & (\inst1|dest_sel[2]~5_combout  & (!\inst1|dest_sel[3]~11_combout  & !\inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~5 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~5 .lut_mask = 64'h0000000020002000;
defparam \inst|rf4|decode|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \inst|rf4|S166|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N0
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~7 (
// Equation(s):
// \inst|rf4|decode|Decoder0~7_combout  = ( \inst1|dest_sel[0]~9_combout  & ( (!\inst1|WideOr4~0_combout  & (\inst1|dest_sel[2]~5_combout  & (!\inst1|dest_sel[3]~11_combout  & \inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~7 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~7 .lut_mask = 64'h0000000000200020;
defparam \inst|rf4|decode|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \inst|rf4|S168|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N45
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~6 (
// Equation(s):
// \inst|rf4|decode|Decoder0~6_combout  = ( !\inst1|dest_sel[3]~11_combout  & ( (!\inst1|WideOr4~0_combout  & (\inst1|dest_sel[2]~5_combout  & (!\inst1|dest_sel[0]~9_combout  & \inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[0]~9_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~6 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~6 .lut_mask = 64'h0020002000000000;
defparam \inst|rf4|decode|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N37
dffeas \inst|rf4|S167|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N18
cyclonev_lcell_comb \inst|m241|OU[12]~92 (
// Equation(s):
// \inst|m241|OU[12]~92_combout  = ( \inst|rf4|S168|Q [12] & ( \inst|rf4|S167|Q [12] & ( ((!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [12])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S166|Q [12])))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S168|Q [12] & ( \inst|rf4|S167|Q [12] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # (\inst|rf4|S165|Q [12]))) # (\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout  & \inst|rf4|S166|Q [12])))) ) ) ) # ( 
// \inst|rf4|S168|Q [12] & ( !\inst|rf4|S167|Q [12] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [12] & (!\inst1|Selector6~0_combout ))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S166|Q [12]) # (\inst1|Selector6~0_combout )))) ) ) ) # ( 
// !\inst|rf4|S168|Q [12] & ( !\inst|rf4|S167|Q [12] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [12])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S166|Q [12]))))) ) ) )

	.dataa(!\inst|rf4|S165|Q [12]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S166|Q [12]),
	.datae(!\inst|rf4|S168|Q [12]),
	.dataf(!\inst|rf4|S167|Q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~92 .extended_lut = "off";
defparam \inst|m241|OU[12]~92 .lut_mask = 64'h407043734C7C4F7F;
defparam \inst|m241|OU[12]~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N54
cyclonev_lcell_comb \inst|m241|OU[12]~94 (
// Equation(s):
// \inst|m241|OU[12]~94_combout  = ( \inst|m241|OU[12]~93_combout  & ( \inst|m241|OU[12]~92_combout  & ( (!\inst1|Selector4~0_combout ) # (\inst|m241|OU[12]~91_combout ) ) ) ) # ( !\inst|m241|OU[12]~93_combout  & ( \inst|m241|OU[12]~92_combout  & ( 
// (!\inst1|Selector4~0_combout  & (\inst1|Selector5~0_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[12]~91_combout ))) ) ) ) # ( \inst|m241|OU[12]~93_combout  & ( !\inst|m241|OU[12]~92_combout  & ( (!\inst1|Selector4~0_combout  & 
// (!\inst1|Selector5~0_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[12]~91_combout ))) ) ) ) # ( !\inst|m241|OU[12]~93_combout  & ( !\inst|m241|OU[12]~92_combout  & ( (\inst1|Selector4~0_combout  & \inst|m241|OU[12]~91_combout ) ) ) )

	.dataa(!\inst1|Selector4~0_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[12]~91_combout ),
	.datad(gnd),
	.datae(!\inst|m241|OU[12]~93_combout ),
	.dataf(!\inst|m241|OU[12]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~94 .extended_lut = "off";
defparam \inst|m241|OU[12]~94 .lut_mask = 64'h05058D8D2727AFAF;
defparam \inst|m241|OU[12]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N3
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~8 (
// Equation(s):
// \inst|rf4|decode|Decoder0~8_combout  = ( \inst1|dest_sel[3]~11_combout  & ( (!\inst1|WideOr4~0_combout  & (!\inst1|dest_sel[2]~5_combout  & (!\inst1|dest_sel[0]~9_combout  & !\inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[0]~9_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~8 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~8 .lut_mask = 64'h0000000080008000;
defparam \inst|rf4|decode|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \inst|rf4|S169|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N39
cyclonev_lcell_comb \inst|rf4|S1610|Q[12]~feeder (
// Equation(s):
// \inst|rf4|S1610|Q[12]~feeder_combout  = ( \inst|m242|OU[12]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[12]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1610|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1610|Q[12]~feeder .extended_lut = "off";
defparam \inst|rf4|S1610|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1610|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N54
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~9 (
// Equation(s):
// \inst|rf4|decode|Decoder0~9_combout  = ( \inst1|dest_sel[0]~9_combout  & ( (!\inst1|WideOr4~0_combout  & (!\inst1|dest_sel[2]~5_combout  & (\inst1|dest_sel[3]~11_combout  & !\inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~9 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~9 .lut_mask = 64'h0000000008000800;
defparam \inst|rf4|decode|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N41
dffeas \inst|rf4|S1610|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1610|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N57
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~10 (
// Equation(s):
// \inst|rf4|decode|Decoder0~10_combout  = ( !\inst1|dest_sel[0]~9_combout  & ( (!\inst1|WideOr4~0_combout  & (!\inst1|dest_sel[2]~5_combout  & (\inst1|dest_sel[3]~11_combout  & \inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~10 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~10 .lut_mask = 64'h0008000800000000;
defparam \inst|rf4|decode|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N10
dffeas \inst|rf4|S1611|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N48
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~11 (
// Equation(s):
// \inst|rf4|decode|Decoder0~11_combout  = ( \inst1|dest_sel[0]~9_combout  & ( (!\inst1|WideOr4~0_combout  & (!\inst1|dest_sel[2]~5_combout  & (\inst1|dest_sel[3]~11_combout  & \inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[3]~11_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~11 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~11 .lut_mask = 64'h0000000000080008;
defparam \inst|rf4|decode|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N8
dffeas \inst|rf4|S1612|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N6
cyclonev_lcell_comb \inst|m241|OU[12]~95 (
// Equation(s):
// \inst|m241|OU[12]~95_combout  = ( \inst|rf4|S1612|Q [12] & ( \inst1|Selector7~2_combout  & ( (\inst1|Selector6~0_combout ) # (\inst|rf4|S1610|Q [12]) ) ) ) # ( !\inst|rf4|S1612|Q [12] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S1610|Q [12] & 
// !\inst1|Selector6~0_combout ) ) ) ) # ( \inst|rf4|S1612|Q [12] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [12])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [12]))) ) ) ) # ( !\inst|rf4|S1612|Q [12] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [12])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [12]))) ) ) )

	.dataa(!\inst|rf4|S169|Q [12]),
	.datab(!\inst|rf4|S1610|Q [12]),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S1611|Q [12]),
	.datae(!\inst|rf4|S1612|Q [12]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~95 .extended_lut = "off";
defparam \inst|m241|OU[12]~95 .lut_mask = 64'h505F505F30303F3F;
defparam \inst|m241|OU[12]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N15
cyclonev_lcell_comb \inst|m241|OU[12]~96 (
// Equation(s):
// \inst|m241|OU[12]~96_combout  = ( \inst|m241|OU[12]~95_combout  & ( (!\inst|m241|OU[11]~6_combout  & (\inst|m241|OU[11]~7_combout )) # (\inst|m241|OU[11]~6_combout  & ((!\inst|m241|OU[11]~7_combout  & (\inst|m241|OU[12]~94_combout )) # 
// (\inst|m241|OU[11]~7_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[12]~95_combout  & ( (\inst|m241|OU[11]~6_combout  & ((!\inst|m241|OU[11]~7_combout  & 
// (\inst|m241|OU[12]~94_combout )) # (\inst|m241|OU[11]~7_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst|m241|OU[12]~94_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[12]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~96 .extended_lut = "off";
defparam \inst|m241|OU[12]~96 .lut_mask = 64'h0415041526372637;
defparam \inst|m241|OU[12]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \inst|fu|al16|m2|OU[12]~12 (
// Equation(s):
// \inst|fu|al16|m2|OU[12]~12_combout  = ( \inst|rf4|am4|Mux3~4_combout  & ( \inst|m241|OU[12]~96_combout  & ( (!\inst1|WideOr1~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// !\inst1|WideOr2~0_combout )) ) ) ) # ( !\inst|rf4|am4|Mux3~4_combout  & ( \inst|m241|OU[12]~96_combout  & ( (!\inst1|WideOr1~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// ((\inst1|WideOr3~0_combout ) # (\inst1|WideOr2~0_combout )))) ) ) ) # ( \inst|rf4|am4|Mux3~4_combout  & ( !\inst|m241|OU[12]~96_combout  & ( (!\inst1|WideOr1~0_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst1|WideOr2~0_combout  $ (!\inst1|WideOr3~0_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux3~4_combout  & ( !\inst|m241|OU[12]~96_combout  & ( 
// (!\inst1|WideOr1~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst1|WideOr2~0_combout  & \inst1|WideOr3~0_combout ))) ) ) )

	.dataa(!\inst1|WideOr1~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(!\inst|rf4|am4|Mux3~4_combout ),
	.dataf(!\inst|m241|OU[12]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[12]~12 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[12]~12 .lut_mask = 64'h0008088008888080;
defparam \inst|fu|al16|m2|OU[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \inst1|WideOr1~1 (
// Equation(s):
// \inst1|WideOr1~1_combout  = ( !\inst1|WideOr1~0_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr1~1 .extended_lut = "off";
defparam \inst1|WideOr1~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \inst1|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout  = ( \inst|rf4|am4|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N20
dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \inst1|Decoder1~0 (
// Equation(s):
// \inst1|Decoder1~0_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~0 .extended_lut = "off";
defparam \inst1|Decoder1~0 .lut_mask = 64'h0000000010100000;
defparam \inst1|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N48
cyclonev_lcell_comb \inst|rf4|S163|Q[14]~feeder (
// Equation(s):
// \inst|rf4|S163|Q[14]~feeder_combout  = ( \inst|m242|OU[14]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[14]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S163|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S163|Q[14]~feeder .extended_lut = "off";
defparam \inst|rf4|S163|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S163|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N50
dffeas \inst|rf4|S163|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S163|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N48
cyclonev_lcell_comb \inst|rf4|S161|Q[14]~feeder (
// Equation(s):
// \inst|rf4|S161|Q[14]~feeder_combout  = ( \inst|m242|OU[14]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[14]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S161|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S161|Q[14]~feeder .extended_lut = "off";
defparam \inst|rf4|S161|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S161|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N50
dffeas \inst|rf4|S161|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S161|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N37
dffeas \inst|rf4|S164|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[14]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N24
cyclonev_lcell_comb \inst|rf4|S162|Q[14]~feeder (
// Equation(s):
// \inst|rf4|S162|Q[14]~feeder_combout  = ( \inst|m242|OU[14]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[14]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S162|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S162|Q[14]~feeder .extended_lut = "off";
defparam \inst|rf4|S162|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S162|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N33
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~1 (
// Equation(s):
// \inst|rf4|decode|Decoder0~1_combout  = ( !\inst1|dest_sel[3]~11_combout  & ( (!\inst1|WideOr4~0_combout  & (!\inst1|dest_sel[2]~5_combout  & (\inst1|dest_sel[0]~9_combout  & !\inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[0]~9_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~1 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~1 .lut_mask = 64'h0800080000000000;
defparam \inst|rf4|decode|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N26
dffeas \inst|rf4|S162|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S162|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N36
cyclonev_lcell_comb \inst|m241|OU[14]~23 (
// Equation(s):
// \inst|m241|OU[14]~23_combout  = ( \inst|rf4|S164|Q [14] & ( \inst|rf4|S162|Q [14] & ( ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S161|Q [14]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S163|Q [14]))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S164|Q [14] & ( \inst|rf4|S162|Q [14] & ( (!\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout ) # (\inst|rf4|S161|Q [14])))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S163|Q [14] & ((!\inst1|Selector7~2_combout )))) ) ) ) # ( 
// \inst|rf4|S164|Q [14] & ( !\inst|rf4|S162|Q [14] & ( (!\inst1|Selector6~0_combout  & (((\inst|rf4|S161|Q [14] & !\inst1|Selector7~2_combout )))) # (\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout )) # (\inst|rf4|S163|Q [14]))) ) ) ) # ( 
// !\inst|rf4|S164|Q [14] & ( !\inst|rf4|S162|Q [14] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S161|Q [14]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S163|Q [14])))) ) ) )

	.dataa(!\inst|rf4|S163|Q [14]),
	.datab(!\inst|rf4|S161|Q [14]),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst1|Selector7~2_combout ),
	.datae(!\inst|rf4|S164|Q [14]),
	.dataf(!\inst|rf4|S162|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~23 .extended_lut = "off";
defparam \inst|m241|OU[14]~23 .lut_mask = 64'h3500350F35F035FF;
defparam \inst|m241|OU[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N53
dffeas \inst|rf4|S166|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[14]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N56
dffeas \inst|rf4|S165|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[14]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N12
cyclonev_lcell_comb \inst|rf4|S167|Q[14]~feeder (
// Equation(s):
// \inst|rf4|S167|Q[14]~feeder_combout  = ( \inst|m242|OU[14]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[14]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S167|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S167|Q[14]~feeder .extended_lut = "off";
defparam \inst|rf4|S167|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S167|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N14
dffeas \inst|rf4|S167|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S167|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N2
dffeas \inst|rf4|S168|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[14]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N0
cyclonev_lcell_comb \inst|m241|OU[14]~22 (
// Equation(s):
// \inst|m241|OU[14]~22_combout  = ( \inst|rf4|S168|Q [14] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S166|Q [14]) # (\inst1|Selector6~0_combout ) ) ) ) # ( !\inst|rf4|S168|Q [14] & ( \inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & 
// \inst|rf4|S166|Q [14]) ) ) ) # ( \inst|rf4|S168|Q [14] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S165|Q [14])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [14]))) ) ) ) # ( !\inst|rf4|S168|Q [14] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S165|Q [14])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [14]))) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst|rf4|S166|Q [14]),
	.datac(!\inst|rf4|S165|Q [14]),
	.datad(!\inst|rf4|S167|Q [14]),
	.datae(!\inst|rf4|S168|Q [14]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~22 .extended_lut = "off";
defparam \inst|m241|OU[14]~22 .lut_mask = 64'h0A5F0A5F22227777;
defparam \inst|m241|OU[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N30
cyclonev_lcell_comb \inst|rf4|S1615|Q[14]~feeder (
// Equation(s):
// \inst|rf4|S1615|Q[14]~feeder_combout  = ( \inst|m242|OU[14]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[14]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1615|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1615|Q[14]~feeder .extended_lut = "off";
defparam \inst|rf4|S1615|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1615|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N32
dffeas \inst|rf4|S1615|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1615|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N38
dffeas \inst|rf4|S1613|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[14]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N28
dffeas \inst|rf4|S1616|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[14]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N33
cyclonev_lcell_comb \inst|rf4|S1614|Q[14]~feeder (
// Equation(s):
// \inst|rf4|S1614|Q[14]~feeder_combout  = ( \inst|m242|OU[14]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[14]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1614|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1614|Q[14]~feeder .extended_lut = "off";
defparam \inst|rf4|S1614|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1614|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N35
dffeas \inst|rf4|S1614|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1614|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N27
cyclonev_lcell_comb \inst|m241|OU[14]~21 (
// Equation(s):
// \inst|m241|OU[14]~21_combout  = ( \inst|rf4|S1616|Q [14] & ( \inst|rf4|S1614|Q [14] & ( ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [14]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [14]))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S1616|Q [14] & ( \inst|rf4|S1614|Q [14] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [14]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [14])))) # (\inst1|Selector7~2_combout  & 
// (((!\inst1|Selector6~0_combout )))) ) ) ) # ( \inst|rf4|S1616|Q [14] & ( !\inst|rf4|S1614|Q [14] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [14]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [14])))) 
// # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )))) ) ) ) # ( !\inst|rf4|S1616|Q [14] & ( !\inst|rf4|S1614|Q [14] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [14]))) # 
// (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [14])))) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst|rf4|S1615|Q [14]),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S1613|Q [14]),
	.datae(!\inst|rf4|S1616|Q [14]),
	.dataf(!\inst|rf4|S1614|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~21 .extended_lut = "off";
defparam \inst|m241|OU[14]~21 .lut_mask = 64'h02A207A752F257F7;
defparam \inst|m241|OU[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N39
cyclonev_lcell_comb \inst|m241|OU[14]~24 (
// Equation(s):
// \inst|m241|OU[14]~24_combout  = ( \inst1|Selector5~0_combout  & ( (!\inst1|Selector4~0_combout  & (\inst|m241|OU[14]~22_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[14]~21_combout ))) ) ) # ( !\inst1|Selector5~0_combout  & ( 
// (!\inst1|Selector4~0_combout  & (\inst|m241|OU[14]~23_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[14]~21_combout ))) ) )

	.dataa(!\inst1|Selector4~0_combout ),
	.datab(!\inst|m241|OU[14]~23_combout ),
	.datac(!\inst|m241|OU[14]~22_combout ),
	.datad(!\inst|m241|OU[14]~21_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~24 .extended_lut = "off";
defparam \inst|m241|OU[14]~24 .lut_mask = 64'h22770A5F22770A5F;
defparam \inst|m241|OU[14]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y8_N39
cyclonev_lcell_comb \inst|rf4|S1610|Q[14]~feeder (
// Equation(s):
// \inst|rf4|S1610|Q[14]~feeder_combout  = ( \inst|m242|OU[14]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[14]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1610|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1610|Q[14]~feeder .extended_lut = "off";
defparam \inst|rf4|S1610|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1610|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y8_N41
dffeas \inst|rf4|S1610|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1610|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y8_N21
cyclonev_lcell_comb \inst|rf4|S169|Q[14]~feeder (
// Equation(s):
// \inst|rf4|S169|Q[14]~feeder_combout  = ( \inst|m242|OU[14]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[14]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S169|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S169|Q[14]~feeder .extended_lut = "off";
defparam \inst|rf4|S169|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S169|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y8_N23
dffeas \inst|rf4|S169|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S169|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N55
dffeas \inst|rf4|S1612|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[14]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N54
cyclonev_lcell_comb \inst|m241|OU[14]~25 (
// Equation(s):
// \inst|m241|OU[14]~25_combout  = ( \inst|rf4|S1612|Q [14] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S1610|Q [14]) # (\inst1|Selector6~0_combout ) ) ) ) # ( !\inst|rf4|S1612|Q [14] & ( \inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & 
// \inst|rf4|S1610|Q [14]) ) ) ) # ( \inst|rf4|S1612|Q [14] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S169|Q [14]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1611|Q [14])) ) ) ) # ( !\inst|rf4|S1612|Q [14] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S169|Q [14]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1611|Q [14])) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst|rf4|S1610|Q [14]),
	.datac(!\inst|rf4|S1611|Q [14]),
	.datad(!\inst|rf4|S169|Q [14]),
	.datae(!\inst|rf4|S1612|Q [14]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~25 .extended_lut = "off";
defparam \inst|m241|OU[14]~25 .lut_mask = 64'h05AF05AF22227777;
defparam \inst|m241|OU[14]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N0
cyclonev_lcell_comb \inst|m241|OU[14]~26 (
// Equation(s):
// \inst|m241|OU[14]~26_combout  = ( \inst|m241|OU[14]~25_combout  & ( (!\inst|m241|OU[11]~6_combout  & (\inst|m241|OU[11]~7_combout )) # (\inst|m241|OU[11]~6_combout  & ((!\inst|m241|OU[11]~7_combout  & (\inst|m241|OU[14]~24_combout )) # 
// (\inst|m241|OU[11]~7_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[14]~25_combout  & ( (\inst|m241|OU[11]~6_combout  & ((!\inst|m241|OU[11]~7_combout  & 
// (\inst|m241|OU[14]~24_combout )) # (\inst|m241|OU[11]~7_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst|m241|OU[14]~24_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[14]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~26 .extended_lut = "off";
defparam \inst|m241|OU[14]~26 .lut_mask = 64'h0415041526372637;
defparam \inst|m241|OU[14]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \inst|fu|al16|m2|OU[14]~18 (
// Equation(s):
// \inst|fu|al16|m2|OU[14]~18_combout  = ( \inst|m241|OU[14]~26_combout  & ( \inst|rf4|am4|Mux1~4_combout  & ( (!\inst1|WideOr1~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// !\inst1|WideOr2~0_combout )) ) ) ) # ( !\inst|m241|OU[14]~26_combout  & ( \inst|rf4|am4|Mux1~4_combout  & ( (!\inst1|WideOr1~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// (!\inst1|WideOr2~0_combout  $ (!\inst1|WideOr3~0_combout )))) ) ) ) # ( \inst|m241|OU[14]~26_combout  & ( !\inst|rf4|am4|Mux1~4_combout  & ( (!\inst1|WideOr1~0_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((\inst1|WideOr3~0_combout ) # (\inst1|WideOr2~0_combout )))) ) ) ) # ( !\inst|m241|OU[14]~26_combout  & ( !\inst|rf4|am4|Mux1~4_combout  & ( 
// (!\inst1|WideOr1~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst1|WideOr2~0_combout  & \inst1|WideOr3~0_combout ))) ) ) )

	.dataa(!\inst1|WideOr1~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(!\inst|m241|OU[14]~26_combout ),
	.dataf(!\inst|rf4|am4|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[14]~18 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[14]~18 .lut_mask = 64'h0008088808808080;
defparam \inst|fu|al16|m2|OU[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h00000000000C000C;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N15
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3] = (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// (\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .lut_mask = 64'h0008000800080008;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout  = ( \inst|rf4|am4|Mux0~4_combout  & ( (!\inst|rf4|am4|Mux2~4_combout  & !\inst|rf4|am4|Mux1~4_combout ) ) )

	.dataa(gnd),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N12
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout  = (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .lut_mask = 64'h0088008800880088;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N3
cyclonev_lcell_comb \inst|fu|al16|m2|OU[13]~17 (
// Equation(s):
// \inst|fu|al16|m2|OU[13]~17_combout  = ( \inst|rf4|am4|Mux2~4_combout  & ( \inst|m241|OU[13]~32_combout  & ( (!\inst1|WideOr1~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// !\inst1|WideOr2~0_combout )) ) ) ) # ( !\inst|rf4|am4|Mux2~4_combout  & ( \inst|m241|OU[13]~32_combout  & ( (!\inst1|WideOr1~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// ((\inst1|WideOr2~0_combout ) # (\inst1|WideOr3~0_combout )))) ) ) ) # ( \inst|rf4|am4|Mux2~4_combout  & ( !\inst|m241|OU[13]~32_combout  & ( (!\inst1|WideOr1~0_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst1|WideOr3~0_combout  $ (!\inst1|WideOr2~0_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux2~4_combout  & ( !\inst|m241|OU[13]~32_combout  & ( 
// (!\inst1|WideOr1~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst1|WideOr3~0_combout  & \inst1|WideOr2~0_combout ))) ) ) )

	.dataa(!\inst1|WideOr1~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst1|WideOr3~0_combout ),
	.datad(!\inst1|WideOr2~0_combout ),
	.datae(!\inst|rf4|am4|Mux2~4_combout ),
	.dataf(!\inst|m241|OU[13]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[13]~17 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[13]~17 .lut_mask = 64'h0008088008888800;
defparam \inst|fu|al16|m2|OU[13]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3] = ( \inst|rf4|am4|Mux2~4_combout  & ( (!\inst|rf4|am4|Mux0~4_combout  & (\inst1|Decoder1~0_combout  & \inst|rf4|am4|Mux1~4_combout )) ) )

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(gnd),
	.datac(!\inst1|Decoder1~0_combout ),
	.datad(!\inst|rf4|am4|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w[3] .lut_mask = 64'h00000000000A000A;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N45
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3] = ( \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .lut_mask = 64'h0000000010101010;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout  = ( \inst|rf4|am4|Mux1~4_combout  & ( (!\inst|rf4|am4|Mux0~4_combout  & \inst|rf4|am4|Mux2~4_combout ) ) )

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2 .lut_mask = 64'h0000000022222222;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout  = ( \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N15
cyclonev_lcell_comb \inst1|Selector3~0 (
// Equation(s):
// \inst1|Selector3~0_combout  = ( \inst|m241|OU[11]~0_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout 
//  & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout )))) ) ) ) # ( !\inst|m241|OU[11]~0_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  ) ) ) # ( \inst|m241|OU[11]~0_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ))) ) ) ) # ( !\inst|m241|OU[11]~0_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[11]~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector3~0 .extended_lut = "off";
defparam \inst1|Selector3~0 .lut_mask = 64'h0F0F030F0F0F0F1D;
defparam \inst1|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \inst|rf4|S1610|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N2
dffeas \inst|rf4|S1612|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N44
dffeas \inst|rf4|S1611|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N0
cyclonev_lcell_comb \inst|m241|OU[4]~47 (
// Equation(s):
// \inst|m241|OU[4]~47_combout  = ( \inst|rf4|S1612|Q [4] & ( \inst|rf4|S1611|Q [4] & ( ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [4])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1610|Q [4])))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [4] & ( \inst|rf4|S1611|Q [4] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # (\inst|rf4|S169|Q [4]))) # (\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout  & \inst|rf4|S1610|Q [4])))) ) ) ) # ( 
// \inst|rf4|S1612|Q [4] & ( !\inst|rf4|S1611|Q [4] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [4] & (!\inst1|Selector6~0_combout ))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S1610|Q [4]) # (\inst1|Selector6~0_combout )))) ) ) ) # ( 
// !\inst|rf4|S1612|Q [4] & ( !\inst|rf4|S1611|Q [4] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [4])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1610|Q [4]))))) ) ) )

	.dataa(!\inst|rf4|S169|Q [4]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S1610|Q [4]),
	.datae(!\inst|rf4|S1612|Q [4]),
	.dataf(!\inst|rf4|S1611|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~47 .extended_lut = "off";
defparam \inst|m241|OU[4]~47 .lut_mask = 64'h407043734C7C4F7F;
defparam \inst|m241|OU[4]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N41
dffeas \inst|rf4|S161|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N0
cyclonev_lcell_comb \inst|rf4|S162|Q[4]~feeder (
// Equation(s):
// \inst|rf4|S162|Q[4]~feeder_combout  = ( \inst|m242|OU[4]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[4]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S162|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S162|Q[4]~feeder .extended_lut = "off";
defparam \inst|rf4|S162|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S162|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N2
dffeas \inst|rf4|S162|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S162|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N50
dffeas \inst|rf4|S164|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N58
dffeas \inst|rf4|S163|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N48
cyclonev_lcell_comb \inst|m241|OU[4]~45 (
// Equation(s):
// \inst|m241|OU[4]~45_combout  = ( \inst|rf4|S164|Q [4] & ( \inst|rf4|S163|Q [4] & ( ((!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [4])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [4])))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S164|Q [4] & ( \inst|rf4|S163|Q [4] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # (\inst|rf4|S161|Q [4]))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S162|Q [4] & !\inst1|Selector6~0_combout )))) ) ) ) # ( 
// \inst|rf4|S164|Q [4] & ( !\inst|rf4|S163|Q [4] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [4] & ((!\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # (\inst|rf4|S162|Q [4])))) ) ) ) # ( 
// !\inst|rf4|S164|Q [4] & ( !\inst|rf4|S163|Q [4] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [4])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [4]))))) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst|rf4|S161|Q [4]),
	.datac(!\inst|rf4|S162|Q [4]),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S164|Q [4]),
	.dataf(!\inst|rf4|S163|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~45 .extended_lut = "off";
defparam \inst|m241|OU[4]~45 .lut_mask = 64'h2700275527AA27FF;
defparam \inst|m241|OU[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N6
cyclonev_lcell_comb \inst|rf4|S1614|Q[4]~feeder (
// Equation(s):
// \inst|rf4|S1614|Q[4]~feeder_combout  = ( \inst|m242|OU[4]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[4]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1614|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1614|Q[4]~feeder .extended_lut = "off";
defparam \inst|rf4|S1614|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1614|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N8
dffeas \inst|rf4|S1614|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1614|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N26
dffeas \inst|rf4|S1615|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N20
dffeas \inst|rf4|S1613|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N37
dffeas \inst|rf4|S1616|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N36
cyclonev_lcell_comb \inst|m241|OU[4]~43 (
// Equation(s):
// \inst|m241|OU[4]~43_combout  = ( \inst|rf4|S1616|Q [4] & ( \inst1|Selector7~2_combout  & ( (\inst1|Selector6~0_combout ) # (\inst|rf4|S1614|Q [4]) ) ) ) # ( !\inst|rf4|S1616|Q [4] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S1614|Q [4] & 
// !\inst1|Selector6~0_combout ) ) ) ) # ( \inst|rf4|S1616|Q [4] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [4]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [4])) ) ) ) # ( !\inst|rf4|S1616|Q [4] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [4]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [4])) ) ) )

	.dataa(!\inst|rf4|S1614|Q [4]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S1615|Q [4]),
	.datad(!\inst|rf4|S1613|Q [4]),
	.datae(!\inst|rf4|S1616|Q [4]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~43 .extended_lut = "off";
defparam \inst|m241|OU[4]~43 .lut_mask = 64'h03CF03CF44447777;
defparam \inst|m241|OU[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \inst|rf4|S166|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N49
dffeas \inst|rf4|S167|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N44
dffeas \inst|rf4|S168|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \inst|rf4|S165|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N42
cyclonev_lcell_comb \inst|m241|OU[4]~44 (
// Equation(s):
// \inst|m241|OU[4]~44_combout  = ( \inst|rf4|S168|Q [4] & ( \inst|rf4|S165|Q [4] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout ) # (\inst|rf4|S167|Q [4])))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # 
// (\inst|rf4|S166|Q [4]))) ) ) ) # ( !\inst|rf4|S168|Q [4] & ( \inst|rf4|S165|Q [4] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout ) # (\inst|rf4|S167|Q [4])))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S166|Q [4] & 
// (!\inst1|Selector6~0_combout ))) ) ) ) # ( \inst|rf4|S168|Q [4] & ( !\inst|rf4|S165|Q [4] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout  & \inst|rf4|S167|Q [4])))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # 
// (\inst|rf4|S166|Q [4]))) ) ) ) # ( !\inst|rf4|S168|Q [4] & ( !\inst|rf4|S165|Q [4] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout  & \inst|rf4|S167|Q [4])))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S166|Q [4] & 
// (!\inst1|Selector6~0_combout ))) ) ) )

	.dataa(!\inst|rf4|S166|Q [4]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S167|Q [4]),
	.datae(!\inst|rf4|S168|Q [4]),
	.dataf(!\inst|rf4|S165|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~44 .extended_lut = "off";
defparam \inst|m241|OU[4]~44 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \inst|m241|OU[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N12
cyclonev_lcell_comb \inst|m241|OU[4]~46 (
// Equation(s):
// \inst|m241|OU[4]~46_combout  = ( \inst|m241|OU[4]~44_combout  & ( \inst1|Selector4~0_combout  & ( \inst|m241|OU[4]~43_combout  ) ) ) # ( !\inst|m241|OU[4]~44_combout  & ( \inst1|Selector4~0_combout  & ( \inst|m241|OU[4]~43_combout  ) ) ) # ( 
// \inst|m241|OU[4]~44_combout  & ( !\inst1|Selector4~0_combout  & ( (\inst|m241|OU[4]~45_combout ) # (\inst1|Selector5~0_combout ) ) ) ) # ( !\inst|m241|OU[4]~44_combout  & ( !\inst1|Selector4~0_combout  & ( (!\inst1|Selector5~0_combout  & 
// \inst|m241|OU[4]~45_combout ) ) ) )

	.dataa(!\inst1|Selector5~0_combout ),
	.datab(!\inst|m241|OU[4]~45_combout ),
	.datac(!\inst|m241|OU[4]~43_combout ),
	.datad(gnd),
	.datae(!\inst|m241|OU[4]~44_combout ),
	.dataf(!\inst1|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~46 .extended_lut = "off";
defparam \inst|m241|OU[4]~46 .lut_mask = 64'h222277770F0F0F0F;
defparam \inst|m241|OU[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N12
cyclonev_lcell_comb \inst|m241|OU[4]~48 (
// Equation(s):
// \inst|m241|OU[4]~48_combout  = ( \inst|m241|OU[4]~46_combout  & ( (!\inst|m241|OU[11]~6_combout  & (\inst|m241|OU[11]~7_combout  & (\inst|m241|OU[4]~47_combout ))) # (\inst|m241|OU[11]~6_combout  & ((!\inst|m241|OU[11]~7_combout ) # 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout )))) ) ) # ( !\inst|m241|OU[4]~46_combout  & ( (\inst|m241|OU[11]~7_combout  & ((!\inst|m241|OU[11]~6_combout  & (\inst|m241|OU[4]~47_combout )) # 
// (\inst|m241|OU[11]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst|m241|OU[4]~47_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[4]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~48 .extended_lut = "off";
defparam \inst|m241|OU[4]~48 .lut_mask = 64'h0213021346574657;
defparam \inst|m241|OU[4]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y5_N2
dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rf4|am4|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N30
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3] = ( !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])) ) )

	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .lut_mask = 64'h0C000C0000000000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3] = ( !\inst|rf4|am4|Mux1~4_combout  & ( (!\inst|rf4|am4|Mux0~4_combout  & !\inst|rf4|am4|Mux2~4_combout ) ) )

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .lut_mask = 64'h8888888800000000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3] = ( !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w[3] .lut_mask = 64'h8888888800000000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N16
dffeas \inst|rf4|S1613|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \inst|rf4|S1614|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N55
dffeas \inst|rf4|S1616|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N49
dffeas \inst|rf4|S1615|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N54
cyclonev_lcell_comb \inst|m241|OU[6]~55 (
// Equation(s):
// \inst|m241|OU[6]~55_combout  = ( \inst|rf4|S1616|Q [6] & ( \inst|rf4|S1615|Q [6] & ( ((!\inst1|Selector7~2_combout  & (\inst|rf4|S1613|Q [6])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1614|Q [6])))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1616|Q [6] & ( \inst|rf4|S1615|Q [6] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # (\inst|rf4|S1613|Q [6]))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S1614|Q [6] & !\inst1|Selector6~0_combout )))) ) ) ) # ( 
// \inst|rf4|S1616|Q [6] & ( !\inst|rf4|S1615|Q [6] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S1613|Q [6] & ((!\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # (\inst|rf4|S1614|Q [6])))) ) ) ) # ( 
// !\inst|rf4|S1616|Q [6] & ( !\inst|rf4|S1615|Q [6] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S1613|Q [6])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1614|Q [6]))))) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst|rf4|S1613|Q [6]),
	.datac(!\inst|rf4|S1614|Q [6]),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S1616|Q [6]),
	.dataf(!\inst|rf4|S1615|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~55 .extended_lut = "off";
defparam \inst|m241|OU[6]~55 .lut_mask = 64'h2700275527AA27FF;
defparam \inst|m241|OU[6]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N51
cyclonev_lcell_comb \inst|rf4|S161|Q[6]~feeder (
// Equation(s):
// \inst|rf4|S161|Q[6]~feeder_combout  = ( \inst|m242|OU[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S161|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S161|Q[6]~feeder .extended_lut = "off";
defparam \inst|rf4|S161|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S161|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N53
dffeas \inst|rf4|S161|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S161|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \inst|rf4|S163|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \inst|rf4|S162|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N40
dffeas \inst|rf4|S164|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N39
cyclonev_lcell_comb \inst|m241|OU[6]~57 (
// Equation(s):
// \inst|m241|OU[6]~57_combout  = ( \inst|rf4|S164|Q [6] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S162|Q [6]) # (\inst1|Selector6~0_combout ) ) ) ) # ( !\inst|rf4|S164|Q [6] & ( \inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & 
// \inst|rf4|S162|Q [6]) ) ) ) # ( \inst|rf4|S164|Q [6] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S161|Q [6])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S163|Q [6]))) ) ) ) # ( !\inst|rf4|S164|Q [6] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S161|Q [6])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S163|Q [6]))) ) ) )

	.dataa(!\inst|rf4|S161|Q [6]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S163|Q [6]),
	.datad(!\inst|rf4|S162|Q [6]),
	.datae(!\inst|rf4|S164|Q [6]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~57 .extended_lut = "off";
defparam \inst|m241|OU[6]~57 .lut_mask = 64'h4747474700CC33FF;
defparam \inst|m241|OU[6]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N2
dffeas \inst|rf4|S165|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \inst|rf4|S166|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N7
dffeas \inst|rf4|S168|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \inst|rf4|S167|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N6
cyclonev_lcell_comb \inst|m241|OU[6]~56 (
// Equation(s):
// \inst|m241|OU[6]~56_combout  = ( \inst|rf4|S168|Q [6] & ( \inst|rf4|S167|Q [6] & ( ((!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [6])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S166|Q [6])))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S168|Q [6] & ( \inst|rf4|S167|Q [6] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # (\inst|rf4|S165|Q [6]))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S166|Q [6] & !\inst1|Selector6~0_combout )))) ) ) ) # ( 
// \inst|rf4|S168|Q [6] & ( !\inst|rf4|S167|Q [6] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [6] & ((!\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # (\inst|rf4|S166|Q [6])))) ) ) ) # ( 
// !\inst|rf4|S168|Q [6] & ( !\inst|rf4|S167|Q [6] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [6])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S166|Q [6]))))) ) ) )

	.dataa(!\inst|rf4|S165|Q [6]),
	.datab(!\inst|rf4|S166|Q [6]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S168|Q [6]),
	.dataf(!\inst|rf4|S167|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~56 .extended_lut = "off";
defparam \inst|m241|OU[6]~56 .lut_mask = 64'h5300530F53F053FF;
defparam \inst|m241|OU[6]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \inst|m241|OU[6]~58 (
// Equation(s):
// \inst|m241|OU[6]~58_combout  = ( \inst|m241|OU[6]~57_combout  & ( \inst|m241|OU[6]~56_combout  & ( (!\inst1|Selector4~0_combout ) # (\inst|m241|OU[6]~55_combout ) ) ) ) # ( !\inst|m241|OU[6]~57_combout  & ( \inst|m241|OU[6]~56_combout  & ( 
// (!\inst1|Selector4~0_combout  & (\inst1|Selector5~0_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[6]~55_combout ))) ) ) ) # ( \inst|m241|OU[6]~57_combout  & ( !\inst|m241|OU[6]~56_combout  & ( (!\inst1|Selector4~0_combout  & 
// (!\inst1|Selector5~0_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[6]~55_combout ))) ) ) ) # ( !\inst|m241|OU[6]~57_combout  & ( !\inst|m241|OU[6]~56_combout  & ( (\inst1|Selector4~0_combout  & \inst|m241|OU[6]~55_combout ) ) ) )

	.dataa(!\inst1|Selector5~0_combout ),
	.datab(!\inst1|Selector4~0_combout ),
	.datac(!\inst|m241|OU[6]~55_combout ),
	.datad(gnd),
	.datae(!\inst|m241|OU[6]~57_combout ),
	.dataf(!\inst|m241|OU[6]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~58 .extended_lut = "off";
defparam \inst|m241|OU[6]~58 .lut_mask = 64'h03038B8B4747CFCF;
defparam \inst|m241|OU[6]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N3
cyclonev_lcell_comb \inst|rf4|S1611|Q[6]~feeder (
// Equation(s):
// \inst|rf4|S1611|Q[6]~feeder_combout  = \inst|m242|OU[6]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|m242|OU[6]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1611|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1611|Q[6]~feeder .extended_lut = "off";
defparam \inst|rf4|S1611|Q[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|rf4|S1611|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \inst|rf4|S1611|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1611|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N50
dffeas \inst|rf4|S1612|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N35
dffeas \inst|rf4|S1610|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N48
cyclonev_lcell_comb \inst|m241|OU[6]~59 (
// Equation(s):
// \inst|m241|OU[6]~59_combout  = ( \inst|rf4|S1612|Q [6] & ( \inst|rf4|S1610|Q [6] & ( ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S169|Q [6]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1611|Q [6]))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [6] & ( \inst|rf4|S1610|Q [6] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S169|Q [6]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1611|Q [6])))) # (\inst1|Selector7~2_combout  & 
// (((!\inst1|Selector6~0_combout )))) ) ) ) # ( \inst|rf4|S1612|Q [6] & ( !\inst|rf4|S1610|Q [6] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S169|Q [6]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1611|Q [6])))) # 
// (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )))) ) ) ) # ( !\inst|rf4|S1612|Q [6] & ( !\inst|rf4|S1610|Q [6] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S169|Q [6]))) # (\inst1|Selector6~0_combout  & 
// (\inst|rf4|S1611|Q [6])))) ) ) )

	.dataa(!\inst|rf4|S1611|Q [6]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S169|Q [6]),
	.datae(!\inst|rf4|S1612|Q [6]),
	.dataf(!\inst|rf4|S1610|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~59 .extended_lut = "off";
defparam \inst|m241|OU[6]~59 .lut_mask = 64'h04C407C734F437F7;
defparam \inst|m241|OU[6]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N57
cyclonev_lcell_comb \inst|m241|OU[6]~60 (
// Equation(s):
// \inst|m241|OU[6]~60_combout  = ( \inst|m241|OU[11]~6_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout  & ( (\inst|m241|OU[11]~7_combout ) # (\inst|m241|OU[6]~58_combout ) ) ) ) # ( 
// !\inst|m241|OU[11]~6_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout  & ( (\inst|m241|OU[11]~7_combout  & \inst|m241|OU[6]~59_combout ) ) ) ) # ( \inst|m241|OU[11]~6_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout  & ( (\inst|m241|OU[6]~58_combout  & !\inst|m241|OU[11]~7_combout ) ) ) ) # ( !\inst|m241|OU[11]~6_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout  & ( (\inst|m241|OU[11]~7_combout  & \inst|m241|OU[6]~59_combout ) ) ) )

	.dataa(!\inst|m241|OU[6]~58_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst|m241|OU[6]~59_combout ),
	.datad(gnd),
	.datae(!\inst|m241|OU[11]~6_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~60 .extended_lut = "off";
defparam \inst|m241|OU[6]~60 .lut_mask = 64'h0303444403037777;
defparam \inst|m241|OU[6]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N44
dffeas \inst|rf4|S162|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N48
cyclonev_lcell_comb \inst|rf4|S163|Q[7]~feeder (
// Equation(s):
// \inst|rf4|S163|Q[7]~feeder_combout  = \inst|m242|OU[7]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|m242|OU[7]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S163|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S163|Q[7]~feeder .extended_lut = "off";
defparam \inst|rf4|S163|Q[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|rf4|S163|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N50
dffeas \inst|rf4|S163|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S163|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N56
dffeas \inst|rf4|S161|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N32
dffeas \inst|rf4|S164|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N30
cyclonev_lcell_comb \inst|m241|OU[7]~63 (
// Equation(s):
// \inst|m241|OU[7]~63_combout  = ( \inst|rf4|S164|Q [7] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S163|Q [7]) # (\inst1|Selector7~2_combout ) ) ) ) # ( !\inst|rf4|S164|Q [7] & ( \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & 
// \inst|rf4|S163|Q [7]) ) ) ) # ( \inst|rf4|S164|Q [7] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [7]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [7])) ) ) ) # ( !\inst|rf4|S164|Q [7] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [7]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [7])) ) ) )

	.dataa(!\inst|rf4|S162|Q [7]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst|rf4|S163|Q [7]),
	.datad(!\inst|rf4|S161|Q [7]),
	.datae(!\inst|rf4|S164|Q [7]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~63 .extended_lut = "off";
defparam \inst|m241|OU[7]~63 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \inst|m241|OU[7]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N56
dffeas \inst|rf4|S1615|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N41
dffeas \inst|rf4|S1614|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N14
dffeas \inst|rf4|S1616|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N12
cyclonev_lcell_comb \inst|m241|OU[7]~61 (
// Equation(s):
// \inst|m241|OU[7]~61_combout  = ( \inst|rf4|S1616|Q [7] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S1614|Q [7]) # (\inst1|Selector6~0_combout ) ) ) ) # ( !\inst|rf4|S1616|Q [7] & ( \inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & 
// \inst|rf4|S1614|Q [7]) ) ) ) # ( \inst|rf4|S1616|Q [7] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [7]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [7])) ) ) ) # ( !\inst|rf4|S1616|Q [7] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [7]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [7])) ) ) )

	.dataa(!\inst|rf4|S1615|Q [7]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S1613|Q [7]),
	.datad(!\inst|rf4|S1614|Q [7]),
	.datae(!\inst|rf4|S1616|Q [7]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~61 .extended_lut = "off";
defparam \inst|m241|OU[7]~61 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \inst|m241|OU[7]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \inst|rf4|S166|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N21
cyclonev_lcell_comb \inst|rf4|S167|Q[7]~feeder (
// Equation(s):
// \inst|rf4|S167|Q[7]~feeder_combout  = \inst|m242|OU[7]~41_combout 

	.dataa(!\inst|m242|OU[7]~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S167|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S167|Q[7]~feeder .extended_lut = "off";
defparam \inst|rf4|S167|Q[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|rf4|S167|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \inst|rf4|S167|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S167|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N32
dffeas \inst|rf4|S168|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \inst|rf4|S165|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N30
cyclonev_lcell_comb \inst|m241|OU[7]~62 (
// Equation(s):
// \inst|m241|OU[7]~62_combout  = ( \inst|rf4|S168|Q [7] & ( \inst|rf4|S165|Q [7] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout ) # (\inst|rf4|S167|Q [7])))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # 
// (\inst|rf4|S166|Q [7]))) ) ) ) # ( !\inst|rf4|S168|Q [7] & ( \inst|rf4|S165|Q [7] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout ) # (\inst|rf4|S167|Q [7])))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S166|Q [7] & 
// ((!\inst1|Selector6~0_combout )))) ) ) ) # ( \inst|rf4|S168|Q [7] & ( !\inst|rf4|S165|Q [7] & ( (!\inst1|Selector7~2_combout  & (((\inst|rf4|S167|Q [7] & \inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # 
// (\inst|rf4|S166|Q [7]))) ) ) ) # ( !\inst|rf4|S168|Q [7] & ( !\inst|rf4|S165|Q [7] & ( (!\inst1|Selector7~2_combout  & (((\inst|rf4|S167|Q [7] & \inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S166|Q [7] & 
// ((!\inst1|Selector6~0_combout )))) ) ) )

	.dataa(!\inst|rf4|S166|Q [7]),
	.datab(!\inst|rf4|S167|Q [7]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S168|Q [7]),
	.dataf(!\inst|rf4|S165|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~62 .extended_lut = "off";
defparam \inst|m241|OU[7]~62 .lut_mask = 64'h0530053FF530F53F;
defparam \inst|m241|OU[7]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N0
cyclonev_lcell_comb \inst|m241|OU[7]~64 (
// Equation(s):
// \inst|m241|OU[7]~64_combout  = ( \inst|m241|OU[7]~62_combout  & ( (!\inst1|Selector4~0_combout  & (((\inst|m241|OU[7]~63_combout )) # (\inst1|Selector5~0_combout ))) # (\inst1|Selector4~0_combout  & (((\inst|m241|OU[7]~61_combout )))) ) ) # ( 
// !\inst|m241|OU[7]~62_combout  & ( (!\inst1|Selector4~0_combout  & (!\inst1|Selector5~0_combout  & (\inst|m241|OU[7]~63_combout ))) # (\inst1|Selector4~0_combout  & (((\inst|m241|OU[7]~61_combout )))) ) )

	.dataa(!\inst1|Selector5~0_combout ),
	.datab(!\inst|m241|OU[7]~63_combout ),
	.datac(!\inst1|Selector4~0_combout ),
	.datad(!\inst|m241|OU[7]~61_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[7]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~64 .extended_lut = "off";
defparam \inst|m241|OU[7]~64 .lut_mask = 64'h202F202F707F707F;
defparam \inst|m241|OU[7]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N33
cyclonev_lcell_comb \inst|rf4|S169|Q[7]~feeder (
// Equation(s):
// \inst|rf4|S169|Q[7]~feeder_combout  = \inst|m242|OU[7]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|m242|OU[7]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S169|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S169|Q[7]~feeder .extended_lut = "off";
defparam \inst|rf4|S169|Q[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|rf4|S169|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N35
dffeas \inst|rf4|S169|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S169|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y12_N51
cyclonev_lcell_comb \inst|rf4|S1610|Q[7]~feeder (
// Equation(s):
// \inst|rf4|S1610|Q[7]~feeder_combout  = \inst|m242|OU[7]~41_combout 

	.dataa(gnd),
	.datab(!\inst|m242|OU[7]~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1610|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1610|Q[7]~feeder .extended_lut = "off";
defparam \inst|rf4|S1610|Q[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|rf4|S1610|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N53
dffeas \inst|rf4|S1610|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1610|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N20
dffeas \inst|rf4|S1612|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N14
dffeas \inst|rf4|S1611|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[7]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N18
cyclonev_lcell_comb \inst|m241|OU[7]~65 (
// Equation(s):
// \inst|m241|OU[7]~65_combout  = ( \inst|rf4|S1612|Q [7] & ( \inst|rf4|S1611|Q [7] & ( ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [7])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1610|Q [7])))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [7] & ( \inst|rf4|S1611|Q [7] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [7])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1610|Q [7]))))) # (\inst1|Selector6~0_combout  & 
// (((!\inst1|Selector7~2_combout )))) ) ) ) # ( \inst|rf4|S1612|Q [7] & ( !\inst|rf4|S1611|Q [7] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [7])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1610|Q [7]))))) # 
// (\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout )))) ) ) ) # ( !\inst|rf4|S1612|Q [7] & ( !\inst|rf4|S1611|Q [7] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [7])) # (\inst1|Selector7~2_combout  & 
// ((\inst|rf4|S1610|Q [7]))))) ) ) )

	.dataa(!\inst|rf4|S169|Q [7]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S1610|Q [7]),
	.datae(!\inst|rf4|S1612|Q [7]),
	.dataf(!\inst|rf4|S1611|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~65 .extended_lut = "off";
defparam \inst|m241|OU[7]~65 .lut_mask = 64'h404C434F707C737F;
defparam \inst|m241|OU[7]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N48
cyclonev_lcell_comb \inst|m241|OU[7]~66 (
// Equation(s):
// \inst|m241|OU[7]~66_combout  = ( \inst|m241|OU[11]~7_combout  & ( \inst|m241|OU[7]~65_combout  & ( (!\inst|m241|OU[11]~6_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ) ) ) ) # ( 
// !\inst|m241|OU[11]~7_combout  & ( \inst|m241|OU[7]~65_combout  & ( (\inst|m241|OU[7]~64_combout  & \inst|m241|OU[11]~6_combout ) ) ) ) # ( \inst|m241|OU[11]~7_combout  & ( !\inst|m241|OU[7]~65_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout  & \inst|m241|OU[11]~6_combout ) ) ) ) # ( !\inst|m241|OU[11]~7_combout  & ( !\inst|m241|OU[7]~65_combout  & ( (\inst|m241|OU[7]~64_combout  & 
// \inst|m241|OU[11]~6_combout ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ),
	.datab(!\inst|m241|OU[7]~64_combout ),
	.datac(!\inst|m241|OU[11]~6_combout ),
	.datad(gnd),
	.datae(!\inst|m241|OU[11]~7_combout ),
	.dataf(!\inst|m241|OU[7]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~66 .extended_lut = "off";
defparam \inst|m241|OU[7]~66 .lut_mask = 64'h030305050303F5F5;
defparam \inst|m241|OU[7]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N20
dffeas \inst|rf4|S161|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N32
dffeas \inst|rf4|S164|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N14
dffeas \inst|rf4|S162|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N12
cyclonev_lcell_comb \inst|rf4|am4|Mux6~0 (
// Equation(s):
// \inst|rf4|am4|Mux6~0_combout  = ( \inst|rf4|S162|Q [9] & ( \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout ) # (\inst|rf4|S164|Q [9]) ) ) ) # ( !\inst|rf4|S162|Q [9] & ( \inst1|Selector3~0_combout  & ( (\inst1|Selector2~0_combout  & 
// \inst|rf4|S164|Q [9]) ) ) ) # ( \inst|rf4|S162|Q [9] & ( !\inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S161|Q [9]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S163|Q [9])) ) ) ) # ( !\inst|rf4|S162|Q [9] & ( 
// !\inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S161|Q [9]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S163|Q [9])) ) ) )

	.dataa(!\inst|rf4|S163|Q [9]),
	.datab(!\inst|rf4|S161|Q [9]),
	.datac(!\inst1|Selector2~0_combout ),
	.datad(!\inst|rf4|S164|Q [9]),
	.datae(!\inst|rf4|S162|Q [9]),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~0 .lut_mask = 64'h35353535000FF0FF;
defparam \inst|rf4|am4|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N59
dffeas \inst|rf4|S1616|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \inst|rf4|S1613|Q[9]~feeder (
// Equation(s):
// \inst|rf4|S1613|Q[9]~feeder_combout  = \inst|m242|OU[9]~61_combout 

	.dataa(gnd),
	.datab(!\inst|m242|OU[9]~61_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1613|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1613|Q[9]~feeder .extended_lut = "off";
defparam \inst|rf4|S1613|Q[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|rf4|S1613|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \inst|rf4|S1613|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1613|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N14
dffeas \inst|rf4|S1615|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N53
dffeas \inst|rf4|S1614|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N12
cyclonev_lcell_comb \inst|rf4|am4|Mux6~3 (
// Equation(s):
// \inst|rf4|am4|Mux6~3_combout  = ( \inst|rf4|S1615|Q [9] & ( \inst|rf4|S1614|Q [9] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout ) # (\inst|rf4|S1613|Q [9])))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # 
// (\inst|rf4|S1616|Q [9]))) ) ) ) # ( !\inst|rf4|S1615|Q [9] & ( \inst|rf4|S1614|Q [9] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout ) # (\inst|rf4|S1613|Q [9])))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1616|Q [9] & 
// ((\inst1|Selector3~0_combout )))) ) ) ) # ( \inst|rf4|S1615|Q [9] & ( !\inst|rf4|S1614|Q [9] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S1613|Q [9] & !\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) 
// # (\inst|rf4|S1616|Q [9]))) ) ) ) # ( !\inst|rf4|S1615|Q [9] & ( !\inst|rf4|S1614|Q [9] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S1613|Q [9] & !\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1616|Q [9] & 
// ((\inst1|Selector3~0_combout )))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S1616|Q [9]),
	.datac(!\inst|rf4|S1613|Q [9]),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S1615|Q [9]),
	.dataf(!\inst|rf4|S1614|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~3 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \inst|rf4|am4|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N14
dffeas \inst|rf4|S168|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N47
dffeas \inst|rf4|S167|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \inst|rf4|S166|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N53
dffeas \inst|rf4|S165|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N18
cyclonev_lcell_comb \inst|rf4|am4|Mux6~1 (
// Equation(s):
// \inst|rf4|am4|Mux6~1_combout  = ( \inst|rf4|S166|Q [9] & ( \inst|rf4|S165|Q [9] & ( (!\inst1|Selector2~0_combout ) # ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S167|Q [9]))) # (\inst1|Selector3~0_combout  & (\inst|rf4|S168|Q [9]))) ) ) ) # ( 
// !\inst|rf4|S166|Q [9] & ( \inst|rf4|S165|Q [9] & ( (!\inst1|Selector2~0_combout  & (!\inst1|Selector3~0_combout )) # (\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S167|Q [9]))) # (\inst1|Selector3~0_combout  & 
// (\inst|rf4|S168|Q [9])))) ) ) ) # ( \inst|rf4|S166|Q [9] & ( !\inst|rf4|S165|Q [9] & ( (!\inst1|Selector2~0_combout  & (\inst1|Selector3~0_combout )) # (\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S167|Q [9]))) # 
// (\inst1|Selector3~0_combout  & (\inst|rf4|S168|Q [9])))) ) ) ) # ( !\inst|rf4|S166|Q [9] & ( !\inst|rf4|S165|Q [9] & ( (\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S167|Q [9]))) # (\inst1|Selector3~0_combout  & 
// (\inst|rf4|S168|Q [9])))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst1|Selector3~0_combout ),
	.datac(!\inst|rf4|S168|Q [9]),
	.datad(!\inst|rf4|S167|Q [9]),
	.datae(!\inst|rf4|S166|Q [9]),
	.dataf(!\inst|rf4|S165|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~1 .lut_mask = 64'h0145236789CDABEF;
defparam \inst|rf4|am4|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \inst|rf4|S1612|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \inst|rf4|S1610|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \inst|rf4|S1611|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N59
dffeas \inst|rf4|S169|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[9]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \inst|rf4|am4|Mux6~2 (
// Equation(s):
// \inst|rf4|am4|Mux6~2_combout  = ( \inst|rf4|S1611|Q [9] & ( \inst|rf4|S169|Q [9] & ( (!\inst1|Selector3~0_combout ) # ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S1610|Q [9]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1612|Q [9]))) ) ) ) # ( 
// !\inst|rf4|S1611|Q [9] & ( \inst|rf4|S169|Q [9] & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout ) # (\inst|rf4|S1610|Q [9])))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1612|Q [9] & (\inst1|Selector3~0_combout ))) ) ) ) # ( 
// \inst|rf4|S1611|Q [9] & ( !\inst|rf4|S169|Q [9] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout  & \inst|rf4|S1610|Q [9])))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # (\inst|rf4|S1612|Q [9]))) ) ) ) # ( 
// !\inst|rf4|S1611|Q [9] & ( !\inst|rf4|S169|Q [9] & ( (\inst1|Selector3~0_combout  & ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S1610|Q [9]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1612|Q [9])))) ) ) )

	.dataa(!\inst|rf4|S1612|Q [9]),
	.datab(!\inst1|Selector2~0_combout ),
	.datac(!\inst1|Selector3~0_combout ),
	.datad(!\inst|rf4|S1610|Q [9]),
	.datae(!\inst|rf4|S1611|Q [9]),
	.dataf(!\inst|rf4|S169|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \inst|rf4|am4|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N45
cyclonev_lcell_comb \inst|rf4|am4|Mux6~4 (
// Equation(s):
// \inst|rf4|am4|Mux6~4_combout  = ( \inst|rf4|am4|Mux6~1_combout  & ( \inst|rf4|am4|Mux6~2_combout  & ( (!\inst1|Selector1~0_combout  & (((\inst|rf4|am4|Mux6~0_combout )) # (\inst1|Selector0~0_combout ))) # (\inst1|Selector1~0_combout  & 
// ((!\inst1|Selector0~0_combout ) # ((\inst|rf4|am4|Mux6~3_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux6~1_combout  & ( \inst|rf4|am4|Mux6~2_combout  & ( (!\inst1|Selector1~0_combout  & (((\inst|rf4|am4|Mux6~0_combout )) # (\inst1|Selector0~0_combout ))) # 
// (\inst1|Selector1~0_combout  & (\inst1|Selector0~0_combout  & ((\inst|rf4|am4|Mux6~3_combout )))) ) ) ) # ( \inst|rf4|am4|Mux6~1_combout  & ( !\inst|rf4|am4|Mux6~2_combout  & ( (!\inst1|Selector1~0_combout  & (!\inst1|Selector0~0_combout  & 
// (\inst|rf4|am4|Mux6~0_combout ))) # (\inst1|Selector1~0_combout  & ((!\inst1|Selector0~0_combout ) # ((\inst|rf4|am4|Mux6~3_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux6~1_combout  & ( !\inst|rf4|am4|Mux6~2_combout  & ( (!\inst1|Selector1~0_combout  & 
// (!\inst1|Selector0~0_combout  & (\inst|rf4|am4|Mux6~0_combout ))) # (\inst1|Selector1~0_combout  & (\inst1|Selector0~0_combout  & ((\inst|rf4|am4|Mux6~3_combout )))) ) ) )

	.dataa(!\inst1|Selector1~0_combout ),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst|rf4|am4|Mux6~0_combout ),
	.datad(!\inst|rf4|am4|Mux6~3_combout ),
	.datae(!\inst|rf4|am4|Mux6~1_combout ),
	.dataf(!\inst|rf4|am4|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \inst|rf4|am4|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N33
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h111111110C0C3F3F;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout 
//  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h5555030377770303;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \inst|rf4|S1615|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \inst|rf4|S1614|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \inst|rf4|S1613|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N49
dffeas \inst|rf4|S1616|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N48
cyclonev_lcell_comb \inst|m241|OU[8]~67 (
// Equation(s):
// \inst|m241|OU[8]~67_combout  = ( \inst|rf4|S1616|Q [8] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S1614|Q [8]) # (\inst1|Selector6~0_combout ) ) ) ) # ( !\inst|rf4|S1616|Q [8] & ( \inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & 
// \inst|rf4|S1614|Q [8]) ) ) ) # ( \inst|rf4|S1616|Q [8] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [8]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [8])) ) ) ) # ( !\inst|rf4|S1616|Q [8] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [8]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [8])) ) ) )

	.dataa(!\inst|rf4|S1615|Q [8]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S1614|Q [8]),
	.datad(!\inst|rf4|S1613|Q [8]),
	.datae(!\inst|rf4|S1616|Q [8]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~67 .extended_lut = "off";
defparam \inst|m241|OU[8]~67 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \inst|m241|OU[8]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \inst|rf4|S166|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N10
dffeas \inst|rf4|S167|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N44
dffeas \inst|rf4|S168|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N32
dffeas \inst|rf4|S165|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N42
cyclonev_lcell_comb \inst|m241|OU[8]~68 (
// Equation(s):
// \inst|m241|OU[8]~68_combout  = ( \inst|rf4|S168|Q [8] & ( \inst|rf4|S165|Q [8] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout ) # ((\inst|rf4|S167|Q [8])))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S166|Q [8])) # 
// (\inst1|Selector6~0_combout ))) ) ) ) # ( !\inst|rf4|S168|Q [8] & ( \inst|rf4|S165|Q [8] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout ) # ((\inst|rf4|S167|Q [8])))) # (\inst1|Selector7~2_combout  & (!\inst1|Selector6~0_combout  & 
// (\inst|rf4|S166|Q [8]))) ) ) ) # ( \inst|rf4|S168|Q [8] & ( !\inst|rf4|S165|Q [8] & ( (!\inst1|Selector7~2_combout  & (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [8])))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S166|Q [8])) # 
// (\inst1|Selector6~0_combout ))) ) ) ) # ( !\inst|rf4|S168|Q [8] & ( !\inst|rf4|S165|Q [8] & ( (!\inst1|Selector7~2_combout  & (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [8])))) # (\inst1|Selector7~2_combout  & (!\inst1|Selector6~0_combout  & 
// (\inst|rf4|S166|Q [8]))) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S166|Q [8]),
	.datad(!\inst|rf4|S167|Q [8]),
	.datae(!\inst|rf4|S168|Q [8]),
	.dataf(!\inst|rf4|S165|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~68 .extended_lut = "off";
defparam \inst|m241|OU[8]~68 .lut_mask = 64'h042615378CAE9DBF;
defparam \inst|m241|OU[8]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N26
dffeas \inst|rf4|S161|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N15
cyclonev_lcell_comb \inst|rf4|S162|Q[8]~feeder (
// Equation(s):
// \inst|rf4|S162|Q[8]~feeder_combout  = \inst|m242|OU[8]~45_combout 

	.dataa(gnd),
	.datab(!\inst|m242|OU[8]~45_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S162|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S162|Q[8]~feeder .extended_lut = "off";
defparam \inst|rf4|S162|Q[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|rf4|S162|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \inst|rf4|S162|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S162|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N26
dffeas \inst|rf4|S164|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N24
cyclonev_lcell_comb \inst|m241|OU[8]~69 (
// Equation(s):
// \inst|m241|OU[8]~69_combout  = ( \inst|rf4|S164|Q [8] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S163|Q [8]) # (\inst1|Selector7~2_combout ) ) ) ) # ( !\inst|rf4|S164|Q [8] & ( \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & 
// \inst|rf4|S163|Q [8]) ) ) ) # ( \inst|rf4|S164|Q [8] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [8])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [8]))) ) ) ) # ( !\inst|rf4|S164|Q [8] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [8])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [8]))) ) ) )

	.dataa(!\inst|rf4|S161|Q [8]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst|rf4|S162|Q [8]),
	.datad(!\inst|rf4|S163|Q [8]),
	.datae(!\inst|rf4|S164|Q [8]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~69 .extended_lut = "off";
defparam \inst|m241|OU[8]~69 .lut_mask = 64'h4747474700CC33FF;
defparam \inst|m241|OU[8]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N42
cyclonev_lcell_comb \inst|m241|OU[8]~70 (
// Equation(s):
// \inst|m241|OU[8]~70_combout  = ( \inst|m241|OU[8]~69_combout  & ( \inst1|Selector4~0_combout  & ( \inst|m241|OU[8]~67_combout  ) ) ) # ( !\inst|m241|OU[8]~69_combout  & ( \inst1|Selector4~0_combout  & ( \inst|m241|OU[8]~67_combout  ) ) ) # ( 
// \inst|m241|OU[8]~69_combout  & ( !\inst1|Selector4~0_combout  & ( (!\inst1|Selector5~0_combout ) # (\inst|m241|OU[8]~68_combout ) ) ) ) # ( !\inst|m241|OU[8]~69_combout  & ( !\inst1|Selector4~0_combout  & ( (\inst1|Selector5~0_combout  & 
// \inst|m241|OU[8]~68_combout ) ) ) )

	.dataa(!\inst|m241|OU[8]~67_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[8]~68_combout ),
	.datad(gnd),
	.datae(!\inst|m241|OU[8]~69_combout ),
	.dataf(!\inst1|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~70 .extended_lut = "off";
defparam \inst|m241|OU[8]~70 .lut_mask = 64'h0303CFCF55555555;
defparam \inst|m241|OU[8]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N33
cyclonev_lcell_comb \inst|rf4|S1610|Q[8]~feeder (
// Equation(s):
// \inst|rf4|S1610|Q[8]~feeder_combout  = \inst|m242|OU[8]~45_combout 

	.dataa(!\inst|m242|OU[8]~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1610|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1610|Q[8]~feeder .extended_lut = "off";
defparam \inst|rf4|S1610|Q[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|rf4|S1610|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N35
dffeas \inst|rf4|S1610|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1610|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N2
dffeas \inst|rf4|S169|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N26
dffeas \inst|rf4|S1611|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N55
dffeas \inst|rf4|S1612|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[8]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N54
cyclonev_lcell_comb \inst|m241|OU[8]~71 (
// Equation(s):
// \inst|m241|OU[8]~71_combout  = ( \inst|rf4|S1612|Q [8] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S1611|Q [8]) # (\inst1|Selector7~2_combout ) ) ) ) # ( !\inst|rf4|S1612|Q [8] & ( \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & 
// \inst|rf4|S1611|Q [8]) ) ) ) # ( \inst|rf4|S1612|Q [8] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S169|Q [8]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1610|Q [8])) ) ) ) # ( !\inst|rf4|S1612|Q [8] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S169|Q [8]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1610|Q [8])) ) ) )

	.dataa(!\inst|rf4|S1610|Q [8]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst|rf4|S169|Q [8]),
	.datad(!\inst|rf4|S1611|Q [8]),
	.datae(!\inst|rf4|S1612|Q [8]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~71 .extended_lut = "off";
defparam \inst|m241|OU[8]~71 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \inst|m241|OU[8]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N30
cyclonev_lcell_comb \inst|m241|OU[8]~72 (
// Equation(s):
// \inst|m241|OU[8]~72_combout  = ( \inst|m241|OU[8]~71_combout  & ( (!\inst|m241|OU[11]~6_combout  & (((\inst|m241|OU[11]~7_combout )))) # (\inst|m241|OU[11]~6_combout  & ((!\inst|m241|OU[11]~7_combout  & ((\inst|m241|OU[8]~70_combout ))) # 
// (\inst|m241|OU[11]~7_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout )))) ) ) # ( !\inst|m241|OU[8]~71_combout  & ( (\inst|m241|OU[11]~6_combout  & ((!\inst|m241|OU[11]~7_combout  & 
// ((\inst|m241|OU[8]~70_combout ))) # (\inst|m241|OU[11]~7_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout )))) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ),
	.datac(!\inst|m241|OU[8]~70_combout ),
	.datad(!\inst|m241|OU[11]~7_combout ),
	.datae(!\inst|m241|OU[8]~71_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~72 .extended_lut = "off";
defparam \inst|m241|OU[8]~72 .lut_mask = 64'h051105BB051105BB;
defparam \inst|m241|OU[8]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3] = ( !\inst|rf4|am4|Mux2~4_combout  & ( (\inst1|Decoder1~0_combout  & (!\inst|rf4|am4|Mux0~4_combout  & \inst|rf4|am4|Mux1~4_combout )) ) )

	.dataa(gnd),
	.datab(!\inst1|Decoder1~0_combout ),
	.datac(!\inst|rf4|am4|Mux0~4_combout ),
	.datad(!\inst|rf4|am4|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w[3] .lut_mask = 64'h0030003000000000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N51
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3] = ( \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .lut_mask = 64'h0000000000C000C0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout  = ( \inst|rf4|am4|Mux1~4_combout  & ( (!\inst|rf4|am4|Mux0~4_combout  & !\inst|rf4|am4|Mux2~4_combout ) ) )

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1 .lut_mask = 64'h0000000088888888;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout  = ( !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0 .lut_mask = 64'h2222222200000000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X57_Y4_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[11]~90_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y4_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[11]~90_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y2_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[11]~90_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3] = ( \inst|rf4|am4|Mux2~4_combout  & ( (\inst1|Decoder1~0_combout  & (!\inst|rf4|am4|Mux0~4_combout  & !\inst|rf4|am4|Mux1~4_combout )) ) )

	.dataa(gnd),
	.datab(!\inst1|Decoder1~0_combout ),
	.datac(!\inst|rf4|am4|Mux0~4_combout ),
	.datad(!\inst|rf4|am4|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w[3] .lut_mask = 64'h0000000030003000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N42
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3] = ( !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & ( (\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15])) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .lut_mask = 64'h1100110000000000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout  = ( !\inst|rf4|am4|Mux1~4_combout  & ( (!\inst|rf4|am4|Mux0~4_combout  & \inst|rf4|am4|Mux2~4_combout ) ) )

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0 .lut_mask = 64'h2222222200000000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout  = ( \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & ( (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & 
// !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]) ) )

	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X57_Y6_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[11]~90_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N6
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h0A220A775F225F77;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hFFFFFFFE00000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y2_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~96_combout ,\inst|m241|OU[11]~90_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y1_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~26_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y1_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~26_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y3_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~26_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y1_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~26_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X38_Y5_N24
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h030503F5F305F3F5;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y2_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~26_combout ,\inst|m241|OU[13]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X2_Y6_N35
dffeas \inst|rf4|S169|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N59
dffeas \inst|rf4|S1611|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N53
dffeas \inst|rf4|S1610|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N36
cyclonev_lcell_comb \inst|m241|OU[15]~19 (
// Equation(s):
// \inst|m241|OU[15]~19_combout  = ( \inst|rf4|S1612|Q [15] & ( \inst|rf4|S1610|Q [15] & ( ((!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [15])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [15])))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [15] & ( \inst|rf4|S1610|Q [15] & ( (!\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout )) # (\inst|rf4|S169|Q [15]))) # (\inst1|Selector6~0_combout  & (((!\inst1|Selector7~2_combout  & \inst|rf4|S1611|Q [15])))) ) ) ) # ( 
// \inst|rf4|S1612|Q [15] & ( !\inst|rf4|S1610|Q [15] & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [15] & (!\inst1|Selector7~2_combout ))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S1611|Q [15]) # (\inst1|Selector7~2_combout )))) ) ) ) # ( 
// !\inst|rf4|S1612|Q [15] & ( !\inst|rf4|S1610|Q [15] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [15])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [15]))))) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst|rf4|S169|Q [15]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S1611|Q [15]),
	.datae(!\inst|rf4|S1612|Q [15]),
	.dataf(!\inst|rf4|S1610|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~19 .extended_lut = "off";
defparam \inst|m241|OU[15]~19 .lut_mask = 64'h207025752A7A2F7F;
defparam \inst|m241|OU[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N53
dffeas \inst|rf4|S165|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N24
cyclonev_lcell_comb \inst|rf4|S167|Q[15]~feeder (
// Equation(s):
// \inst|rf4|S167|Q[15]~feeder_combout  = \inst|m242|OU[15]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|m242|OU[15]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S167|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S167|Q[15]~feeder .extended_lut = "off";
defparam \inst|rf4|S167|Q[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|rf4|S167|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N26
dffeas \inst|rf4|S167|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S167|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N54
cyclonev_lcell_comb \inst|rf4|S168|Q[15]~feeder (
// Equation(s):
// \inst|rf4|S168|Q[15]~feeder_combout  = \inst|m242|OU[15]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|m242|OU[15]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S168|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S168|Q[15]~feeder .extended_lut = "off";
defparam \inst|rf4|S168|Q[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|rf4|S168|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N56
dffeas \inst|rf4|S168|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S168|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \inst|rf4|S166|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N12
cyclonev_lcell_comb \inst|m241|OU[15]~16 (
// Equation(s):
// \inst|m241|OU[15]~16_combout  = ( \inst1|Selector7~2_combout  & ( \inst|rf4|S166|Q [15] & ( (!\inst1|Selector6~0_combout ) # (\inst|rf4|S168|Q [15]) ) ) ) # ( !\inst1|Selector7~2_combout  & ( \inst|rf4|S166|Q [15] & ( (!\inst1|Selector6~0_combout  & 
// (\inst|rf4|S165|Q [15])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [15]))) ) ) ) # ( \inst1|Selector7~2_combout  & ( !\inst|rf4|S166|Q [15] & ( (\inst1|Selector6~0_combout  & \inst|rf4|S168|Q [15]) ) ) ) # ( !\inst1|Selector7~2_combout  & ( 
// !\inst|rf4|S166|Q [15] & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S165|Q [15])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [15]))) ) ) )

	.dataa(!\inst|rf4|S165|Q [15]),
	.datab(!\inst|rf4|S167|Q [15]),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S168|Q [15]),
	.datae(!\inst1|Selector7~2_combout ),
	.dataf(!\inst|rf4|S166|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~16 .extended_lut = "off";
defparam \inst|m241|OU[15]~16 .lut_mask = 64'h5353000F5353F0FF;
defparam \inst|m241|OU[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \inst|rf4|S1615|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N39
cyclonev_lcell_comb \inst|rf4|S1613|Q[15]~feeder (
// Equation(s):
// \inst|rf4|S1613|Q[15]~feeder_combout  = ( \inst|m242|OU[15]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1613|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1613|Q[15]~feeder .extended_lut = "off";
defparam \inst|rf4|S1613|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1613|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N40
dffeas \inst|rf4|S1613|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1613|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N46
dffeas \inst|rf4|S1616|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N45
cyclonev_lcell_comb \inst|rf4|S1614|Q[15]~feeder (
// Equation(s):
// \inst|rf4|S1614|Q[15]~feeder_combout  = ( \inst|m242|OU[15]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1614|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1614|Q[15]~feeder .extended_lut = "off";
defparam \inst|rf4|S1614|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1614|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N47
dffeas \inst|rf4|S1614|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1614|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N45
cyclonev_lcell_comb \inst|m241|OU[15]~15 (
// Equation(s):
// \inst|m241|OU[15]~15_combout  = ( \inst|rf4|S1616|Q [15] & ( \inst|rf4|S1614|Q [15] & ( ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [15]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [15]))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S1616|Q [15] & ( \inst|rf4|S1614|Q [15] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [15]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [15])))) # (\inst1|Selector7~2_combout  & 
// (((!\inst1|Selector6~0_combout )))) ) ) ) # ( \inst|rf4|S1616|Q [15] & ( !\inst|rf4|S1614|Q [15] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [15]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [15])))) 
// # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )))) ) ) ) # ( !\inst|rf4|S1616|Q [15] & ( !\inst|rf4|S1614|Q [15] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [15]))) # 
// (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [15])))) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst|rf4|S1615|Q [15]),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S1613|Q [15]),
	.datae(!\inst|rf4|S1616|Q [15]),
	.dataf(!\inst|rf4|S1614|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~15 .extended_lut = "off";
defparam \inst|m241|OU[15]~15 .lut_mask = 64'h02A207A752F257F7;
defparam \inst|m241|OU[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \inst|rf4|S162|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N49
dffeas \inst|rf4|S161|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N54
cyclonev_lcell_comb \inst|rf4|S163|Q[15]~feeder (
// Equation(s):
// \inst|rf4|S163|Q[15]~feeder_combout  = ( \inst|m242|OU[15]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S163|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S163|Q[15]~feeder .extended_lut = "off";
defparam \inst|rf4|S163|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S163|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N56
dffeas \inst|rf4|S163|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S163|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \inst|rf4|S164|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N24
cyclonev_lcell_comb \inst|m241|OU[15]~17 (
// Equation(s):
// \inst|m241|OU[15]~17_combout  = ( \inst|rf4|S164|Q [15] & ( \inst1|Selector6~0_combout  & ( (\inst1|Selector7~2_combout ) # (\inst|rf4|S163|Q [15]) ) ) ) # ( !\inst|rf4|S164|Q [15] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S163|Q [15] & 
// !\inst1|Selector7~2_combout ) ) ) ) # ( \inst|rf4|S164|Q [15] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [15]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [15])) ) ) ) # ( !\inst|rf4|S164|Q [15] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [15]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [15])) ) ) )

	.dataa(!\inst|rf4|S162|Q [15]),
	.datab(!\inst|rf4|S161|Q [15]),
	.datac(!\inst|rf4|S163|Q [15]),
	.datad(!\inst1|Selector7~2_combout ),
	.datae(!\inst|rf4|S164|Q [15]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~17 .extended_lut = "off";
defparam \inst|m241|OU[15]~17 .lut_mask = 64'h335533550F000FFF;
defparam \inst|m241|OU[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N48
cyclonev_lcell_comb \inst|m241|OU[15]~18 (
// Equation(s):
// \inst|m241|OU[15]~18_combout  = ( \inst|m241|OU[15]~17_combout  & ( (!\inst1|Selector4~0_combout  & (((!\inst1|Selector5~0_combout )) # (\inst|m241|OU[15]~16_combout ))) # (\inst1|Selector4~0_combout  & (((\inst|m241|OU[15]~15_combout )))) ) ) # ( 
// !\inst|m241|OU[15]~17_combout  & ( (!\inst1|Selector4~0_combout  & (\inst|m241|OU[15]~16_combout  & (\inst1|Selector5~0_combout ))) # (\inst1|Selector4~0_combout  & (((\inst|m241|OU[15]~15_combout )))) ) )

	.dataa(!\inst1|Selector4~0_combout ),
	.datab(!\inst|m241|OU[15]~16_combout ),
	.datac(!\inst1|Selector5~0_combout ),
	.datad(!\inst|m241|OU[15]~15_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[15]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~18 .extended_lut = "off";
defparam \inst|m241|OU[15]~18 .lut_mask = 64'h02570257A2F7A2F7;
defparam \inst|m241|OU[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N27
cyclonev_lcell_comb \inst|m241|OU[15]~20 (
// Equation(s):
// \inst|m241|OU[15]~20_combout  = ( \inst|m241|OU[15]~18_combout  & ( (!\inst|m241|OU[11]~6_combout  & (\inst|m241|OU[11]~7_combout  & (\inst|m241|OU[15]~19_combout ))) # (\inst|m241|OU[11]~6_combout  & ((!\inst|m241|OU[11]~7_combout ) # 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout )))) ) ) # ( !\inst|m241|OU[15]~18_combout  & ( (\inst|m241|OU[11]~7_combout  & ((!\inst|m241|OU[11]~6_combout  & (\inst|m241|OU[15]~19_combout )) # 
// (\inst|m241|OU[11]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst|m241|OU[15]~19_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[15]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~20 .extended_lut = "off";
defparam \inst|m241|OU[15]~20 .lut_mask = 64'h0213021346574657;
defparam \inst|m241|OU[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y6_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~20_combout ,\inst|m241|OU[2]~101_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y7_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~20_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y8_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~20_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y6_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~20_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y8_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~20_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N27
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h0035F0350F35FF35;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N24
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h11111D1DDD11DD1D;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N33
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4 .lut_mask = 64'hFFFFFFFF55555555;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N26
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h222200FF2F2F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N50
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y1_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[13]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[13]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[13]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[13]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N6
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h0F335F3300335533;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N35
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y3_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~96_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y1_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~96_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y1_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~96_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y3_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~96_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N36
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h0053F0530F53FF53;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N18
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h050005FFCD00CDFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N20
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h3000750030FF75FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N8
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y3_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~84_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y10_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~84_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y9_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~84_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y9_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~84_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N3
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y3_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~84_combout ,\inst|m241|OU[9]~78_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h0033AA330F33AF33;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N14
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X57_Y5_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[9]~78_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y7_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[9]~78_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y3_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[9]~78_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y5_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[9]~78_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X38_Y5_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h03F3505003F35F5F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h00AA33330FAF3333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N32
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y6_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~72_combout ,\inst|m241|OU[7]~66_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y9_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~72_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y5_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~72_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y5_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~72_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y8_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~72_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X38_Y5_N54
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h0407C4C73437F4F7;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N18
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h00330F33AA33AF33;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N20
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y10_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[7]~66_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y9_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[7]~66_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y7_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[7]~66_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X57_Y8_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[7]~66_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X38_Y10_N51
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h0252A2F20757A7F7;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N39
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h00330F0FAABB0F0F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N41
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \inst|m242|OU[7]~38 (
// Equation(s):
// \inst|m242|OU[7]~38_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[7]~38 .extended_lut = "off";
defparam \inst|m242|OU[7]~38 .lut_mask = 64'h0350035FF350F35F;
defparam \inst|m242|OU[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \inst|m242|OU[7]~39 (
// Equation(s):
// \inst|m242|OU[7]~39_combout  = ( \inst|m242|OU[7]~38_combout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  & 
// \inst|m242|OU[15]~0_combout )) ) ) # ( !\inst|m242|OU[7]~38_combout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  & \inst|m242|OU[15]~0_combout ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(!\inst|m242|OU[15]~0_combout ),
	.datae(gnd),
	.dataf(!\inst|m242|OU[7]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[7]~39 .extended_lut = "off";
defparam \inst|m242|OU[7]~39 .lut_mask = 64'h00550055F0F5F0F5;
defparam \inst|m242|OU[7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N48
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux8~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux8~0_combout  = ( \inst|m241|OU[7]~66_combout  & ( (!\inst1|WideOr2~0_combout  & (((\inst1|WideOr3~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # 
// (\inst|rf4|am4|Mux8~4_combout ))) # (\inst1|WideOr2~0_combout  & (!\inst|rf4|am4|Mux8~4_combout  $ (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))))) ) ) # ( !\inst|m241|OU[7]~66_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst1|WideOr2~0_combout  & (\inst|rf4|am4|Mux8~4_combout  & \inst1|WideOr3~0_combout )) # (\inst1|WideOr2~0_combout  & (!\inst|rf4|am4|Mux8~4_combout  $ 
// (!\inst1|WideOr3~0_combout ))))) ) )

	.dataa(!\inst1|WideOr2~0_combout ),
	.datab(!\inst|rf4|am4|Mux8~4_combout ),
	.datac(!\inst1|WideOr3~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[7]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux8~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux8~0 .lut_mask = 64'h160016006E336E33;
defparam \inst|fu|al16|l4|mu4|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N49
dffeas \inst|rf4|S1611|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N44
dffeas \inst|rf4|S1612|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N39
cyclonev_lcell_comb \inst|rf4|S169|Q[5]~feeder (
// Equation(s):
// \inst|rf4|S169|Q[5]~feeder_combout  = ( \inst|m242|OU[5]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S169|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S169|Q[5]~feeder .extended_lut = "off";
defparam \inst|rf4|S169|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S169|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N41
dffeas \inst|rf4|S169|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S169|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N42
cyclonev_lcell_comb \inst|m241|OU[5]~53 (
// Equation(s):
// \inst|m241|OU[5]~53_combout  = ( \inst|rf4|S1612|Q [5] & ( \inst|rf4|S169|Q [5] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout ) # ((\inst|rf4|S1611|Q [5])))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S1610|Q [5])) # 
// (\inst1|Selector6~0_combout ))) ) ) ) # ( !\inst|rf4|S1612|Q [5] & ( \inst|rf4|S169|Q [5] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout ) # ((\inst|rf4|S1611|Q [5])))) # (\inst1|Selector7~2_combout  & (!\inst1|Selector6~0_combout  & 
// (\inst|rf4|S1610|Q [5]))) ) ) ) # ( \inst|rf4|S1612|Q [5] & ( !\inst|rf4|S169|Q [5] & ( (!\inst1|Selector7~2_combout  & (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [5])))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S1610|Q [5])) # 
// (\inst1|Selector6~0_combout ))) ) ) ) # ( !\inst|rf4|S1612|Q [5] & ( !\inst|rf4|S169|Q [5] & ( (!\inst1|Selector7~2_combout  & (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [5])))) # (\inst1|Selector7~2_combout  & (!\inst1|Selector6~0_combout  & 
// (\inst|rf4|S1610|Q [5]))) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S1610|Q [5]),
	.datad(!\inst|rf4|S1611|Q [5]),
	.datae(!\inst|rf4|S1612|Q [5]),
	.dataf(!\inst|rf4|S169|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~53 .extended_lut = "off";
defparam \inst|m241|OU[5]~53 .lut_mask = 64'h042615378CAE9DBF;
defparam \inst|m241|OU[5]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N56
dffeas \inst|rf4|S162|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N57
cyclonev_lcell_comb \inst|rf4|S161|Q[5]~feeder (
// Equation(s):
// \inst|rf4|S161|Q[5]~feeder_combout  = \inst|m242|OU[5]~33_combout 

	.dataa(!\inst|m242|OU[5]~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S161|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S161|Q[5]~feeder .extended_lut = "off";
defparam \inst|rf4|S161|Q[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|rf4|S161|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y13_N58
dffeas \inst|rf4|S161|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S161|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N2
dffeas \inst|rf4|S163|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N44
dffeas \inst|rf4|S164|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N42
cyclonev_lcell_comb \inst|m241|OU[5]~51 (
// Equation(s):
// \inst|m241|OU[5]~51_combout  = ( \inst|rf4|S164|Q [5] & ( \inst1|Selector6~0_combout  & ( (\inst1|Selector7~2_combout ) # (\inst|rf4|S163|Q [5]) ) ) ) # ( !\inst|rf4|S164|Q [5] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S163|Q [5] & 
// !\inst1|Selector7~2_combout ) ) ) ) # ( \inst|rf4|S164|Q [5] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [5]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [5])) ) ) ) # ( !\inst|rf4|S164|Q [5] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [5]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [5])) ) ) )

	.dataa(!\inst|rf4|S162|Q [5]),
	.datab(!\inst|rf4|S161|Q [5]),
	.datac(!\inst|rf4|S163|Q [5]),
	.datad(!\inst1|Selector7~2_combout ),
	.datae(!\inst|rf4|S164|Q [5]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~51 .extended_lut = "off";
defparam \inst|m241|OU[5]~51 .lut_mask = 64'h335533550F000FFF;
defparam \inst|m241|OU[5]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N35
dffeas \inst|rf4|S1614|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \inst|rf4|S1613|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N2
dffeas \inst|rf4|S1616|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N32
dffeas \inst|rf4|S1615|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N0
cyclonev_lcell_comb \inst|m241|OU[5]~49 (
// Equation(s):
// \inst|m241|OU[5]~49_combout  = ( \inst|rf4|S1616|Q [5] & ( \inst|rf4|S1615|Q [5] & ( ((!\inst1|Selector7~2_combout  & ((\inst|rf4|S1613|Q [5]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1614|Q [5]))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1616|Q [5] & ( \inst|rf4|S1615|Q [5] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # (\inst|rf4|S1613|Q [5])))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1614|Q [5] & ((!\inst1|Selector6~0_combout )))) ) ) ) # ( 
// \inst|rf4|S1616|Q [5] & ( !\inst|rf4|S1615|Q [5] & ( (!\inst1|Selector7~2_combout  & (((\inst|rf4|S1613|Q [5] & !\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # (\inst|rf4|S1614|Q [5]))) ) ) ) # ( 
// !\inst|rf4|S1616|Q [5] & ( !\inst|rf4|S1615|Q [5] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & ((\inst|rf4|S1613|Q [5]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1614|Q [5])))) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst|rf4|S1614|Q [5]),
	.datac(!\inst|rf4|S1613|Q [5]),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S1616|Q [5]),
	.dataf(!\inst|rf4|S1615|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~49 .extended_lut = "off";
defparam \inst|m241|OU[5]~49 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \inst|m241|OU[5]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \inst|rf4|S165|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N49
dffeas \inst|rf4|S166|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N37
dffeas \inst|rf4|S168|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N22
dffeas \inst|rf4|S167|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[5]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N36
cyclonev_lcell_comb \inst|m241|OU[5]~50 (
// Equation(s):
// \inst|m241|OU[5]~50_combout  = ( \inst|rf4|S168|Q [5] & ( \inst|rf4|S167|Q [5] & ( ((!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [5])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S166|Q [5])))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S168|Q [5] & ( \inst|rf4|S167|Q [5] & ( (!\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # (\inst|rf4|S165|Q [5]))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S166|Q [5] & !\inst1|Selector6~0_combout )))) ) ) ) # ( 
// \inst|rf4|S168|Q [5] & ( !\inst|rf4|S167|Q [5] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [5] & ((!\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # (\inst|rf4|S166|Q [5])))) ) ) ) # ( 
// !\inst|rf4|S168|Q [5] & ( !\inst|rf4|S167|Q [5] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [5])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S166|Q [5]))))) ) ) )

	.dataa(!\inst|rf4|S165|Q [5]),
	.datab(!\inst|rf4|S166|Q [5]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S168|Q [5]),
	.dataf(!\inst|rf4|S167|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~50 .extended_lut = "off";
defparam \inst|m241|OU[5]~50 .lut_mask = 64'h5300530F53F053FF;
defparam \inst|m241|OU[5]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N9
cyclonev_lcell_comb \inst|m241|OU[5]~52 (
// Equation(s):
// \inst|m241|OU[5]~52_combout  = ( \inst|m241|OU[5]~50_combout  & ( (!\inst1|Selector4~0_combout  & (((\inst|m241|OU[5]~51_combout )) # (\inst1|Selector5~0_combout ))) # (\inst1|Selector4~0_combout  & (((\inst|m241|OU[5]~49_combout )))) ) ) # ( 
// !\inst|m241|OU[5]~50_combout  & ( (!\inst1|Selector4~0_combout  & (!\inst1|Selector5~0_combout  & (\inst|m241|OU[5]~51_combout ))) # (\inst1|Selector4~0_combout  & (((\inst|m241|OU[5]~49_combout )))) ) )

	.dataa(!\inst1|Selector5~0_combout ),
	.datab(!\inst1|Selector4~0_combout ),
	.datac(!\inst|m241|OU[5]~51_combout ),
	.datad(!\inst|m241|OU[5]~49_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~52 .extended_lut = "off";
defparam \inst|m241|OU[5]~52 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \inst|m241|OU[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N3
cyclonev_lcell_comb \inst|m241|OU[5]~54 (
// Equation(s):
// \inst|m241|OU[5]~54_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout  & ( \inst|m241|OU[11]~7_combout  & ( (\inst|m241|OU[11]~6_combout ) # (\inst|m241|OU[5]~53_combout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout  & ( \inst|m241|OU[11]~7_combout  & ( (\inst|m241|OU[5]~53_combout  & !\inst|m241|OU[11]~6_combout ) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout  & ( !\inst|m241|OU[11]~7_combout  & ( (\inst|m241|OU[5]~52_combout  & \inst|m241|OU[11]~6_combout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout  & ( !\inst|m241|OU[11]~7_combout  & ( (\inst|m241|OU[5]~52_combout  & \inst|m241|OU[11]~6_combout ) ) ) )

	.dataa(!\inst|m241|OU[5]~53_combout ),
	.datab(!\inst|m241|OU[5]~52_combout ),
	.datac(!\inst|m241|OU[11]~6_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ),
	.dataf(!\inst|m241|OU[11]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~54 .extended_lut = "off";
defparam \inst|m241|OU[5]~54 .lut_mask = 64'h0303030350505F5F;
defparam \inst|m241|OU[5]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N12
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~37 (
// Equation(s):
// \inst|fu|al16|a4|Add0~37_sumout  = SUM(( !\inst|m241|OU[4]~48_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~34  ))
// \inst|fu|al16|a4|Add0~38  = CARRY(( !\inst|m241|OU[4]~48_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~34  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst|m241|OU[4]~48_combout ),
	.datac(gnd),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~37_sumout ),
	.cout(\inst|fu|al16|a4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~37 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~37 .lut_mask = 64'h0000FFFF00003399;
defparam \inst|fu|al16|a4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~17 (
// Equation(s):
// \inst|fu|al16|a4|Add0~17_sumout  = SUM(( !\inst|m241|OU[5]~54_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~38  ))
// \inst|fu|al16|a4|Add0~18  = CARRY(( !\inst|m241|OU[5]~54_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~38  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[5]~54_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~17_sumout ),
	.cout(\inst|fu|al16|a4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~17 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~17 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N18
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~41 (
// Equation(s):
// \inst|fu|al16|a4|Add0~41_sumout  = SUM(( !\inst|m241|OU[6]~60_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~18  ))
// \inst|fu|al16|a4|Add0~42  = CARRY(( !\inst|m241|OU[6]~60_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~18  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[6]~60_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~41_sumout ),
	.cout(\inst|fu|al16|a4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~41 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~41 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N15
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA6|HA1|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA6|HA1|S~0_combout  = ( \inst|rf4|am4|Mux9~4_combout  & ( \inst|fu|al16|a4|Add0~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|fu|al16|a4|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA6|HA1|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA6|HA1|S~0 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|fu|al16|a4|a|FA6|HA1|S~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~45 (
// Equation(s):
// \inst|fu|al16|a4|Add0~45_sumout  = SUM(( !\inst|m241|OU[7]~66_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~42  ))
// \inst|fu|al16|a4|Add0~46  = CARRY(( !\inst|m241|OU[7]~66_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~42  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[7]~66_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~45_sumout ),
	.cout(\inst|fu|al16|a4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~45 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~45 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N51
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA7|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA7|HA1|C~0_combout  = ( \inst|fu|al16|a4|Add0~45_sumout  & ( !\inst|rf4|am4|Mux8~4_combout  ) ) # ( !\inst|fu|al16|a4|Add0~45_sumout  & ( \inst|rf4|am4|Mux8~4_combout  ) )

	.dataa(gnd),
	.datab(!\inst|rf4|am4|Mux8~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA7|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA7|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA7|HA1|C~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \inst|fu|al16|a4|a|FA7|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N3
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA6|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA6|HA1|C~0_combout  = ( \inst|rf4|am4|Mux9~4_combout  & ( !\inst|fu|al16|a4|Add0~41_sumout  ) ) # ( !\inst|rf4|am4|Mux9~4_combout  & ( \inst|fu|al16|a4|Add0~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|fu|al16|a4|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA6|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA6|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA6|HA1|C~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \inst|fu|al16|a4|a|FA6|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \inst|m242|OU[0]~13 (
// Equation(s):
// \inst|m242|OU[0]~13_combout  = ( \inst|rf4|am4|Mux14~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (((\inst|rf4|am4|Mux12~4_combout  & \inst1|WideOr2~0_combout )) # 
// (\inst1|WideOr3~0_combout ))) ) ) # ( !\inst|rf4|am4|Mux14~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst|rf4|am4|Mux12~4_combout  & (\inst1|WideOr2~0_combout  & 
// !\inst1|WideOr3~0_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf4|am4|Mux12~4_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[0]~13 .extended_lut = "off";
defparam \inst|m242|OU[0]~13 .lut_mask = 64'h0200020002AA02AA;
defparam \inst|m242|OU[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y4_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[0]~109_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y2_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[0]~109_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y6_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[0]~109_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y4_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[0]~109_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))) 
// # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )))) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h3500350F35F035FF;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y2_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~105_combout ,\inst|m241|OU[0]~109_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \inst|m242|OU[0]~12 (
// Equation(s):
// \inst|m242|OU[0]~12_combout  = ( \inst|m242|OU[15]~0_combout  & ( ((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0_combout  & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ) ) ) # ( !\inst|m242|OU[15]~0_combout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0_combout  & 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w0_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\inst|m242|OU[15]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[0]~12 .extended_lut = "off";
defparam \inst|m242|OU[0]~12 .lut_mask = 64'h55005F0F55005F0F;
defparam \inst|m242|OU[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux15~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux15~0_combout  = ( \inst|rf4|am4|Mux15~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[0]~109_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (((\inst|m241|OU[0]~109_combout )))) ) ) # ( !\inst|rf4|am4|Mux15~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst1|WideOr2~0_combout  & (\inst1|WideOr3~0_combout  & \inst|m241|OU[0]~109_combout )) # (\inst1|WideOr2~0_combout  & ((\inst|m241|OU[0]~109_combout ) # 
// (\inst1|WideOr3~0_combout ))))) ) )

	.dataa(!\inst1|WideOr2~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst1|WideOr3~0_combout ),
	.datad(!\inst|m241|OU[0]~109_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux15~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux15~0 .lut_mask = 64'h044C044C48BB48BB;
defparam \inst|fu|al16|l4|mu4|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N15
cyclonev_lcell_comb \inst|fu|al16|m2|OU[0]~2 (
// Equation(s):
// \inst|fu|al16|m2|OU[0]~2_combout  = ( \inst|fu|al16|l4|mu4|Mux15~0_combout  & ( (!\inst|fu|al16|a4|Add0~25_sumout  $ (!\inst|rf4|am4|Mux15~4_combout )) # (\inst1|WideOr1~1_combout ) ) ) # ( !\inst|fu|al16|l4|mu4|Mux15~0_combout  & ( 
// (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|Add0~25_sumout  $ (!\inst|rf4|am4|Mux15~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\inst|fu|al16|a4|Add0~25_sumout ),
	.datac(!\inst|rf4|am4|Mux15~4_combout ),
	.datad(!\inst1|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\inst|fu|al16|l4|mu4|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[0]~2 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[0]~2 .lut_mask = 64'h3C003C003CFF3CFF;
defparam \inst|fu|al16|m2|OU[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \inst|m242|OU[0]~14 (
// Equation(s):
// \inst|m242|OU[0]~14_combout  = ( \inst1|Decoder0~0_combout  & ( (!\inst1|Decoder1~1_combout  & (\inst|m242|OU[0]~13_combout )) # (\inst1|Decoder1~1_combout  & ((\inst|m242|OU[0]~12_combout ))) ) ) # ( !\inst1|Decoder0~0_combout  & ( 
// (!\inst1|Decoder1~1_combout  & ((\inst|fu|al16|m2|OU[0]~2_combout ))) # (\inst1|Decoder1~1_combout  & (\inst|m242|OU[0]~12_combout )) ) )

	.dataa(!\inst|m242|OU[0]~13_combout ),
	.datab(!\inst1|Decoder1~1_combout ),
	.datac(!\inst|m242|OU[0]~12_combout ),
	.datad(!\inst|fu|al16|m2|OU[0]~2_combout ),
	.datae(gnd),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[0]~14 .extended_lut = "off";
defparam \inst|m242|OU[0]~14 .lut_mask = 64'h03CF03CF47474747;
defparam \inst|m242|OU[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \inst|rf4|S1610|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \inst|rf4|S1611|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \inst|rf4|S169|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N26
dffeas \inst|rf4|S1612|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N24
cyclonev_lcell_comb \inst|m241|OU[0]~8 (
// Equation(s):
// \inst|m241|OU[0]~8_combout  = ( \inst|rf4|S1612|Q [0] & ( \inst1|Selector6~0_combout  & ( (\inst1|Selector7~2_combout ) # (\inst|rf4|S1611|Q [0]) ) ) ) # ( !\inst|rf4|S1612|Q [0] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S1611|Q [0] & 
// !\inst1|Selector7~2_combout ) ) ) ) # ( \inst|rf4|S1612|Q [0] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S169|Q [0]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1610|Q [0])) ) ) ) # ( !\inst|rf4|S1612|Q [0] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S169|Q [0]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1610|Q [0])) ) ) )

	.dataa(!\inst|rf4|S1610|Q [0]),
	.datab(!\inst|rf4|S1611|Q [0]),
	.datac(!\inst|rf4|S169|Q [0]),
	.datad(!\inst1|Selector7~2_combout ),
	.datae(!\inst|rf4|S1612|Q [0]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~8 .extended_lut = "off";
defparam \inst|m241|OU[0]~8 .lut_mask = 64'h0F550F55330033FF;
defparam \inst|m241|OU[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout )))) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout )))) ) 
// )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0123012345674567;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2]) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h444447474C4C4F4F;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N3
cyclonev_lcell_comb \inst|m241|OU[0]~9 (
// Equation(s):
// \inst|m241|OU[0]~9_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( (\inst|m241|OU[11]~7_combout  & ((\inst|m241|OU[0]~8_combout ) # (\inst|m241|OU[11]~6_combout ))) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( (!\inst|m241|OU[11]~6_combout  & (\inst|m241|OU[11]~7_combout  & \inst|m241|OU[0]~8_combout )) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst|m241|OU[0]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~9 .extended_lut = "off";
defparam \inst|m241|OU[0]~9 .lut_mask = 64'h0202020213131313;
defparam \inst|m241|OU[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N24
cyclonev_lcell_comb \inst|m241|OU[0]~3 (
// Equation(s):
// \inst|m241|OU[0]~3_combout  = ( !\inst|m241|OU[11]~2_combout  & ( \inst1|Selector5~0_combout  & ( (!\inst1|WideOr0~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ) ) ) ) # ( 
// !\inst|m241|OU[11]~2_combout  & ( !\inst1|Selector5~0_combout  & ( (!\inst1|Selector4~1_combout  & (((!\inst1|WideOr0~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) # 
// (\inst1|Selector4~1_combout  & (\inst1|Selector7~1_combout  & ((!\inst1|WideOr0~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\inst1|Selector4~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst1|WideOr0~0_combout ),
	.datad(!\inst1|Selector7~1_combout ),
	.datae(!\inst|m241|OU[11]~2_combout ),
	.dataf(!\inst1|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~3 .extended_lut = "off";
defparam \inst|m241|OU[0]~3 .lut_mask = 64'hA2F30000F3F30000;
defparam \inst|m241|OU[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \inst|rf4|S166|Q[0]~feeder (
// Equation(s):
// \inst|rf4|S166|Q[0]~feeder_combout  = ( \inst|m242|OU[0]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S166|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S166|Q[0]~feeder .extended_lut = "off";
defparam \inst|rf4|S166|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S166|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \inst|rf4|S166|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S166|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N57
cyclonev_lcell_comb \inst|rf4|S167|Q[0]~feeder (
// Equation(s):
// \inst|rf4|S167|Q[0]~feeder_combout  = ( \inst|m242|OU[0]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S167|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S167|Q[0]~feeder .extended_lut = "off";
defparam \inst|rf4|S167|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S167|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N59
dffeas \inst|rf4|S167|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S167|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N51
cyclonev_lcell_comb \inst|rf4|S165|Q[0]~feeder (
// Equation(s):
// \inst|rf4|S165|Q[0]~feeder_combout  = \inst|m242|OU[0]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|m242|OU[0]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S165|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S165|Q[0]~feeder .extended_lut = "off";
defparam \inst|rf4|S165|Q[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|rf4|S165|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N52
dffeas \inst|rf4|S165|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S165|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N43
dffeas \inst|rf4|S168|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N42
cyclonev_lcell_comb \inst|m241|OU[0]~4 (
// Equation(s):
// \inst|m241|OU[0]~4_combout  = ( \inst|rf4|S168|Q [0] & ( \inst1|Selector7~2_combout  & ( (\inst1|Selector6~0_combout ) # (\inst|rf4|S166|Q [0]) ) ) ) # ( !\inst|rf4|S168|Q [0] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S166|Q [0] & 
// !\inst1|Selector6~0_combout ) ) ) ) # ( \inst|rf4|S168|Q [0] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S165|Q [0]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S167|Q [0])) ) ) ) # ( !\inst|rf4|S168|Q [0] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S165|Q [0]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S167|Q [0])) ) ) )

	.dataa(!\inst|rf4|S166|Q [0]),
	.datab(!\inst|rf4|S167|Q [0]),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S165|Q [0]),
	.datae(!\inst|rf4|S168|Q [0]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~4 .extended_lut = "off";
defparam \inst|m241|OU[0]~4 .lut_mask = 64'h03F303F350505F5F;
defparam \inst|m241|OU[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N28
dffeas \inst|rf4|S1615|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N0
cyclonev_lcell_comb \inst|rf4|S1614|Q[0]~feeder (
// Equation(s):
// \inst|rf4|S1614|Q[0]~feeder_combout  = ( \inst|m242|OU[0]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1614|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1614|Q[0]~feeder .extended_lut = "off";
defparam \inst|rf4|S1614|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1614|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N2
dffeas \inst|rf4|S1614|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1614|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N49
dffeas \inst|rf4|S1616|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N14
dffeas \inst|rf4|S1613|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N48
cyclonev_lcell_comb \inst|m241|OU[0]~1 (
// Equation(s):
// \inst|m241|OU[0]~1_combout  = ( \inst|rf4|S1616|Q [0] & ( \inst|rf4|S1613|Q [0] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout ) # ((\inst|rf4|S1614|Q [0])))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S1615|Q [0])) # 
// (\inst1|Selector7~2_combout ))) ) ) ) # ( !\inst|rf4|S1616|Q [0] & ( \inst|rf4|S1613|Q [0] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout ) # ((\inst|rf4|S1614|Q [0])))) # (\inst1|Selector6~0_combout  & (!\inst1|Selector7~2_combout  & 
// (\inst|rf4|S1615|Q [0]))) ) ) ) # ( \inst|rf4|S1616|Q [0] & ( !\inst|rf4|S1613|Q [0] & ( (!\inst1|Selector6~0_combout  & (\inst1|Selector7~2_combout  & ((\inst|rf4|S1614|Q [0])))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S1615|Q [0])) # 
// (\inst1|Selector7~2_combout ))) ) ) ) # ( !\inst|rf4|S1616|Q [0] & ( !\inst|rf4|S1613|Q [0] & ( (!\inst1|Selector6~0_combout  & (\inst1|Selector7~2_combout  & ((\inst|rf4|S1614|Q [0])))) # (\inst1|Selector6~0_combout  & (!\inst1|Selector7~2_combout  & 
// (\inst|rf4|S1615|Q [0]))) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst|rf4|S1615|Q [0]),
	.datad(!\inst|rf4|S1614|Q [0]),
	.datae(!\inst|rf4|S1616|Q [0]),
	.dataf(!\inst|rf4|S1613|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~1 .extended_lut = "off";
defparam \inst|m241|OU[0]~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \inst|m241|OU[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N8
dffeas \inst|rf4|S161|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N39
cyclonev_lcell_comb \inst|rf4|S162|Q[0]~feeder (
// Equation(s):
// \inst|rf4|S162|Q[0]~feeder_combout  = ( \inst|m242|OU[0]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S162|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S162|Q[0]~feeder .extended_lut = "off";
defparam \inst|rf4|S162|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S162|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N41
dffeas \inst|rf4|S162|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S162|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N49
dffeas \inst|rf4|S164|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[0]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N33
cyclonev_lcell_comb \inst|rf4|S163|Q[0]~feeder (
// Equation(s):
// \inst|rf4|S163|Q[0]~feeder_combout  = ( \inst|m242|OU[0]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S163|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S163|Q[0]~feeder .extended_lut = "off";
defparam \inst|rf4|S163|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S163|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N34
dffeas \inst|rf4|S163|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S163|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \inst|m241|OU[0]~5 (
// Equation(s):
// \inst|m241|OU[0]~5_combout  = ( \inst|rf4|S164|Q [0] & ( \inst|rf4|S163|Q [0] & ( ((!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [0])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [0])))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S164|Q [0] & ( \inst|rf4|S163|Q [0] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [0])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [0]))))) # (\inst1|Selector6~0_combout  & 
// (((!\inst1|Selector7~2_combout )))) ) ) ) # ( \inst|rf4|S164|Q [0] & ( !\inst|rf4|S163|Q [0] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [0])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [0]))))) # 
// (\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout )))) ) ) ) # ( !\inst|rf4|S164|Q [0] & ( !\inst|rf4|S163|Q [0] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [0])) # (\inst1|Selector7~2_combout  & 
// ((\inst|rf4|S162|Q [0]))))) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst|rf4|S161|Q [0]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S162|Q [0]),
	.datae(!\inst|rf4|S164|Q [0]),
	.dataf(!\inst|rf4|S163|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~5 .extended_lut = "off";
defparam \inst|m241|OU[0]~5 .lut_mask = 64'h202A252F707A757F;
defparam \inst|m241|OU[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N54
cyclonev_lcell_comb \inst|m241|OU[0]~109 (
// Equation(s):
// \inst|m241|OU[0]~109_combout  = ( !\inst1|Selector5~0_combout  & ( ((\inst|m241|OU[0]~3_combout  & ((!\inst1|Selector4~0_combout  & (\inst|m241|OU[0]~5_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[0]~1_combout )))))) # 
// (\inst|m241|OU[0]~9_combout ) ) ) # ( \inst1|Selector5~0_combout  & ( ((\inst|m241|OU[0]~3_combout  & ((!\inst1|Selector4~0_combout  & (\inst|m241|OU[0]~4_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[0]~1_combout )))))) # 
// (\inst|m241|OU[0]~9_combout ) ) )

	.dataa(!\inst|m241|OU[0]~9_combout ),
	.datab(!\inst|m241|OU[0]~3_combout ),
	.datac(!\inst|m241|OU[0]~4_combout ),
	.datad(!\inst1|Selector4~0_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(!\inst|m241|OU[0]~1_combout ),
	.datag(!\inst|m241|OU[0]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~109 .extended_lut = "on";
defparam \inst|m241|OU[0]~109 .lut_mask = 64'h5755575557775777;
defparam \inst|m241|OU[0]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~25 (
// Equation(s):
// \inst|fu|al16|a4|Add0~25_sumout  = SUM(( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst1|WideOr3~0_combout ) ) + ( !\inst|m241|OU[0]~109_combout  $ (((!\inst1|WideOr3~0_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( !VCC ))
// \inst|fu|al16|a4|Add0~26  = CARRY(( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst1|WideOr3~0_combout ) ) + ( !\inst|m241|OU[0]~109_combout  $ (((!\inst1|WideOr3~0_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( !VCC ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m241|OU[0]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~25_sumout ),
	.cout(\inst|fu|al16|a4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~25 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~25 .lut_mask = 64'h0000DD2200002222;
defparam \inst|fu|al16|a4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N12
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA1|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA1|S~combout  = ( \inst|fu|al16|a4|Add0~21_sumout  & ( ((\inst|rf4|am4|Mux15~4_combout  & \inst|fu|al16|a4|Add0~25_sumout )) # (\inst|rf4|am4|Mux14~4_combout ) ) ) # ( !\inst|fu|al16|a4|Add0~21_sumout  & ( 
// (\inst|rf4|am4|Mux15~4_combout  & (\inst|fu|al16|a4|Add0~25_sumout  & \inst|rf4|am4|Mux14~4_combout )) ) )

	.dataa(!\inst|rf4|am4|Mux15~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~25_sumout ),
	.datac(!\inst|rf4|am4|Mux14~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA1|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA1|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA1|S .lut_mask = 64'h010101011F1F1F1F;
defparam \inst|fu|al16|a4|a|FA1|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N3
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~21 (
// Equation(s):
// \inst|fu|al16|a4|Add0~21_sumout  = SUM(( !\inst|m241|OU[1]~105_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~26  ))
// \inst|fu|al16|a4|Add0~22  = CARRY(( !\inst|m241|OU[1]~105_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~26  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst|m241|OU[1]~105_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~21_sumout ),
	.cout(\inst|fu|al16|a4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~21 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~21 .lut_mask = 64'h0000FFFF00002D2D;
defparam \inst|fu|al16|a4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N6
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~29 (
// Equation(s):
// \inst|fu|al16|a4|Add0~29_sumout  = SUM(( !\inst|m241|OU[2]~101_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~22  ))
// \inst|fu|al16|a4|Add0~30  = CARRY(( !\inst|m241|OU[2]~101_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~22  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[2]~101_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~29_sumout ),
	.cout(\inst|fu|al16|a4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~29 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~29 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~33 (
// Equation(s):
// \inst|fu|al16|a4|Add0~33_sumout  = SUM(( !\inst|m241|OU[3]~97_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~30  ))
// \inst|fu|al16|a4|Add0~34  = CARRY(( !\inst|m241|OU[3]~97_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~30  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[3]~97_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~33_sumout ),
	.cout(\inst|fu|al16|a4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~33 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~33 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N42
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA3|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA3|S~combout  = ( \inst|rf4|am4|Mux12~4_combout  & ( ((!\inst|rf4|am4|Mux13~4_combout  & (\inst|fu|al16|a4|a|FA1|S~combout  & \inst|fu|al16|a4|Add0~29_sumout )) # (\inst|rf4|am4|Mux13~4_combout  & ((\inst|fu|al16|a4|Add0~29_sumout ) # 
// (\inst|fu|al16|a4|a|FA1|S~combout )))) # (\inst|fu|al16|a4|Add0~33_sumout ) ) ) # ( !\inst|rf4|am4|Mux12~4_combout  & ( (\inst|fu|al16|a4|Add0~33_sumout  & ((!\inst|rf4|am4|Mux13~4_combout  & (\inst|fu|al16|a4|a|FA1|S~combout  & 
// \inst|fu|al16|a4|Add0~29_sumout )) # (\inst|rf4|am4|Mux13~4_combout  & ((\inst|fu|al16|a4|Add0~29_sumout ) # (\inst|fu|al16|a4|a|FA1|S~combout ))))) ) )

	.dataa(!\inst|rf4|am4|Mux13~4_combout ),
	.datab(!\inst|fu|al16|a4|a|FA1|S~combout ),
	.datac(!\inst|fu|al16|a4|Add0~33_sumout ),
	.datad(!\inst|fu|al16|a4|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA3|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA3|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA3|S .lut_mask = 64'h010701071F7F1F7F;
defparam \inst|fu|al16|a4|a|FA3|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N42
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA6|HA2|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA6|HA2|S~0_combout  = ( \inst|rf4|am4|Mux10~4_combout  & ( \inst|fu|al16|a4|a|FA3|S~combout  & ( (\inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & (((\inst|rf4|am4|Mux11~4_combout ) # (\inst|fu|al16|a4|Add0~17_sumout )) # 
// (\inst|fu|al16|a4|Add0~37_sumout ))) ) ) ) # ( !\inst|rf4|am4|Mux10~4_combout  & ( \inst|fu|al16|a4|a|FA3|S~combout  & ( (\inst|fu|al16|a4|Add0~17_sumout  & (\inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ((\inst|rf4|am4|Mux11~4_combout ) # 
// (\inst|fu|al16|a4|Add0~37_sumout )))) ) ) ) # ( \inst|rf4|am4|Mux10~4_combout  & ( !\inst|fu|al16|a4|a|FA3|S~combout  & ( (\inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & (((\inst|fu|al16|a4|Add0~37_sumout  & \inst|rf4|am4|Mux11~4_combout )) # 
// (\inst|fu|al16|a4|Add0~17_sumout ))) ) ) ) # ( !\inst|rf4|am4|Mux10~4_combout  & ( !\inst|fu|al16|a4|a|FA3|S~combout  & ( (\inst|fu|al16|a4|Add0~37_sumout  & (\inst|fu|al16|a4|Add0~17_sumout  & (\inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & 
// \inst|rf4|am4|Mux11~4_combout ))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~37_sumout ),
	.datab(!\inst|fu|al16|a4|Add0~17_sumout ),
	.datac(!\inst|fu|al16|a4|a|FA6|HA1|C~0_combout ),
	.datad(!\inst|rf4|am4|Mux11~4_combout ),
	.datae(!\inst|rf4|am4|Mux10~4_combout ),
	.dataf(!\inst|fu|al16|a4|a|FA3|S~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA6|HA2|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA6|HA2|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA6|HA2|S~0 .lut_mask = 64'h000103070103070F;
defparam \inst|fu|al16|a4|a|FA6|HA2|S~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N12
cyclonev_lcell_comb \inst|fu|al16|m2|OU[7]~7 (
// Equation(s):
// \inst|fu|al16|m2|OU[7]~7_combout  = ( \inst|fu|al16|a4|a|FA6|HA2|S~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|fu|al16|a4|a|FA7|HA1|C~0_combout ))) # (\inst1|WideOr1~1_combout  & (\inst|fu|al16|l4|mu4|Mux8~0_combout )) ) ) # ( 
// !\inst|fu|al16|a4|a|FA6|HA2|S~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|fu|al16|a4|a|FA6|HA1|S~0_combout  $ (!\inst|fu|al16|a4|a|FA7|HA1|C~0_combout )))) # (\inst1|WideOr1~1_combout  & (\inst|fu|al16|l4|mu4|Mux8~0_combout )) ) )

	.dataa(!\inst|fu|al16|l4|mu4|Mux8~0_combout ),
	.datab(!\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ),
	.datac(!\inst|fu|al16|a4|a|FA7|HA1|C~0_combout ),
	.datad(!\inst1|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|a|FA6|HA2|S~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[7]~7 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[7]~7 .lut_mask = 64'h3C553C55F055F055;
defparam \inst|fu|al16|m2|OU[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \inst|m242|OU[7]~40 (
// Equation(s):
// \inst|m242|OU[7]~40_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( \inst|rf4|am4|Mux9~4_combout  ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( (!\inst1|WideOr3~0_combout  & (\inst|rf4|am4|Mux9~4_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|rf4|am4|Mux7~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\inst|rf4|am4|Mux9~4_combout ),
	.datac(!\inst|rf4|am4|Mux7~4_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[7]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[7]~40 .extended_lut = "off";
defparam \inst|m242|OU[7]~40 .lut_mask = 64'h330F330F33333333;
defparam \inst|m242|OU[7]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \inst|m242|OU[7]~41 (
// Equation(s):
// \inst|m242|OU[7]~41_combout  = ( \inst|m242|OU[7]~40_combout  & ( (!\inst1|Decoder1~1_combout  & (((\inst|fu|al16|m2|OU[7]~7_combout )) # (\inst1|Decoder0~0_combout ))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[7]~39_combout )))) ) ) # ( 
// !\inst|m242|OU[7]~40_combout  & ( (!\inst1|Decoder1~1_combout  & (!\inst1|Decoder0~0_combout  & ((\inst|fu|al16|m2|OU[7]~7_combout )))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[7]~39_combout )))) ) )

	.dataa(!\inst1|Decoder1~1_combout ),
	.datab(!\inst1|Decoder0~0_combout ),
	.datac(!\inst|m242|OU[7]~39_combout ),
	.datad(!\inst|fu|al16|m2|OU[7]~7_combout ),
	.datae(gnd),
	.dataf(!\inst|m242|OU[7]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[7]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[7]~41 .extended_lut = "off";
defparam \inst|m242|OU[7]~41 .lut_mask = 64'h058D058D27AF27AF;
defparam \inst|m242|OU[7]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N15
cyclonev_lcell_comb \inst|rf4|S1613|Q[7]~feeder (
// Equation(s):
// \inst|rf4|S1613|Q[7]~feeder_combout  = ( \inst|m242|OU[7]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[7]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1613|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1613|Q[7]~feeder .extended_lut = "off";
defparam \inst|rf4|S1613|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1613|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \inst|rf4|S1613|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1613|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N54
cyclonev_lcell_comb \inst|rf4|am4|Mux8~3 (
// Equation(s):
// \inst|rf4|am4|Mux8~3_combout  = ( \inst|rf4|S1615|Q [7] & ( \inst|rf4|S1616|Q [7] & ( ((!\inst1|Selector3~0_combout  & (\inst|rf4|S1613|Q [7])) # (\inst1|Selector3~0_combout  & ((\inst|rf4|S1614|Q [7])))) # (\inst1|Selector2~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1615|Q [7] & ( \inst|rf4|S1616|Q [7] & ( (!\inst1|Selector3~0_combout  & (\inst|rf4|S1613|Q [7] & ((!\inst1|Selector2~0_combout )))) # (\inst1|Selector3~0_combout  & (((\inst1|Selector2~0_combout ) # (\inst|rf4|S1614|Q [7])))) ) ) ) # ( 
// \inst|rf4|S1615|Q [7] & ( !\inst|rf4|S1616|Q [7] & ( (!\inst1|Selector3~0_combout  & (((\inst1|Selector2~0_combout )) # (\inst|rf4|S1613|Q [7]))) # (\inst1|Selector3~0_combout  & (((\inst|rf4|S1614|Q [7] & !\inst1|Selector2~0_combout )))) ) ) ) # ( 
// !\inst|rf4|S1615|Q [7] & ( !\inst|rf4|S1616|Q [7] & ( (!\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & (\inst|rf4|S1613|Q [7])) # (\inst1|Selector3~0_combout  & ((\inst|rf4|S1614|Q [7]))))) ) ) )

	.dataa(!\inst|rf4|S1613|Q [7]),
	.datab(!\inst|rf4|S1614|Q [7]),
	.datac(!\inst1|Selector3~0_combout ),
	.datad(!\inst1|Selector2~0_combout ),
	.datae(!\inst|rf4|S1615|Q [7]),
	.dataf(!\inst|rf4|S1616|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~3 .lut_mask = 64'h530053F0530F53FF;
defparam \inst|rf4|am4|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N0
cyclonev_lcell_comb \inst|rf4|am4|Mux8~1 (
// Equation(s):
// \inst|rf4|am4|Mux8~1_combout  = ( \inst|rf4|S166|Q [7] & ( \inst|rf4|S168|Q [7] & ( ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S165|Q [7]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S167|Q [7]))) # (\inst1|Selector3~0_combout ) ) ) ) # ( 
// !\inst|rf4|S166|Q [7] & ( \inst|rf4|S168|Q [7] & ( (!\inst1|Selector3~0_combout  & ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S165|Q [7]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S167|Q [7])))) # (\inst1|Selector3~0_combout  & 
// (((\inst1|Selector2~0_combout )))) ) ) ) # ( \inst|rf4|S166|Q [7] & ( !\inst|rf4|S168|Q [7] & ( (!\inst1|Selector3~0_combout  & ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S165|Q [7]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S167|Q [7])))) # 
// (\inst1|Selector3~0_combout  & (((!\inst1|Selector2~0_combout )))) ) ) ) # ( !\inst|rf4|S166|Q [7] & ( !\inst|rf4|S168|Q [7] & ( (!\inst1|Selector3~0_combout  & ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S165|Q [7]))) # (\inst1|Selector2~0_combout  & 
// (\inst|rf4|S167|Q [7])))) ) ) )

	.dataa(!\inst1|Selector3~0_combout ),
	.datab(!\inst|rf4|S167|Q [7]),
	.datac(!\inst|rf4|S165|Q [7]),
	.datad(!\inst1|Selector2~0_combout ),
	.datae(!\inst|rf4|S166|Q [7]),
	.dataf(!\inst|rf4|S168|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~1 .lut_mask = 64'h0A225F220A775F77;
defparam \inst|rf4|am4|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N42
cyclonev_lcell_comb \inst|rf4|am4|Mux8~0 (
// Equation(s):
// \inst|rf4|am4|Mux8~0_combout  = ( \inst|rf4|S162|Q [7] & ( \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout ) # (\inst|rf4|S164|Q [7]) ) ) ) # ( !\inst|rf4|S162|Q [7] & ( \inst1|Selector3~0_combout  & ( (\inst|rf4|S164|Q [7] & 
// \inst1|Selector2~0_combout ) ) ) ) # ( \inst|rf4|S162|Q [7] & ( !\inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S161|Q [7]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S163|Q [7])) ) ) ) # ( !\inst|rf4|S162|Q [7] & ( 
// !\inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S161|Q [7]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S163|Q [7])) ) ) )

	.dataa(!\inst|rf4|S163|Q [7]),
	.datab(!\inst|rf4|S164|Q [7]),
	.datac(!\inst1|Selector2~0_combout ),
	.datad(!\inst|rf4|S161|Q [7]),
	.datae(!\inst|rf4|S162|Q [7]),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \inst|rf4|am4|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N12
cyclonev_lcell_comb \inst|rf4|am4|Mux8~2 (
// Equation(s):
// \inst|rf4|am4|Mux8~2_combout  = ( \inst|rf4|S1611|Q [7] & ( \inst1|Selector2~0_combout  & ( (!\inst1|Selector3~0_combout ) # (\inst|rf4|S1612|Q [7]) ) ) ) # ( !\inst|rf4|S1611|Q [7] & ( \inst1|Selector2~0_combout  & ( (\inst|rf4|S1612|Q [7] & 
// \inst1|Selector3~0_combout ) ) ) ) # ( \inst|rf4|S1611|Q [7] & ( !\inst1|Selector2~0_combout  & ( (!\inst1|Selector3~0_combout  & (\inst|rf4|S169|Q [7])) # (\inst1|Selector3~0_combout  & ((\inst|rf4|S1610|Q [7]))) ) ) ) # ( !\inst|rf4|S1611|Q [7] & ( 
// !\inst1|Selector2~0_combout  & ( (!\inst1|Selector3~0_combout  & (\inst|rf4|S169|Q [7])) # (\inst1|Selector3~0_combout  & ((\inst|rf4|S1610|Q [7]))) ) ) )

	.dataa(!\inst|rf4|S169|Q [7]),
	.datab(!\inst|rf4|S1610|Q [7]),
	.datac(!\inst|rf4|S1612|Q [7]),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S1611|Q [7]),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~2 .lut_mask = 64'h55335533000FFF0F;
defparam \inst|rf4|am4|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N48
cyclonev_lcell_comb \inst|rf4|am4|Mux8~4 (
// Equation(s):
// \inst|rf4|am4|Mux8~4_combout  = ( \inst|rf4|am4|Mux8~2_combout  & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & ((\inst|rf4|am4|Mux8~1_combout ))) # (\inst1|Selector0~0_combout  & (\inst|rf4|am4|Mux8~3_combout )) ) ) ) # ( 
// !\inst|rf4|am4|Mux8~2_combout  & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & ((\inst|rf4|am4|Mux8~1_combout ))) # (\inst1|Selector0~0_combout  & (\inst|rf4|am4|Mux8~3_combout )) ) ) ) # ( \inst|rf4|am4|Mux8~2_combout  & ( 
// !\inst1|Selector1~0_combout  & ( (\inst|rf4|am4|Mux8~0_combout ) # (\inst1|Selector0~0_combout ) ) ) ) # ( !\inst|rf4|am4|Mux8~2_combout  & ( !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & \inst|rf4|am4|Mux8~0_combout ) ) ) )

	.dataa(!\inst|rf4|am4|Mux8~3_combout ),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst|rf4|am4|Mux8~1_combout ),
	.datad(!\inst|rf4|am4|Mux8~0_combout ),
	.datae(!\inst|rf4|am4|Mux8~2_combout ),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~4 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \inst|rf4|am4|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~60_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~60_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~60_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y4_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~60_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h03F303F30505F5F5;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y9_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[5]~54_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y6_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[5]~54_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y3_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[5]~54_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y7_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[5]~54_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X32_Y6_N51
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y5_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~60_combout ,\inst|m241|OU[5]~54_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h00F0333355F53333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N26
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h3030555530FF5555;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N44
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \inst|m242|OU[6]~34 (
// Equation(s):
// \inst|m242|OU[6]~34_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ) ) ) 
// ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))) ) 
// ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[6]~34 .extended_lut = "off";
defparam \inst|m242|OU[6]~34 .lut_mask = 64'h227705052277AFAF;
defparam \inst|m242|OU[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \inst|m242|OU[6]~35 (
// Equation(s):
// \inst|m242|OU[6]~35_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70  & \inst|m242|OU[15]~0_combout ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70  & \inst|m242|OU[15]~0_combout )) # (\inst|m242|OU[6]~34_combout ) ) )

	.dataa(!\inst|m242|OU[6]~34_combout ),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 ),
	.datad(!\inst|m242|OU[15]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[6]~35 .extended_lut = "off";
defparam \inst|m242|OU[6]~35 .lut_mask = 64'h555F555F000F000F;
defparam \inst|m242|OU[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N6
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux9~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux9~0_combout  = ( \inst1|WideOr2~0_combout  & ( (!\inst|m241|OU[6]~60_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst1|WideOr3~0_combout  $ 
// (!\inst|rf4|am4|Mux9~4_combout )))) # (\inst|m241|OU[6]~60_combout  & ((!\inst|rf4|am4|Mux9~4_combout  $ (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )))) ) ) # ( !\inst1|WideOr2~0_combout  & ( 
// (!\inst|m241|OU[6]~60_combout  & (\inst1|WideOr3~0_combout  & (\inst|rf4|am4|Mux9~4_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) # (\inst|m241|OU[6]~60_combout  & (((\inst1|WideOr3~0_combout  
// & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # (\inst|rf4|am4|Mux9~4_combout ))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst|m241|OU[6]~60_combout ),
	.datac(!\inst|rf4|am4|Mux9~4_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst1|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux9~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux9~0 .lut_mask = 64'h1703170378037803;
defparam \inst|fu|al16|l4|mu4|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N24
cyclonev_lcell_comb \inst|fu|al16|m2|OU[6]~6 (
// Equation(s):
// \inst|fu|al16|m2|OU[6]~6_combout  = ( \inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( \inst|fu|al16|a4|Add0~17_sumout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA4|S~combout  & ((!\inst|rf4|am4|Mux10~4_combout )))) # (\inst1|WideOr1~1_combout  & 
// (((\inst|fu|al16|l4|mu4|Mux9~0_combout )))) ) ) ) # ( !\inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( \inst|fu|al16|a4|Add0~17_sumout  & ( (!\inst1|WideOr1~1_combout  & (((\inst|rf4|am4|Mux10~4_combout )) # (\inst|fu|al16|a4|a|FA4|S~combout ))) # 
// (\inst1|WideOr1~1_combout  & (((\inst|fu|al16|l4|mu4|Mux9~0_combout )))) ) ) ) # ( \inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( !\inst|fu|al16|a4|Add0~17_sumout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|fu|al16|a4|a|FA4|S~combout ) # 
// ((!\inst|rf4|am4|Mux10~4_combout )))) # (\inst1|WideOr1~1_combout  & (((\inst|fu|al16|l4|mu4|Mux9~0_combout )))) ) ) ) # ( !\inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( !\inst|fu|al16|a4|Add0~17_sumout  & ( (!\inst1|WideOr1~1_combout  & 
// (\inst|fu|al16|a4|a|FA4|S~combout  & ((\inst|rf4|am4|Mux10~4_combout )))) # (\inst1|WideOr1~1_combout  & (((\inst|fu|al16|l4|mu4|Mux9~0_combout )))) ) ) )

	.dataa(!\inst|fu|al16|a4|a|FA4|S~combout ),
	.datab(!\inst|fu|al16|l4|mu4|Mux9~0_combout ),
	.datac(!\inst1|WideOr1~1_combout ),
	.datad(!\inst|rf4|am4|Mux10~4_combout ),
	.datae(!\inst|fu|al16|a4|a|FA6|HA1|C~0_combout ),
	.dataf(!\inst|fu|al16|a4|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[6]~6 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[6]~6 .lut_mask = 64'h0353F3A353F3A303;
defparam \inst|fu|al16|m2|OU[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N9
cyclonev_lcell_comb \inst|m242|OU[6]~36 (
// Equation(s):
// \inst|m242|OU[6]~36_combout  = ( \inst|rf4|am4|Mux8~4_combout  & ( ((\inst1|WideOr3~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # (\inst|rf4|am4|Mux10~4_combout ) ) ) # ( 
// !\inst|rf4|am4|Mux8~4_combout  & ( (\inst|rf4|am4|Mux10~4_combout  & ((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\inst|rf4|am4|Mux10~4_combout ),
	.datac(!\inst1|WideOr3~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[6]~36 .extended_lut = "off";
defparam \inst|m242|OU[6]~36 .lut_mask = 64'h303330333F333F33;
defparam \inst|m242|OU[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N51
cyclonev_lcell_comb \inst|m242|OU[6]~37 (
// Equation(s):
// \inst|m242|OU[6]~37_combout  = ( \inst|m242|OU[6]~36_combout  & ( (!\inst1|Decoder1~1_combout  & (((\inst|fu|al16|m2|OU[6]~6_combout )) # (\inst1|Decoder0~0_combout ))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[6]~35_combout )))) ) ) # ( 
// !\inst|m242|OU[6]~36_combout  & ( (!\inst1|Decoder1~1_combout  & (!\inst1|Decoder0~0_combout  & ((\inst|fu|al16|m2|OU[6]~6_combout )))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[6]~35_combout )))) ) )

	.dataa(!\inst1|Decoder1~1_combout ),
	.datab(!\inst1|Decoder0~0_combout ),
	.datac(!\inst|m242|OU[6]~35_combout ),
	.datad(!\inst|fu|al16|m2|OU[6]~6_combout ),
	.datae(gnd),
	.dataf(!\inst|m242|OU[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[6]~37 .extended_lut = "off";
defparam \inst|m242|OU[6]~37 .lut_mask = 64'h058D058D27AF27AF;
defparam \inst|m242|OU[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \inst|rf4|S169|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N0
cyclonev_lcell_comb \inst|rf4|am4|Mux9~0 (
// Equation(s):
// \inst|rf4|am4|Mux9~0_combout  = ( \inst|rf4|S165|Q [6] & ( \inst|rf4|S161|Q [6] & ( (!\inst1|Selector0~0_combout ) # ((!\inst1|Selector1~0_combout  & (\inst|rf4|S169|Q [6])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S1613|Q [6])))) ) ) ) # ( 
// !\inst|rf4|S165|Q [6] & ( \inst|rf4|S161|Q [6] & ( (!\inst1|Selector0~0_combout  & (!\inst1|Selector1~0_combout )) # (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S169|Q [6])) # (\inst1|Selector1~0_combout  & 
// ((\inst|rf4|S1613|Q [6]))))) ) ) ) # ( \inst|rf4|S165|Q [6] & ( !\inst|rf4|S161|Q [6] & ( (!\inst1|Selector0~0_combout  & (\inst1|Selector1~0_combout )) # (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S169|Q [6])) # 
// (\inst1|Selector1~0_combout  & ((\inst|rf4|S1613|Q [6]))))) ) ) ) # ( !\inst|rf4|S165|Q [6] & ( !\inst|rf4|S161|Q [6] & ( (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S169|Q [6])) # (\inst1|Selector1~0_combout  & 
// ((\inst|rf4|S1613|Q [6]))))) ) ) )

	.dataa(!\inst1|Selector0~0_combout ),
	.datab(!\inst1|Selector1~0_combout ),
	.datac(!\inst|rf4|S169|Q [6]),
	.datad(!\inst|rf4|S1613|Q [6]),
	.datae(!\inst|rf4|S165|Q [6]),
	.dataf(!\inst|rf4|S161|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \inst|rf4|am4|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \inst|rf4|am4|Mux9~2 (
// Equation(s):
// \inst|rf4|am4|Mux9~2_combout  = ( \inst|rf4|S1615|Q [6] & ( \inst1|Selector1~0_combout  & ( (\inst1|Selector0~0_combout ) # (\inst|rf4|S167|Q [6]) ) ) ) # ( !\inst|rf4|S1615|Q [6] & ( \inst1|Selector1~0_combout  & ( (\inst|rf4|S167|Q [6] & 
// !\inst1|Selector0~0_combout ) ) ) ) # ( \inst|rf4|S1615|Q [6] & ( !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S163|Q [6])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1611|Q [6]))) ) ) ) # ( !\inst|rf4|S1615|Q [6] & ( 
// !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S163|Q [6])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1611|Q [6]))) ) ) )

	.dataa(!\inst|rf4|S167|Q [6]),
	.datab(!\inst|rf4|S163|Q [6]),
	.datac(!\inst|rf4|S1611|Q [6]),
	.datad(!\inst1|Selector0~0_combout ),
	.datae(!\inst|rf4|S1615|Q [6]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~2 .lut_mask = 64'h330F330F550055FF;
defparam \inst|rf4|am4|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N6
cyclonev_lcell_comb \inst|rf4|am4|Mux9~3 (
// Equation(s):
// \inst|rf4|am4|Mux9~3_combout  = ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [6] & ( (!\inst1|Selector1~0_combout ) # (\inst|rf4|S1616|Q [6]) ) ) ) # ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [6] & ( (!\inst1|Selector1~0_combout  & 
// ((\inst|rf4|S164|Q [6]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S168|Q [6])) ) ) ) # ( \inst1|Selector0~0_combout  & ( !\inst|rf4|S1612|Q [6] & ( (\inst|rf4|S1616|Q [6] & \inst1|Selector1~0_combout ) ) ) ) # ( !\inst1|Selector0~0_combout  & ( 
// !\inst|rf4|S1612|Q [6] & ( (!\inst1|Selector1~0_combout  & ((\inst|rf4|S164|Q [6]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S168|Q [6])) ) ) )

	.dataa(!\inst|rf4|S1616|Q [6]),
	.datab(!\inst|rf4|S168|Q [6]),
	.datac(!\inst1|Selector1~0_combout ),
	.datad(!\inst|rf4|S164|Q [6]),
	.datae(!\inst1|Selector0~0_combout ),
	.dataf(!\inst|rf4|S1612|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~3 .lut_mask = 64'h03F3050503F3F5F5;
defparam \inst|rf4|am4|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N18
cyclonev_lcell_comb \inst|rf4|am4|Mux9~1 (
// Equation(s):
// \inst|rf4|am4|Mux9~1_combout  = ( \inst|rf4|S166|Q [6] & ( \inst|rf4|S162|Q [6] & ( (!\inst1|Selector0~0_combout ) # ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S1610|Q [6]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S1614|Q [6]))) ) ) ) # ( 
// !\inst|rf4|S166|Q [6] & ( \inst|rf4|S162|Q [6] & ( (!\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout ) # (\inst|rf4|S1610|Q [6])))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S1614|Q [6] & (\inst1|Selector0~0_combout ))) ) ) ) # ( 
// \inst|rf4|S166|Q [6] & ( !\inst|rf4|S162|Q [6] & ( (!\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout  & \inst|rf4|S1610|Q [6])))) # (\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout )) # (\inst|rf4|S1614|Q [6]))) ) ) ) # ( 
// !\inst|rf4|S166|Q [6] & ( !\inst|rf4|S162|Q [6] & ( (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S1610|Q [6]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S1614|Q [6])))) ) ) )

	.dataa(!\inst|rf4|S1614|Q [6]),
	.datab(!\inst1|Selector1~0_combout ),
	.datac(!\inst1|Selector0~0_combout ),
	.datad(!\inst|rf4|S1610|Q [6]),
	.datae(!\inst|rf4|S166|Q [6]),
	.dataf(!\inst|rf4|S162|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \inst|rf4|am4|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N54
cyclonev_lcell_comb \inst|rf4|am4|Mux9~4 (
// Equation(s):
// \inst|rf4|am4|Mux9~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux9~1_combout  & ( (!\inst1|Selector2~0_combout ) # (\inst|rf4|am4|Mux9~3_combout ) ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux9~1_combout  & ( 
// (!\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux9~0_combout )) # (\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux9~2_combout ))) ) ) ) # ( \inst1|Selector3~0_combout  & ( !\inst|rf4|am4|Mux9~1_combout  & ( (\inst1|Selector2~0_combout  & 
// \inst|rf4|am4|Mux9~3_combout ) ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst|rf4|am4|Mux9~1_combout  & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux9~0_combout )) # (\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux9~2_combout ))) ) ) )

	.dataa(!\inst|rf4|am4|Mux9~0_combout ),
	.datab(!\inst|rf4|am4|Mux9~2_combout ),
	.datac(!\inst1|Selector2~0_combout ),
	.datad(!\inst|rf4|am4|Mux9~3_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst|rf4|am4|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~4 .lut_mask = 64'h5353000F5353F0FF;
defparam \inst|rf4|am4|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y4_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~48_combout ,\inst|m241|OU[3]~97_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y8_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[3]~97_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y7_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[3]~97_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y5_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[3]~97_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y8_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[3]~97_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \inst|m242|OU[3]~23 (
// Equation(s):
// \inst|m242|OU[3]~23_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) ) ) ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) 
// ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout )) ) 
// ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[3]~23 .extended_lut = "off";
defparam \inst|m242|OU[3]~23 .lut_mask = 64'h0F5533000F5533FF;
defparam \inst|m242|OU[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \inst|m242|OU[3]~24 (
// Equation(s):
// \inst|m242|OU[3]~24_combout  = ( \inst|m242|OU[15]~0_combout  & ( \inst|m242|OU[3]~23_combout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ) ) ) ) # ( !\inst|m242|OU[15]~0_combout  & ( \inst|m242|OU[3]~23_combout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( 
// \inst|m242|OU[15]~0_combout  & ( !\inst|m242|OU[3]~23_combout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datad(gnd),
	.datae(!\inst|m242|OU[15]~0_combout ),
	.dataf(!\inst|m242|OU[3]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[3]~24 .extended_lut = "off";
defparam \inst|m242|OU[3]~24 .lut_mask = 64'h00000F0FAAAAAFAF;
defparam \inst|m242|OU[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux12~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux12~0_combout  = ( \inst|rf4|am4|Mux12~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[3]~97_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (((\inst|m241|OU[3]~97_combout )))) ) ) # ( !\inst|rf4|am4|Mux12~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst1|WideOr2~0_combout  & (\inst1|WideOr3~0_combout  & \inst|m241|OU[3]~97_combout )) # (\inst1|WideOr2~0_combout  & ((\inst|m241|OU[3]~97_combout ) # 
// (\inst1|WideOr3~0_combout ))))) ) )

	.dataa(!\inst1|WideOr2~0_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst|m241|OU[3]~97_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux12~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux12~0 .lut_mask = 64'h1070107060AF60AF;
defparam \inst|fu|al16|l4|mu4|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N45
cyclonev_lcell_comb \inst|m242|OU[3]~25 (
// Equation(s):
// \inst|m242|OU[3]~25_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( \inst|rf4|am4|Mux13~4_combout  ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( (!\inst1|WideOr3~0_combout  & (\inst|rf4|am4|Mux13~4_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|rf4|am4|Mux11~4_combout ))) ) )

	.dataa(!\inst|rf4|am4|Mux13~4_combout ),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux11~4_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[3]~25 .extended_lut = "off";
defparam \inst|m242|OU[3]~25 .lut_mask = 64'h550F550F55555555;
defparam \inst|m242|OU[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N27
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA3|HA2|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA3|HA2|C~0_combout  = ( \inst|rf4|am4|Mux12~4_combout  & ( !\inst|fu|al16|a4|Add0~33_sumout  $ (((!\inst|fu|al16|a4|Add0~29_sumout  & (\inst|fu|al16|a4|a|FA1|S~combout  & \inst|rf4|am4|Mux13~4_combout )) # 
// (\inst|fu|al16|a4|Add0~29_sumout  & ((\inst|rf4|am4|Mux13~4_combout ) # (\inst|fu|al16|a4|a|FA1|S~combout ))))) ) ) # ( !\inst|rf4|am4|Mux12~4_combout  & ( !\inst|fu|al16|a4|Add0~33_sumout  $ (((!\inst|fu|al16|a4|Add0~29_sumout  & 
// ((!\inst|fu|al16|a4|a|FA1|S~combout ) # (!\inst|rf4|am4|Mux13~4_combout ))) # (\inst|fu|al16|a4|Add0~29_sumout  & (!\inst|fu|al16|a4|a|FA1|S~combout  & !\inst|rf4|am4|Mux13~4_combout )))) ) )

	.dataa(!\inst|fu|al16|a4|Add0~29_sumout ),
	.datab(!\inst|fu|al16|a4|a|FA1|S~combout ),
	.datac(!\inst|rf4|am4|Mux13~4_combout ),
	.datad(!\inst|fu|al16|a4|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA3|HA2|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA3|HA2|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA3|HA2|C~0 .lut_mask = 64'h17E817E8E817E817;
defparam \inst|fu|al16|a4|a|FA3|HA2|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N30
cyclonev_lcell_comb \inst|m242|OU[3]~65 (
// Equation(s):
// \inst|m242|OU[3]~65_combout  = ( !\inst1|WideOr1~1_combout  & ( (!\inst1|Decoder1~1_combout  & (((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|a4|a|FA3|HA2|C~0_combout )) # (\inst1|Decoder0~0_combout  & ((\inst|m242|OU[3]~25_combout )))))) # 
// (\inst1|Decoder1~1_combout  & (\inst|m242|OU[3]~24_combout )) ) ) # ( \inst1|WideOr1~1_combout  & ( (!\inst1|Decoder1~1_combout  & (((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|l4|mu4|Mux12~0_combout )) # (\inst1|Decoder0~0_combout  & 
// ((\inst|m242|OU[3]~25_combout )))))) # (\inst1|Decoder1~1_combout  & (\inst|m242|OU[3]~24_combout )) ) )

	.dataa(!\inst1|Decoder1~1_combout ),
	.datab(!\inst|m242|OU[3]~24_combout ),
	.datac(!\inst|fu|al16|l4|mu4|Mux12~0_combout ),
	.datad(!\inst|m242|OU[3]~25_combout ),
	.datae(!\inst1|WideOr1~1_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(!\inst|fu|al16|a4|a|FA3|HA2|C~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[3]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[3]~65 .extended_lut = "on";
defparam \inst|m242|OU[3]~65 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \inst|m242|OU[3]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N33
cyclonev_lcell_comb \inst|rf4|S1615|Q[3]~feeder (
// Equation(s):
// \inst|rf4|S1615|Q[3]~feeder_combout  = ( \inst|m242|OU[3]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[3]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1615|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1615|Q[3]~feeder .extended_lut = "off";
defparam \inst|rf4|S1615|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1615|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N34
dffeas \inst|rf4|S1615|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1615|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N20
dffeas \inst|rf4|S1616|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N8
dffeas \inst|rf4|S1613|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N50
dffeas \inst|rf4|S1614|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N48
cyclonev_lcell_comb \inst|m241|OU[3]~40 (
// Equation(s):
// \inst|m241|OU[3]~40_combout  = ( \inst|rf4|S1614|Q [3] & ( \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S1615|Q [3])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1616|Q [3]))) ) ) ) # ( !\inst|rf4|S1614|Q [3] & ( 
// \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S1615|Q [3])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1616|Q [3]))) ) ) ) # ( \inst|rf4|S1614|Q [3] & ( !\inst1|Selector6~0_combout  & ( (\inst|rf4|S1613|Q [3]) # 
// (\inst1|Selector7~2_combout ) ) ) ) # ( !\inst|rf4|S1614|Q [3] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & \inst|rf4|S1613|Q [3]) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst|rf4|S1615|Q [3]),
	.datac(!\inst|rf4|S1616|Q [3]),
	.datad(!\inst|rf4|S1613|Q [3]),
	.datae(!\inst|rf4|S1614|Q [3]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~40 .extended_lut = "off";
defparam \inst|m241|OU[3]~40 .lut_mask = 64'h00AA55FF27272727;
defparam \inst|m241|OU[3]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N59
dffeas \inst|rf4|S165|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N37
dffeas \inst|rf4|S166|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N34
dffeas \inst|rf4|S167|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N25
dffeas \inst|rf4|S168|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N24
cyclonev_lcell_comb \inst|m241|OU[3]~38 (
// Equation(s):
// \inst|m241|OU[3]~38_combout  = ( \inst|rf4|S168|Q [3] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S166|Q [3]) # (\inst1|Selector6~0_combout ) ) ) ) # ( !\inst|rf4|S168|Q [3] & ( \inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & 
// \inst|rf4|S166|Q [3]) ) ) ) # ( \inst|rf4|S168|Q [3] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S165|Q [3])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [3]))) ) ) ) # ( !\inst|rf4|S168|Q [3] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S165|Q [3])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [3]))) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst|rf4|S165|Q [3]),
	.datac(!\inst|rf4|S166|Q [3]),
	.datad(!\inst|rf4|S167|Q [3]),
	.datae(!\inst|rf4|S168|Q [3]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~38 .extended_lut = "off";
defparam \inst|m241|OU[3]~38 .lut_mask = 64'h227722770A0A5F5F;
defparam \inst|m241|OU[3]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y22_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0000555533330F0F;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h444444444C4C7F7F;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \inst|rf4|S169|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N8
dffeas \inst|rf4|S1611|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \inst|rf4|S1612|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N44
dffeas \inst|rf4|S1610|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N24
cyclonev_lcell_comb \inst|m241|OU[3]~41 (
// Equation(s):
// \inst|m241|OU[3]~41_combout  = ( \inst|rf4|S1612|Q [3] & ( \inst|rf4|S1610|Q [3] & ( ((!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [3])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [3])))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [3] & ( \inst|rf4|S1610|Q [3] & ( (!\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout )) # (\inst|rf4|S169|Q [3]))) # (\inst1|Selector6~0_combout  & (((!\inst1|Selector7~2_combout  & \inst|rf4|S1611|Q [3])))) ) ) ) # ( 
// \inst|rf4|S1612|Q [3] & ( !\inst|rf4|S1610|Q [3] & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [3] & (!\inst1|Selector7~2_combout ))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S1611|Q [3]) # (\inst1|Selector7~2_combout )))) ) ) ) # ( 
// !\inst|rf4|S1612|Q [3] & ( !\inst|rf4|S1610|Q [3] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [3])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [3]))))) ) ) )

	.dataa(!\inst|rf4|S169|Q [3]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S1611|Q [3]),
	.datae(!\inst|rf4|S1612|Q [3]),
	.dataf(!\inst|rf4|S1610|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~41 .extended_lut = "off";
defparam \inst|m241|OU[3]~41 .lut_mask = 64'h407043734C7C4F7F;
defparam \inst|m241|OU[3]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N9
cyclonev_lcell_comb \inst|m241|OU[3]~42 (
// Equation(s):
// \inst|m241|OU[3]~42_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  & ( \inst|m241|OU[3]~41_combout  & ( \inst|m241|OU[11]~7_combout  ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  & ( \inst|m241|OU[3]~41_combout  & ( (!\inst|m241|OU[11]~6_combout  & \inst|m241|OU[11]~7_combout ) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  & ( !\inst|m241|OU[3]~41_combout  & ( (\inst|m241|OU[11]~6_combout  & \inst|m241|OU[11]~7_combout ) ) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[11]~7_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.dataf(!\inst|m241|OU[3]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~42 .extended_lut = "off";
defparam \inst|m241|OU[3]~42 .lut_mask = 64'h000005050A0A0F0F;
defparam \inst|m241|OU[3]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \inst|rf4|S163|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N45
cyclonev_lcell_comb \inst|rf4|S161|Q[3]~feeder (
// Equation(s):
// \inst|rf4|S161|Q[3]~feeder_combout  = ( \inst|m242|OU[3]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[3]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S161|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S161|Q[3]~feeder .extended_lut = "off";
defparam \inst|rf4|S161|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S161|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N47
dffeas \inst|rf4|S161|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S161|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N22
dffeas \inst|rf4|S162|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N50
dffeas \inst|rf4|S164|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[3]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N48
cyclonev_lcell_comb \inst|m241|OU[3]~39 (
// Equation(s):
// \inst|m241|OU[3]~39_combout  = ( \inst|rf4|S164|Q [3] & ( \inst1|Selector6~0_combout  & ( (\inst1|Selector7~2_combout ) # (\inst|rf4|S163|Q [3]) ) ) ) # ( !\inst|rf4|S164|Q [3] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S163|Q [3] & 
// !\inst1|Selector7~2_combout ) ) ) ) # ( \inst|rf4|S164|Q [3] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [3])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [3]))) ) ) ) # ( !\inst|rf4|S164|Q [3] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [3])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [3]))) ) ) )

	.dataa(!\inst|rf4|S163|Q [3]),
	.datab(!\inst|rf4|S161|Q [3]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S162|Q [3]),
	.datae(!\inst|rf4|S164|Q [3]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~39 .extended_lut = "off";
defparam \inst|m241|OU[3]~39 .lut_mask = 64'h303F303F50505F5F;
defparam \inst|m241|OU[3]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N0
cyclonev_lcell_comb \inst|m241|OU[3]~97 (
// Equation(s):
// \inst|m241|OU[3]~97_combout  = ( !\inst1|Selector5~0_combout  & ( ((\inst|m241|OU[0]~3_combout  & ((!\inst1|Selector4~0_combout  & ((\inst|m241|OU[3]~39_combout ))) # (\inst1|Selector4~0_combout  & (\inst|m241|OU[3]~40_combout ))))) # 
// (\inst|m241|OU[3]~42_combout ) ) ) # ( \inst1|Selector5~0_combout  & ( ((\inst|m241|OU[0]~3_combout  & ((!\inst1|Selector4~0_combout  & ((\inst|m241|OU[3]~38_combout ))) # (\inst1|Selector4~0_combout  & (\inst|m241|OU[3]~40_combout ))))) # 
// (\inst|m241|OU[3]~42_combout ) ) )

	.dataa(!\inst|m241|OU[3]~40_combout ),
	.datab(!\inst|m241|OU[0]~3_combout ),
	.datac(!\inst|m241|OU[3]~38_combout ),
	.datad(!\inst1|Selector4~0_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(!\inst|m241|OU[3]~42_combout ),
	.datag(!\inst|m241|OU[3]~39_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~97 .extended_lut = "on";
defparam \inst|m241|OU[3]~97 .lut_mask = 64'h03110311FFFFFFFF;
defparam \inst|m241|OU[3]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA5|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA5|HA1|C~0_combout  = ( !\inst|rf4|am4|Mux10~4_combout  & ( \inst|fu|al16|a4|Add0~17_sumout  ) ) # ( \inst|rf4|am4|Mux10~4_combout  & ( !\inst|fu|al16|a4|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|rf4|am4|Mux10~4_combout ),
	.dataf(!\inst|fu|al16|a4|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA5|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA5|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA5|HA1|C~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \inst|fu|al16|a4|a|FA5|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux10~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux10~0_combout  = ( \inst1|WideOr3~0_combout  & ( \inst|rf4|am4|Mux10~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst1|WideOr2~0_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((\inst|m241|OU[5]~54_combout ))) ) ) ) # ( !\inst1|WideOr3~0_combout  & ( \inst|rf4|am4|Mux10~4_combout  & ( !\inst|m241|OU[5]~54_combout  $ 
// (((!\inst1|WideOr2~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) ) ) # ( \inst1|WideOr3~0_combout  & ( !\inst|rf4|am4|Mux10~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((\inst|m241|OU[5]~54_combout ) # (\inst1|WideOr2~0_combout ))) ) ) ) # ( !\inst1|WideOr3~0_combout  & ( !\inst|rf4|am4|Mux10~4_combout  & ( 
// (\inst1|WideOr2~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst|m241|OU[5]~54_combout )) ) ) )

	.dataa(!\inst1|WideOr2~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst|m241|OU[5]~54_combout ),
	.datad(gnd),
	.datae(!\inst1|WideOr3~0_combout ),
	.dataf(!\inst|rf4|am4|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux10~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux10~0 .lut_mask = 64'h04044C4C4B4B8B8B;
defparam \inst|fu|al16|l4|mu4|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N54
cyclonev_lcell_comb \inst|fu|al16|m2|OU[5]~5 (
// Equation(s):
// \inst|fu|al16|m2|OU[5]~5_combout  = ( \inst|rf4|am4|Mux11~4_combout  & ( \inst|fu|al16|a4|a|FA3|S~combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA5|HA1|C~0_combout )) # (\inst1|WideOr1~1_combout  & ((\inst|fu|al16|l4|mu4|Mux10~0_combout 
// ))) ) ) ) # ( !\inst|rf4|am4|Mux11~4_combout  & ( \inst|fu|al16|a4|a|FA3|S~combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|Add0~37_sumout  $ ((!\inst|fu|al16|a4|a|FA5|HA1|C~0_combout )))) # (\inst1|WideOr1~1_combout  & 
// (((\inst|fu|al16|l4|mu4|Mux10~0_combout )))) ) ) ) # ( \inst|rf4|am4|Mux11~4_combout  & ( !\inst|fu|al16|a4|a|FA3|S~combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|Add0~37_sumout  $ ((!\inst|fu|al16|a4|a|FA5|HA1|C~0_combout )))) # 
// (\inst1|WideOr1~1_combout  & (((\inst|fu|al16|l4|mu4|Mux10~0_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux11~4_combout  & ( !\inst|fu|al16|a4|a|FA3|S~combout  & ( (!\inst1|WideOr1~1_combout  & (\inst|fu|al16|a4|a|FA5|HA1|C~0_combout )) # 
// (\inst1|WideOr1~1_combout  & ((\inst|fu|al16|l4|mu4|Mux10~0_combout ))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~37_sumout ),
	.datab(!\inst|fu|al16|a4|a|FA5|HA1|C~0_combout ),
	.datac(!\inst|fu|al16|l4|mu4|Mux10~0_combout ),
	.datad(!\inst1|WideOr1~1_combout ),
	.datae(!\inst|rf4|am4|Mux11~4_combout ),
	.dataf(!\inst|fu|al16|a4|a|FA3|S~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[5]~5 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[5]~5 .lut_mask = 64'h330F660F660FCC0F;
defparam \inst|fu|al16|m2|OU[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \inst|m242|OU[5]~32 (
// Equation(s):
// \inst|m242|OU[5]~32_combout  = ( \inst|rf4|am4|Mux11~4_combout  & ( ((!\inst1|WideOr3~0_combout ) # (\inst|rf4|am4|Mux9~4_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ) ) ) # ( 
// !\inst|rf4|am4|Mux11~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst1|WideOr3~0_combout  & \inst|rf4|am4|Mux9~4_combout )) ) )

	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst1|WideOr3~0_combout ),
	.datad(!\inst|rf4|am4|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[5]~32 .extended_lut = "off";
defparam \inst|m242|OU[5]~32 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \inst|m242|OU[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N30
cyclonev_lcell_comb \inst|m242|OU[5]~30 (
// Equation(s):
// \inst|m242|OU[5]~30_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )))) ) ) ) # ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )))) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[5]~30 .extended_lut = "off";
defparam \inst|m242|OU[5]~30 .lut_mask = 64'h02520757A2F2A7F7;
defparam \inst|m242|OU[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N33
cyclonev_lcell_comb \inst|m242|OU[5]~31 (
// Equation(s):
// \inst|m242|OU[5]~31_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & \inst|m242|OU[15]~0_combout ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & \inst|m242|OU[15]~0_combout )) # (\inst|m242|OU[5]~30_combout ) ) )

	.dataa(!\inst|m242|OU[5]~30_combout ),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.datad(!\inst|m242|OU[15]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[5]~31 .extended_lut = "off";
defparam \inst|m242|OU[5]~31 .lut_mask = 64'h555F555F000F000F;
defparam \inst|m242|OU[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N48
cyclonev_lcell_comb \inst|m242|OU[5]~33 (
// Equation(s):
// \inst|m242|OU[5]~33_combout  = ( \inst|m242|OU[5]~31_combout  & ( ((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|m2|OU[5]~5_combout )) # (\inst1|Decoder0~0_combout  & ((\inst|m242|OU[5]~32_combout )))) # (\inst1|Decoder1~1_combout ) ) ) # ( 
// !\inst|m242|OU[5]~31_combout  & ( (!\inst1|Decoder1~1_combout  & ((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|m2|OU[5]~5_combout )) # (\inst1|Decoder0~0_combout  & ((\inst|m242|OU[5]~32_combout ))))) ) )

	.dataa(!\inst1|Decoder1~1_combout ),
	.datab(!\inst1|Decoder0~0_combout ),
	.datac(!\inst|fu|al16|m2|OU[5]~5_combout ),
	.datad(!\inst|m242|OU[5]~32_combout ),
	.datae(gnd),
	.dataf(!\inst|m242|OU[5]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[5]~33 .extended_lut = "off";
defparam \inst|m242|OU[5]~33 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \inst|m242|OU[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N54
cyclonev_lcell_comb \inst|rf4|S1610|Q[5]~feeder (
// Equation(s):
// \inst|rf4|S1610|Q[5]~feeder_combout  = ( \inst|m242|OU[5]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1610|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1610|Q[5]~feeder .extended_lut = "off";
defparam \inst|rf4|S1610|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1610|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N56
dffeas \inst|rf4|S1610|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1610|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N48
cyclonev_lcell_comb \inst|rf4|am4|Mux10~2 (
// Equation(s):
// \inst|rf4|am4|Mux10~2_combout  = ( \inst|rf4|S1611|Q [5] & ( \inst1|Selector2~0_combout  & ( (!\inst1|Selector3~0_combout ) # (\inst|rf4|S1612|Q [5]) ) ) ) # ( !\inst|rf4|S1611|Q [5] & ( \inst1|Selector2~0_combout  & ( (\inst1|Selector3~0_combout  & 
// \inst|rf4|S1612|Q [5]) ) ) ) # ( \inst|rf4|S1611|Q [5] & ( !\inst1|Selector2~0_combout  & ( (!\inst1|Selector3~0_combout  & ((\inst|rf4|S169|Q [5]))) # (\inst1|Selector3~0_combout  & (\inst|rf4|S1610|Q [5])) ) ) ) # ( !\inst|rf4|S1611|Q [5] & ( 
// !\inst1|Selector2~0_combout  & ( (!\inst1|Selector3~0_combout  & ((\inst|rf4|S169|Q [5]))) # (\inst1|Selector3~0_combout  & (\inst|rf4|S1610|Q [5])) ) ) )

	.dataa(!\inst|rf4|S1610|Q [5]),
	.datab(!\inst1|Selector3~0_combout ),
	.datac(!\inst|rf4|S169|Q [5]),
	.datad(!\inst|rf4|S1612|Q [5]),
	.datae(!\inst|rf4|S1611|Q [5]),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~2 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \inst|rf4|am4|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N30
cyclonev_lcell_comb \inst|rf4|am4|Mux10~3 (
// Equation(s):
// \inst|rf4|am4|Mux10~3_combout  = ( \inst|rf4|S1615|Q [5] & ( \inst|rf4|S1613|Q [5] & ( (!\inst1|Selector3~0_combout ) # ((!\inst1|Selector2~0_combout  & (\inst|rf4|S1614|Q [5])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S1616|Q [5])))) ) ) ) # ( 
// !\inst|rf4|S1615|Q [5] & ( \inst|rf4|S1613|Q [5] & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # (\inst|rf4|S1614|Q [5]))) # (\inst1|Selector2~0_combout  & (((\inst|rf4|S1616|Q [5] & \inst1|Selector3~0_combout )))) ) ) ) # ( 
// \inst|rf4|S1615|Q [5] & ( !\inst|rf4|S1613|Q [5] & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|S1614|Q [5] & ((\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout ) # (\inst|rf4|S1616|Q [5])))) ) ) ) # ( 
// !\inst|rf4|S1615|Q [5] & ( !\inst|rf4|S1613|Q [5] & ( (\inst1|Selector3~0_combout  & ((!\inst1|Selector2~0_combout  & (\inst|rf4|S1614|Q [5])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S1616|Q [5]))))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S1614|Q [5]),
	.datac(!\inst|rf4|S1616|Q [5]),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S1615|Q [5]),
	.dataf(!\inst|rf4|S1613|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~3 .lut_mask = 64'h00275527AA27FF27;
defparam \inst|rf4|am4|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N48
cyclonev_lcell_comb \inst|rf4|am4|Mux10~1 (
// Equation(s):
// \inst|rf4|am4|Mux10~1_combout  = ( \inst|rf4|S166|Q [5] & ( \inst|rf4|S165|Q [5] & ( (!\inst1|Selector2~0_combout ) # ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S167|Q [5]))) # (\inst1|Selector3~0_combout  & (\inst|rf4|S168|Q [5]))) ) ) ) # ( 
// !\inst|rf4|S166|Q [5] & ( \inst|rf4|S165|Q [5] & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S167|Q [5]))) # (\inst1|Selector3~0_combout  & 
// (\inst|rf4|S168|Q [5])))) ) ) ) # ( \inst|rf4|S166|Q [5] & ( !\inst|rf4|S165|Q [5] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S167|Q [5]))) # 
// (\inst1|Selector3~0_combout  & (\inst|rf4|S168|Q [5])))) ) ) ) # ( !\inst|rf4|S166|Q [5] & ( !\inst|rf4|S165|Q [5] & ( (\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S167|Q [5]))) # (\inst1|Selector3~0_combout  & 
// (\inst|rf4|S168|Q [5])))) ) ) )

	.dataa(!\inst|rf4|S168|Q [5]),
	.datab(!\inst1|Selector2~0_combout ),
	.datac(!\inst|rf4|S167|Q [5]),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S166|Q [5]),
	.dataf(!\inst|rf4|S165|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~1 .lut_mask = 64'h031103DDCF11CFDD;
defparam \inst|rf4|am4|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N54
cyclonev_lcell_comb \inst|rf4|am4|Mux10~0 (
// Equation(s):
// \inst|rf4|am4|Mux10~0_combout  = ( \inst|rf4|S162|Q [5] & ( \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout ) # (\inst|rf4|S164|Q [5]) ) ) ) # ( !\inst|rf4|S162|Q [5] & ( \inst1|Selector3~0_combout  & ( (\inst1|Selector2~0_combout  & 
// \inst|rf4|S164|Q [5]) ) ) ) # ( \inst|rf4|S162|Q [5] & ( !\inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|S161|Q [5])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S163|Q [5]))) ) ) ) # ( !\inst|rf4|S162|Q [5] & ( 
// !\inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|S161|Q [5])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S163|Q [5]))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S161|Q [5]),
	.datac(!\inst|rf4|S163|Q [5]),
	.datad(!\inst|rf4|S164|Q [5]),
	.datae(!\inst|rf4|S162|Q [5]),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~0 .lut_mask = 64'h272727270055AAFF;
defparam \inst|rf4|am4|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \inst|rf4|am4|Mux10~4 (
// Equation(s):
// \inst|rf4|am4|Mux10~4_combout  = ( \inst|rf4|am4|Mux10~1_combout  & ( \inst|rf4|am4|Mux10~0_combout  & ( (!\inst1|Selector0~0_combout ) # ((!\inst1|Selector1~0_combout  & (\inst|rf4|am4|Mux10~2_combout )) # (\inst1|Selector1~0_combout  & 
// ((\inst|rf4|am4|Mux10~3_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux10~1_combout  & ( \inst|rf4|am4|Mux10~0_combout  & ( (!\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout )) # (\inst|rf4|am4|Mux10~2_combout ))) # (\inst1|Selector1~0_combout  & 
// (((\inst|rf4|am4|Mux10~3_combout  & \inst1|Selector0~0_combout )))) ) ) ) # ( \inst|rf4|am4|Mux10~1_combout  & ( !\inst|rf4|am4|Mux10~0_combout  & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|am4|Mux10~2_combout  & ((\inst1|Selector0~0_combout )))) # 
// (\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout ) # (\inst|rf4|am4|Mux10~3_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux10~1_combout  & ( !\inst|rf4|am4|Mux10~0_combout  & ( (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & 
// (\inst|rf4|am4|Mux10~2_combout )) # (\inst1|Selector1~0_combout  & ((\inst|rf4|am4|Mux10~3_combout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux10~2_combout ),
	.datab(!\inst1|Selector1~0_combout ),
	.datac(!\inst|rf4|am4|Mux10~3_combout ),
	.datad(!\inst1|Selector0~0_combout ),
	.datae(!\inst|rf4|am4|Mux10~1_combout ),
	.dataf(!\inst|rf4|am4|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~4 .lut_mask = 64'h00473347CC47FF47;
defparam \inst|rf4|am4|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N57
cyclonev_lcell_comb \inst|m242|OU[4]~28 (
// Equation(s):
// \inst|m242|OU[4]~28_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst1|WideOr3~0_combout  & (\inst|rf4|am4|Mux12~4_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|rf4|am4|Mux10~4_combout 
// ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst|rf4|am4|Mux12~4_combout ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst|rf4|am4|Mux12~4_combout ),
	.datac(!\inst1|WideOr3~0_combout ),
	.datad(!\inst|rf4|am4|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[4]~28 .extended_lut = "off";
defparam \inst|m242|OU[4]~28 .lut_mask = 64'h313B313B313B313B;
defparam \inst|m242|OU[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux11~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux11~0_combout  = ( \inst|m241|OU[4]~48_combout  & ( (!\inst1|WideOr2~0_combout  & (((\inst1|WideOr3~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # 
// (\inst|rf4|am4|Mux11~4_combout ))) # (\inst1|WideOr2~0_combout  & ((!\inst|rf4|am4|Mux11~4_combout  $ (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )))) ) ) # ( !\inst|m241|OU[4]~48_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst1|WideOr2~0_combout  & (\inst1|WideOr3~0_combout  & \inst|rf4|am4|Mux11~4_combout )) # (\inst1|WideOr2~0_combout  & (!\inst1|WideOr3~0_combout  $ 
// (!\inst|rf4|am4|Mux11~4_combout ))))) ) )

	.dataa(!\inst1|WideOr2~0_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst|rf4|am4|Mux11~4_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[4]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux11~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux11~0 .lut_mask = 64'h160016007A0F7A0F;
defparam \inst|fu|al16|l4|mu4|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N48
cyclonev_lcell_comb \inst|fu|al16|m2|OU[4]~13 (
// Equation(s):
// \inst|fu|al16|m2|OU[4]~13_combout  = ( !\inst1|WideOr1~1_combout  & ( !\inst|fu|al16|a4|Add0~37_sumout  $ (!\inst|rf4|am4|Mux11~4_combout  $ (((!\inst|fu|al16|a4|Add0~33_sumout  & (\inst|fu|al16|a4|a|FA2|S~combout  & \inst|rf4|am4|Mux12~4_combout )) # 
// (\inst|fu|al16|a4|Add0~33_sumout  & ((\inst|rf4|am4|Mux12~4_combout ) # (\inst|fu|al16|a4|a|FA2|S~combout )))))) ) ) # ( \inst1|WideOr1~1_combout  & ( (((\inst|fu|al16|l4|mu4|Mux11~0_combout ))) ) )

	.dataa(!\inst|fu|al16|a4|Add0~37_sumout ),
	.datab(!\inst|rf4|am4|Mux11~4_combout ),
	.datac(!\inst|fu|al16|l4|mu4|Mux11~0_combout ),
	.datad(!\inst|fu|al16|a4|a|FA2|S~combout ),
	.datae(!\inst1|WideOr1~1_combout ),
	.dataf(!\inst|rf4|am4|Mux12~4_combout ),
	.datag(!\inst|fu|al16|a4|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[4]~13 .extended_lut = "on";
defparam \inst|fu|al16|m2|OU[4]~13 .lut_mask = 64'h66690F0F69990F0F;
defparam \inst|fu|al16|m2|OU[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y1_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~48_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y4_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~48_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y2_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~48_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y2_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~48_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \inst|m242|OU[4]~26 (
// Equation(s):
// \inst|m242|OU[4]~26_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[4]~26 .extended_lut = "off";
defparam \inst|m242|OU[4]~26 .lut_mask = 64'h05220577AF22AF77;
defparam \inst|m242|OU[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \inst|m242|OU[4]~27 (
// Equation(s):
// \inst|m242|OU[4]~27_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68  & \inst|m242|OU[15]~0_combout ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68  & \inst|m242|OU[15]~0_combout )) # (\inst|m242|OU[4]~26_combout ) ) )

	.dataa(!\inst|m242|OU[4]~26_combout ),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 ),
	.datad(!\inst|m242|OU[15]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[4]~27 .extended_lut = "off";
defparam \inst|m242|OU[4]~27 .lut_mask = 64'h555F555F000F000F;
defparam \inst|m242|OU[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N33
cyclonev_lcell_comb \inst|m242|OU[4]~29 (
// Equation(s):
// \inst|m242|OU[4]~29_combout  = ( \inst|m242|OU[4]~27_combout  & ( ((!\inst1|Decoder0~0_combout  & ((\inst|fu|al16|m2|OU[4]~13_combout ))) # (\inst1|Decoder0~0_combout  & (\inst|m242|OU[4]~28_combout ))) # (\inst1|Decoder1~1_combout ) ) ) # ( 
// !\inst|m242|OU[4]~27_combout  & ( (!\inst1|Decoder1~1_combout  & ((!\inst1|Decoder0~0_combout  & ((\inst|fu|al16|m2|OU[4]~13_combout ))) # (\inst1|Decoder0~0_combout  & (\inst|m242|OU[4]~28_combout )))) ) )

	.dataa(!\inst1|Decoder0~0_combout ),
	.datab(!\inst1|Decoder1~1_combout ),
	.datac(!\inst|m242|OU[4]~28_combout ),
	.datad(!\inst|fu|al16|m2|OU[4]~13_combout ),
	.datae(gnd),
	.dataf(!\inst|m242|OU[4]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[4]~29 .extended_lut = "off";
defparam \inst|m242|OU[4]~29 .lut_mask = 64'h048C048C37BF37BF;
defparam \inst|m242|OU[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N53
dffeas \inst|rf4|S169|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N30
cyclonev_lcell_comb \inst|rf4|am4|Mux11~0 (
// Equation(s):
// \inst|rf4|am4|Mux11~0_combout  = ( \inst|rf4|S165|Q [4] & ( \inst|rf4|S161|Q [4] & ( (!\inst1|Selector0~0_combout ) # ((!\inst1|Selector1~0_combout  & (\inst|rf4|S169|Q [4])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S1613|Q [4])))) ) ) ) # ( 
// !\inst|rf4|S165|Q [4] & ( \inst|rf4|S161|Q [4] & ( (!\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout )) # (\inst|rf4|S169|Q [4]))) # (\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout  & \inst|rf4|S1613|Q [4])))) ) ) ) # ( 
// \inst|rf4|S165|Q [4] & ( !\inst|rf4|S161|Q [4] & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|S169|Q [4] & (\inst1|Selector0~0_combout ))) # (\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout ) # (\inst|rf4|S1613|Q [4])))) ) ) ) # ( 
// !\inst|rf4|S165|Q [4] & ( !\inst|rf4|S161|Q [4] & ( (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S169|Q [4])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S1613|Q [4]))))) ) ) )

	.dataa(!\inst1|Selector1~0_combout ),
	.datab(!\inst|rf4|S169|Q [4]),
	.datac(!\inst1|Selector0~0_combout ),
	.datad(!\inst|rf4|S1613|Q [4]),
	.datae(!\inst|rf4|S165|Q [4]),
	.dataf(!\inst|rf4|S161|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \inst|rf4|am4|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N6
cyclonev_lcell_comb \inst|rf4|am4|Mux11~1 (
// Equation(s):
// \inst|rf4|am4|Mux11~1_combout  = ( \inst|rf4|S166|Q [4] & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout ) # (\inst|rf4|S1614|Q [4]) ) ) ) # ( !\inst|rf4|S166|Q [4] & ( \inst1|Selector1~0_combout  & ( (\inst|rf4|S1614|Q [4] & 
// \inst1|Selector0~0_combout ) ) ) ) # ( \inst|rf4|S166|Q [4] & ( !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S162|Q [4])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1610|Q [4]))) ) ) ) # ( !\inst|rf4|S166|Q [4] & ( 
// !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S162|Q [4])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1610|Q [4]))) ) ) )

	.dataa(!\inst|rf4|S162|Q [4]),
	.datab(!\inst|rf4|S1614|Q [4]),
	.datac(!\inst|rf4|S1610|Q [4]),
	.datad(!\inst1|Selector0~0_combout ),
	.datae(!\inst|rf4|S166|Q [4]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~1 .lut_mask = 64'h550F550F0033FF33;
defparam \inst|rf4|am4|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N48
cyclonev_lcell_comb \inst|rf4|am4|Mux11~2 (
// Equation(s):
// \inst|rf4|am4|Mux11~2_combout  = ( \inst|rf4|S167|Q [4] & ( \inst|rf4|S1611|Q [4] & ( (!\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout )) # (\inst|rf4|S163|Q [4]))) # (\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout ) # 
// (\inst|rf4|S1615|Q [4])))) ) ) ) # ( !\inst|rf4|S167|Q [4] & ( \inst|rf4|S1611|Q [4] & ( (!\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout )) # (\inst|rf4|S163|Q [4]))) # (\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout  & 
// \inst|rf4|S1615|Q [4])))) ) ) ) # ( \inst|rf4|S167|Q [4] & ( !\inst|rf4|S1611|Q [4] & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|S163|Q [4] & (!\inst1|Selector0~0_combout ))) # (\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout ) # 
// (\inst|rf4|S1615|Q [4])))) ) ) ) # ( !\inst|rf4|S167|Q [4] & ( !\inst|rf4|S1611|Q [4] & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|S163|Q [4] & (!\inst1|Selector0~0_combout ))) # (\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout  & 
// \inst|rf4|S1615|Q [4])))) ) ) )

	.dataa(!\inst1|Selector1~0_combout ),
	.datab(!\inst|rf4|S163|Q [4]),
	.datac(!\inst1|Selector0~0_combout ),
	.datad(!\inst|rf4|S1615|Q [4]),
	.datae(!\inst|rf4|S167|Q [4]),
	.dataf(!\inst|rf4|S1611|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \inst|rf4|am4|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N36
cyclonev_lcell_comb \inst|rf4|am4|Mux11~3 (
// Equation(s):
// \inst|rf4|am4|Mux11~3_combout  = ( \inst|rf4|S1612|Q [4] & ( \inst|rf4|S1616|Q [4] & ( ((!\inst1|Selector1~0_combout  & (\inst|rf4|S164|Q [4])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S168|Q [4])))) # (\inst1|Selector0~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [4] & ( \inst|rf4|S1616|Q [4] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S164|Q [4])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S168|Q [4]))))) # (\inst1|Selector0~0_combout  & 
// (((\inst1|Selector1~0_combout )))) ) ) ) # ( \inst|rf4|S1612|Q [4] & ( !\inst|rf4|S1616|Q [4] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S164|Q [4])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S168|Q [4]))))) # 
// (\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout )))) ) ) ) # ( !\inst|rf4|S1612|Q [4] & ( !\inst|rf4|S1616|Q [4] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S164|Q [4])) # (\inst1|Selector1~0_combout  & 
// ((\inst|rf4|S168|Q [4]))))) ) ) )

	.dataa(!\inst|rf4|S164|Q [4]),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst1|Selector1~0_combout ),
	.datad(!\inst|rf4|S168|Q [4]),
	.datae(!\inst|rf4|S1612|Q [4]),
	.dataf(!\inst|rf4|S1616|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~3 .lut_mask = 64'h404C707C434F737F;
defparam \inst|rf4|am4|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N39
cyclonev_lcell_comb \inst|rf4|am4|Mux11~4 (
// Equation(s):
// \inst|rf4|am4|Mux11~4_combout  = ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux11~3_combout  & ( (\inst|rf4|am4|Mux11~2_combout ) # (\inst1|Selector3~0_combout ) ) ) ) # ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux11~3_combout  & ( 
// (!\inst1|Selector3~0_combout  & (\inst|rf4|am4|Mux11~0_combout )) # (\inst1|Selector3~0_combout  & ((\inst|rf4|am4|Mux11~1_combout ))) ) ) ) # ( \inst1|Selector2~0_combout  & ( !\inst|rf4|am4|Mux11~3_combout  & ( (!\inst1|Selector3~0_combout  & 
// \inst|rf4|am4|Mux11~2_combout ) ) ) ) # ( !\inst1|Selector2~0_combout  & ( !\inst|rf4|am4|Mux11~3_combout  & ( (!\inst1|Selector3~0_combout  & (\inst|rf4|am4|Mux11~0_combout )) # (\inst1|Selector3~0_combout  & ((\inst|rf4|am4|Mux11~1_combout ))) ) ) )

	.dataa(!\inst1|Selector3~0_combout ),
	.datab(!\inst|rf4|am4|Mux11~0_combout ),
	.datac(!\inst|rf4|am4|Mux11~1_combout ),
	.datad(!\inst|rf4|am4|Mux11~2_combout ),
	.datae(!\inst1|Selector2~0_combout ),
	.dataf(!\inst|rf4|am4|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~4 .lut_mask = 64'h272700AA272755FF;
defparam \inst|rf4|am4|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N12
cyclonev_lcell_comb \inst|m242|OU[13]~8 (
// Equation(s):
// \inst|m242|OU[13]~8_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) 
// ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) 
// ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[13]~8 .extended_lut = "off";
defparam \inst|m242|OU[13]~8 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \inst|m242|OU[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N18
cyclonev_lcell_comb \inst|m242|OU[13]~9 (
// Equation(s):
// \inst|m242|OU[13]~9_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \inst|m242|OU[15]~0_combout  ) ) ) # ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst|m242|OU[15]~0_combout ) # (\inst|m242|OU[13]~8_combout ) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \inst|m242|OU[13]~8_combout  ) ) )

	.dataa(!\inst|m242|OU[13]~8_combout ),
	.datab(!\inst|m242|OU[15]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[13]~9 .extended_lut = "off";
defparam \inst|m242|OU[13]~9 .lut_mask = 64'h5555777700003333;
defparam \inst|m242|OU[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \inst|m242|OU[13]~10 (
// Equation(s):
// \inst|m242|OU[13]~10_combout  = ( \inst|rf4|am4|Mux1~4_combout  & ( ((\inst1|WideOr3~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # (\inst|rf4|am4|Mux3~4_combout ) ) ) # ( 
// !\inst|rf4|am4|Mux1~4_combout  & ( (\inst|rf4|am4|Mux3~4_combout  & ((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst|rf4|am4|Mux3~4_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[13]~10 .extended_lut = "off";
defparam \inst|m242|OU[13]~10 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \inst|m242|OU[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N45
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA11|HA1|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA11|HA1|S~combout  = (\inst|fu|al16|a4|Add0~9_sumout  & \inst|rf4|am4|Mux4~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|fu|al16|a4|Add0~9_sumout ),
	.datad(!\inst|rf4|am4|Mux4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA11|HA1|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA11|HA1|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA11|HA1|S .lut_mask = 64'h000F000F000F000F;
defparam \inst|fu|al16|a4|a|FA11|HA1|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~49 (
// Equation(s):
// \inst|fu|al16|a4|Add0~49_sumout  = SUM(( !\inst|m241|OU[8]~72_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~46  ))
// \inst|fu|al16|a4|Add0~50  = CARRY(( !\inst|m241|OU[8]~72_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~46  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[8]~72_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~49_sumout ),
	.cout(\inst|fu|al16|a4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~49 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~49 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N27
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~53 (
// Equation(s):
// \inst|fu|al16|a4|Add0~53_sumout  = SUM(( !\inst|m241|OU[9]~78_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~50  ))
// \inst|fu|al16|a4|Add0~54  = CARRY(( !\inst|m241|OU[9]~78_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~50  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[9]~78_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~53_sumout ),
	.cout(\inst|fu|al16|a4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~53 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~53 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~13 (
// Equation(s):
// \inst|fu|al16|a4|Add0~13_sumout  = SUM(( !\inst|m241|OU[10]~84_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~54  ))
// \inst|fu|al16|a4|Add0~14  = CARRY(( !\inst|m241|OU[10]~84_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~54  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[10]~84_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~13_sumout ),
	.cout(\inst|fu|al16|a4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~13 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~13 .lut_mask = 64'h0000FFFF000022DD;
defparam \inst|fu|al16|a4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N18
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA8|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA8|S~combout  = ( \inst|rf4|am4|Mux8~4_combout  & ( \inst|fu|al16|a4|a|FA6|HA2|S~0_combout  & ( (!\inst|fu|al16|a4|Add0~49_sumout  & !\inst|rf4|am4|Mux7~4_combout ) ) ) ) # ( !\inst|rf4|am4|Mux8~4_combout  & ( 
// \inst|fu|al16|a4|a|FA6|HA2|S~0_combout  & ( (!\inst|fu|al16|a4|Add0~49_sumout  & ((!\inst|fu|al16|a4|Add0~45_sumout ) # (!\inst|rf4|am4|Mux7~4_combout ))) # (\inst|fu|al16|a4|Add0~49_sumout  & (!\inst|fu|al16|a4|Add0~45_sumout  & 
// !\inst|rf4|am4|Mux7~4_combout )) ) ) ) # ( \inst|rf4|am4|Mux8~4_combout  & ( !\inst|fu|al16|a4|a|FA6|HA2|S~0_combout  & ( (!\inst|fu|al16|a4|Add0~49_sumout  & ((!\inst|rf4|am4|Mux7~4_combout ) # ((!\inst|fu|al16|a4|a|FA6|HA1|S~0_combout  & 
// !\inst|fu|al16|a4|Add0~45_sumout )))) # (\inst|fu|al16|a4|Add0~49_sumout  & (!\inst|fu|al16|a4|a|FA6|HA1|S~0_combout  & (!\inst|fu|al16|a4|Add0~45_sumout  & !\inst|rf4|am4|Mux7~4_combout ))) ) ) ) # ( !\inst|rf4|am4|Mux8~4_combout  & ( 
// !\inst|fu|al16|a4|a|FA6|HA2|S~0_combout  & ( (!\inst|fu|al16|a4|Add0~49_sumout  & ((!\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ) # ((!\inst|fu|al16|a4|Add0~45_sumout ) # (!\inst|rf4|am4|Mux7~4_combout )))) # (\inst|fu|al16|a4|Add0~49_sumout  & 
// (!\inst|rf4|am4|Mux7~4_combout  & ((!\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ) # (!\inst|fu|al16|a4|Add0~45_sumout )))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~49_sumout ),
	.datab(!\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ),
	.datac(!\inst|fu|al16|a4|Add0~45_sumout ),
	.datad(!\inst|rf4|am4|Mux7~4_combout ),
	.datae(!\inst|rf4|am4|Mux8~4_combout ),
	.dataf(!\inst|fu|al16|a4|a|FA6|HA2|S~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA8|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA8|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA8|S .lut_mask = 64'hFEA8EA80FAA0AA00;
defparam \inst|fu|al16|a4|a|FA8|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA11|HA2|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA11|HA2|S~0_combout  = ( \inst|rf4|am4|Mux6~4_combout  & ( \inst|rf4|am4|Mux5~4_combout  & ( (\inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & (((!\inst|fu|al16|a4|a|FA8|S~combout ) # (\inst|fu|al16|a4|Add0~13_sumout )) # 
// (\inst|fu|al16|a4|Add0~53_sumout ))) ) ) ) # ( !\inst|rf4|am4|Mux6~4_combout  & ( \inst|rf4|am4|Mux5~4_combout  & ( (\inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & (((\inst|fu|al16|a4|Add0~53_sumout  & !\inst|fu|al16|a4|a|FA8|S~combout )) # 
// (\inst|fu|al16|a4|Add0~13_sumout ))) ) ) ) # ( \inst|rf4|am4|Mux6~4_combout  & ( !\inst|rf4|am4|Mux5~4_combout  & ( (\inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & (\inst|fu|al16|a4|Add0~13_sumout  & ((!\inst|fu|al16|a4|a|FA8|S~combout ) # 
// (\inst|fu|al16|a4|Add0~53_sumout )))) ) ) ) # ( !\inst|rf4|am4|Mux6~4_combout  & ( !\inst|rf4|am4|Mux5~4_combout  & ( (\inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & (\inst|fu|al16|a4|Add0~53_sumout  & (\inst|fu|al16|a4|Add0~13_sumout  & 
// !\inst|fu|al16|a4|a|FA8|S~combout ))) ) ) )

	.dataa(!\inst|fu|al16|a4|a|FA11|HA1|C~0_combout ),
	.datab(!\inst|fu|al16|a4|Add0~53_sumout ),
	.datac(!\inst|fu|al16|a4|Add0~13_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA8|S~combout ),
	.datae(!\inst|rf4|am4|Mux6~4_combout ),
	.dataf(!\inst|rf4|am4|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA11|HA2|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA11|HA2|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA11|HA2|S~0 .lut_mask = 64'h0100050115055515;
defparam \inst|fu|al16|a4|a|FA11|HA2|S~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N36
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~5 (
// Equation(s):
// \inst|fu|al16|a4|Add0~5_sumout  = SUM(( !\inst|m241|OU[12]~96_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~10  ))
// \inst|fu|al16|a4|Add0~6  = CARRY(( !\inst|m241|OU[12]~96_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~10  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst|m241|OU[12]~96_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~5_sumout ),
	.cout(\inst|fu|al16|a4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~5 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~5 .lut_mask = 64'h0000FFFF00002D2D;
defparam \inst|fu|al16|a4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~57 (
// Equation(s):
// \inst|fu|al16|a4|Add0~57_sumout  = SUM(( !\inst|m241|OU[13]~32_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~6  ))
// \inst|fu|al16|a4|Add0~58  = CARRY(( !\inst|m241|OU[13]~32_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~6  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst|m241|OU[13]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~57_sumout ),
	.cout(\inst|fu|al16|a4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~57 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~57 .lut_mask = 64'h0000FFFF00002D2D;
defparam \inst|fu|al16|a4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA13|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA13|HA1|C~0_combout  = ( \inst|fu|al16|a4|Add0~57_sumout  & ( !\inst|rf4|am4|Mux2~4_combout  ) ) # ( !\inst|fu|al16|a4|Add0~57_sumout  & ( \inst|rf4|am4|Mux2~4_combout  ) )

	.dataa(gnd),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA13|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA13|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA13|HA1|C~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \inst|fu|al16|a4|a|FA13|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \inst|fu|al16|m2|OU[13]~1 (
// Equation(s):
// \inst|fu|al16|m2|OU[13]~1_combout  = ( \inst|rf4|am4|Mux3~4_combout  & ( \inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( (!\inst|fu|al16|a4|Add0~5_sumout  & (!\inst|fu|al16|a4|a|FA11|HA1|S~combout  & (!\inst1|WideOr1~1_combout  & 
// !\inst|fu|al16|a4|a|FA11|HA2|S~0_combout ))) ) ) ) # ( !\inst|rf4|am4|Mux3~4_combout  & ( \inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|fu|al16|a4|Add0~5_sumout ) # ((!\inst|fu|al16|a4|a|FA11|HA1|S~combout  & 
// !\inst|fu|al16|a4|a|FA11|HA2|S~0_combout )))) ) ) ) # ( \inst|rf4|am4|Mux3~4_combout  & ( !\inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( (!\inst1|WideOr1~1_combout  & (((\inst|fu|al16|a4|a|FA11|HA2|S~0_combout ) # (\inst|fu|al16|a4|a|FA11|HA1|S~combout )) 
// # (\inst|fu|al16|a4|Add0~5_sumout ))) ) ) ) # ( !\inst|rf4|am4|Mux3~4_combout  & ( !\inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( (\inst|fu|al16|a4|Add0~5_sumout  & (!\inst1|WideOr1~1_combout  & ((\inst|fu|al16|a4|a|FA11|HA2|S~0_combout ) # 
// (\inst|fu|al16|a4|a|FA11|HA1|S~combout )))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~5_sumout ),
	.datab(!\inst|fu|al16|a4|a|FA11|HA1|S~combout ),
	.datac(!\inst1|WideOr1~1_combout ),
	.datad(!\inst|fu|al16|a4|a|FA11|HA2|S~0_combout ),
	.datae(!\inst|rf4|am4|Mux3~4_combout ),
	.dataf(!\inst|fu|al16|a4|a|FA13|HA1|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[13]~1 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[13]~1 .lut_mask = 64'h105070F0E0A08000;
defparam \inst|fu|al16|m2|OU[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \inst|m242|OU[13]~11 (
// Equation(s):
// \inst|m242|OU[13]~11_combout  = ( \inst|fu|al16|m2|OU[13]~1_combout  & ( \inst1|Decoder0~0_combout  & ( (!\inst1|Decoder1~1_combout  & ((\inst|m242|OU[13]~10_combout ))) # (\inst1|Decoder1~1_combout  & (\inst|m242|OU[13]~9_combout )) ) ) ) # ( 
// !\inst|fu|al16|m2|OU[13]~1_combout  & ( \inst1|Decoder0~0_combout  & ( (!\inst1|Decoder1~1_combout  & ((\inst|m242|OU[13]~10_combout ))) # (\inst1|Decoder1~1_combout  & (\inst|m242|OU[13]~9_combout )) ) ) ) # ( \inst|fu|al16|m2|OU[13]~1_combout  & ( 
// !\inst1|Decoder0~0_combout  & ( (!\inst1|Decoder1~1_combout ) # (\inst|m242|OU[13]~9_combout ) ) ) ) # ( !\inst|fu|al16|m2|OU[13]~1_combout  & ( !\inst1|Decoder0~0_combout  & ( (!\inst1|Decoder1~1_combout  & (\inst|fu|al16|m2|OU[13]~17_combout )) # 
// (\inst1|Decoder1~1_combout  & ((\inst|m242|OU[13]~9_combout ))) ) ) )

	.dataa(!\inst|fu|al16|m2|OU[13]~17_combout ),
	.datab(!\inst1|Decoder1~1_combout ),
	.datac(!\inst|m242|OU[13]~9_combout ),
	.datad(!\inst|m242|OU[13]~10_combout ),
	.datae(!\inst|fu|al16|m2|OU[13]~1_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[13]~11 .extended_lut = "off";
defparam \inst|m242|OU[13]~11 .lut_mask = 64'h4747CFCF03CF03CF;
defparam \inst|m242|OU[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N36
cyclonev_lcell_comb \inst|rf4|S163|Q[13]~feeder (
// Equation(s):
// \inst|rf4|S163|Q[13]~feeder_combout  = ( \inst|m242|OU[13]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S163|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S163|Q[13]~feeder .extended_lut = "off";
defparam \inst|rf4|S163|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S163|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N37
dffeas \inst|rf4|S163|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S163|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N57
cyclonev_lcell_comb \inst|rf4|S162|Q[13]~feeder (
// Equation(s):
// \inst|rf4|S162|Q[13]~feeder_combout  = ( \inst|m242|OU[13]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S162|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S162|Q[13]~feeder .extended_lut = "off";
defparam \inst|rf4|S162|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S162|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N59
dffeas \inst|rf4|S162|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S162|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N14
dffeas \inst|rf4|S164|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N35
dffeas \inst|rf4|S161|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N12
cyclonev_lcell_comb \inst|m241|OU[13]~29 (
// Equation(s):
// \inst|m241|OU[13]~29_combout  = ( \inst|rf4|S164|Q [13] & ( \inst|rf4|S161|Q [13] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout )) # (\inst|rf4|S163|Q [13]))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # 
// (\inst|rf4|S162|Q [13])))) ) ) ) # ( !\inst|rf4|S164|Q [13] & ( \inst|rf4|S161|Q [13] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout )) # (\inst|rf4|S163|Q [13]))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S162|Q [13] & 
// !\inst1|Selector6~0_combout )))) ) ) ) # ( \inst|rf4|S164|Q [13] & ( !\inst|rf4|S161|Q [13] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S163|Q [13] & ((\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # 
// (\inst|rf4|S162|Q [13])))) ) ) ) # ( !\inst|rf4|S164|Q [13] & ( !\inst|rf4|S161|Q [13] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S163|Q [13] & ((\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S162|Q [13] & 
// !\inst1|Selector6~0_combout )))) ) ) )

	.dataa(!\inst|rf4|S163|Q [13]),
	.datab(!\inst|rf4|S162|Q [13]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S164|Q [13]),
	.dataf(!\inst|rf4|S161|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~29 .extended_lut = "off";
defparam \inst|m241|OU[13]~29 .lut_mask = 64'h0350035FF350F35F;
defparam \inst|m241|OU[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N2
dffeas \inst|rf4|S1615|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N15
cyclonev_lcell_comb \inst|rf4|S1613|Q[13]~feeder (
// Equation(s):
// \inst|rf4|S1613|Q[13]~feeder_combout  = ( \inst|m242|OU[13]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1613|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1613|Q[13]~feeder .extended_lut = "off";
defparam \inst|rf4|S1613|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1613|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \inst|rf4|S1613|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1613|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N21
cyclonev_lcell_comb \inst|rf4|S1614|Q[13]~feeder (
// Equation(s):
// \inst|rf4|S1614|Q[13]~feeder_combout  = ( \inst|m242|OU[13]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1614|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1614|Q[13]~feeder .extended_lut = "off";
defparam \inst|rf4|S1614|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1614|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \inst|rf4|S1614|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1614|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N8
dffeas \inst|rf4|S1616|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N6
cyclonev_lcell_comb \inst|m241|OU[13]~27 (
// Equation(s):
// \inst|m241|OU[13]~27_combout  = ( \inst|rf4|S1616|Q [13] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S1614|Q [13]) # (\inst1|Selector6~0_combout ) ) ) ) # ( !\inst|rf4|S1616|Q [13] & ( \inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & 
// \inst|rf4|S1614|Q [13]) ) ) ) # ( \inst|rf4|S1616|Q [13] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [13]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [13])) ) ) ) # ( !\inst|rf4|S1616|Q [13] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [13]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1615|Q [13])) ) ) )

	.dataa(!\inst|rf4|S1615|Q [13]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S1613|Q [13]),
	.datad(!\inst|rf4|S1614|Q [13]),
	.datae(!\inst|rf4|S1616|Q [13]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~27 .extended_lut = "off";
defparam \inst|m241|OU[13]~27 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \inst|m241|OU[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \inst|rf4|S165|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \inst|rf4|S167|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N47
dffeas \inst|rf4|S166|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N38
dffeas \inst|rf4|S168|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N36
cyclonev_lcell_comb \inst|m241|OU[13]~28 (
// Equation(s):
// \inst|m241|OU[13]~28_combout  = ( \inst|rf4|S168|Q [13] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S166|Q [13]) # (\inst1|Selector6~0_combout ) ) ) ) # ( !\inst|rf4|S168|Q [13] & ( \inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & 
// \inst|rf4|S166|Q [13]) ) ) ) # ( \inst|rf4|S168|Q [13] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S165|Q [13])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [13]))) ) ) ) # ( !\inst|rf4|S168|Q [13] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S165|Q [13])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [13]))) ) ) )

	.dataa(!\inst|rf4|S165|Q [13]),
	.datab(!\inst|rf4|S167|Q [13]),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S166|Q [13]),
	.datae(!\inst|rf4|S168|Q [13]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~28 .extended_lut = "off";
defparam \inst|m241|OU[13]~28 .lut_mask = 64'h5353535300F00FFF;
defparam \inst|m241|OU[13]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N9
cyclonev_lcell_comb \inst|m241|OU[13]~30 (
// Equation(s):
// \inst|m241|OU[13]~30_combout  = ( \inst1|Selector5~0_combout  & ( \inst|m241|OU[13]~28_combout  & ( (!\inst1|Selector4~0_combout ) # (\inst|m241|OU[13]~27_combout ) ) ) ) # ( !\inst1|Selector5~0_combout  & ( \inst|m241|OU[13]~28_combout  & ( 
// (!\inst1|Selector4~0_combout  & (\inst|m241|OU[13]~29_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[13]~27_combout ))) ) ) ) # ( \inst1|Selector5~0_combout  & ( !\inst|m241|OU[13]~28_combout  & ( (\inst1|Selector4~0_combout  & 
// \inst|m241|OU[13]~27_combout ) ) ) ) # ( !\inst1|Selector5~0_combout  & ( !\inst|m241|OU[13]~28_combout  & ( (!\inst1|Selector4~0_combout  & (\inst|m241|OU[13]~29_combout )) # (\inst1|Selector4~0_combout  & ((\inst|m241|OU[13]~27_combout ))) ) ) )

	.dataa(!\inst1|Selector4~0_combout ),
	.datab(!\inst|m241|OU[13]~29_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[13]~27_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(!\inst|m241|OU[13]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~30 .extended_lut = "off";
defparam \inst|m241|OU[13]~30 .lut_mask = 64'h227700552277AAFF;
defparam \inst|m241|OU[13]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y8_N12
cyclonev_lcell_comb \inst|rf4|S1610|Q[13]~feeder (
// Equation(s):
// \inst|rf4|S1610|Q[13]~feeder_combout  = ( \inst|m242|OU[13]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1610|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1610|Q[13]~feeder .extended_lut = "off";
defparam \inst|rf4|S1610|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1610|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y8_N14
dffeas \inst|rf4|S1610|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1610|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y8_N42
cyclonev_lcell_comb \inst|rf4|S169|Q[13]~feeder (
// Equation(s):
// \inst|rf4|S169|Q[13]~feeder_combout  = ( \inst|m242|OU[13]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S169|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S169|Q[13]~feeder .extended_lut = "off";
defparam \inst|rf4|S169|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S169|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y8_N44
dffeas \inst|rf4|S169|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S169|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N20
dffeas \inst|rf4|S1612|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N41
dffeas \inst|rf4|S1611|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N18
cyclonev_lcell_comb \inst|m241|OU[13]~31 (
// Equation(s):
// \inst|m241|OU[13]~31_combout  = ( \inst|rf4|S1612|Q [13] & ( \inst|rf4|S1611|Q [13] & ( ((!\inst1|Selector7~2_combout  & ((\inst|rf4|S169|Q [13]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1610|Q [13]))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [13] & ( \inst|rf4|S1611|Q [13] & ( (!\inst1|Selector7~2_combout  & (((\inst|rf4|S169|Q [13]) # (\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1610|Q [13] & (!\inst1|Selector6~0_combout ))) ) ) ) # ( 
// \inst|rf4|S1612|Q [13] & ( !\inst|rf4|S1611|Q [13] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout  & \inst|rf4|S169|Q [13])))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # (\inst|rf4|S1610|Q [13]))) ) ) ) # ( 
// !\inst|rf4|S1612|Q [13] & ( !\inst|rf4|S1611|Q [13] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & ((\inst|rf4|S169|Q [13]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1610|Q [13])))) ) ) )

	.dataa(!\inst|rf4|S1610|Q [13]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S169|Q [13]),
	.datae(!\inst|rf4|S1612|Q [13]),
	.dataf(!\inst|rf4|S1611|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~31 .extended_lut = "off";
defparam \inst|m241|OU[13]~31 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \inst|m241|OU[13]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N3
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout 
//  & ( ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h202070702F2F7F7F;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout ))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h0F0F3300550F0000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N24
cyclonev_lcell_comb \inst|m241|OU[13]~32 (
// Equation(s):
// \inst|m241|OU[13]~32_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  & ( (!\inst|m241|OU[11]~6_combout  & (\inst|m241|OU[11]~7_combout  & ((\inst|m241|OU[13]~31_combout )))) # 
// (\inst|m241|OU[11]~6_combout  & (((\inst|m241|OU[13]~30_combout )) # (\inst|m241|OU[11]~7_combout ))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  & ( (!\inst|m241|OU[11]~6_combout  & 
// (\inst|m241|OU[11]~7_combout  & ((\inst|m241|OU[13]~31_combout )))) # (\inst|m241|OU[11]~6_combout  & (!\inst|m241|OU[11]~7_combout  & (\inst|m241|OU[13]~30_combout ))) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst|m241|OU[13]~30_combout ),
	.datad(!\inst|m241|OU[13]~31_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~32 .extended_lut = "off";
defparam \inst|m241|OU[13]~32 .lut_mask = 64'h0426042615371537;
defparam \inst|m241|OU[13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y5_N33
cyclonev_lcell_comb \inst|m242|OU[14]~4 (
// Equation(s):
// \inst|m242|OU[14]~4_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout 
// )))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout )))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout 
// )))) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[14]~4 .extended_lut = "off";
defparam \inst|m242|OU[14]~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \inst|m242|OU[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N27
cyclonev_lcell_comb \inst|m242|OU[14]~5 (
// Equation(s):
// \inst|m242|OU[14]~5_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78  & ( \inst|m242|OU[14]~4_combout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst|m242|OU[15]~0_combout ) ) ) 
// ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78  & ( \inst|m242|OU[14]~4_combout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78  & ( !\inst|m242|OU[14]~4_combout  & ( \inst|m242|OU[15]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\inst|m242|OU[15]~0_combout ),
	.datad(gnd),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 ),
	.dataf(!\inst|m242|OU[14]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[14]~5 .extended_lut = "off";
defparam \inst|m242|OU[14]~5 .lut_mask = 64'h00000F0FCCCCCFCF;
defparam \inst|m242|OU[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N21
cyclonev_lcell_comb \inst|m242|OU[14]~6 (
// Equation(s):
// \inst|m242|OU[14]~6_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( \inst|rf4|am4|Mux2~4_combout  ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( (!\inst1|WideOr3~0_combout  & (\inst|rf4|am4|Mux2~4_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|rf4|am4|Mux0~4_combout ))) ) )

	.dataa(!\inst|rf4|am4|Mux2~4_combout ),
	.datab(!\inst|rf4|am4|Mux0~4_combout ),
	.datac(!\inst1|WideOr3~0_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[14]~6 .extended_lut = "off";
defparam \inst|m242|OU[14]~6 .lut_mask = 64'h5353555553535555;
defparam \inst|m242|OU[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~1 (
// Equation(s):
// \inst|fu|al16|a4|Add0~1_sumout  = SUM(( !\inst|m241|OU[14]~26_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~58  ))
// \inst|fu|al16|a4|Add0~2  = CARRY(( !\inst|m241|OU[14]~26_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~58  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst|m241|OU[14]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~1_sumout ),
	.cout(\inst|fu|al16|a4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~1 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~1 .lut_mask = 64'h0000FFFF00002D2D;
defparam \inst|fu|al16|a4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA14|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA14|HA1|C~0_combout  = ( \inst|fu|al16|a4|Add0~1_sumout  & ( !\inst|rf4|am4|Mux1~4_combout  ) ) # ( !\inst|fu|al16|a4|Add0~1_sumout  & ( \inst|rf4|am4|Mux1~4_combout  ) )

	.dataa(gnd),
	.datab(!\inst|rf4|am4|Mux1~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA14|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA14|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA14|HA1|C~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \inst|fu|al16|a4|a|FA14|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N36
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA7|HA1|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA7|HA1|S~0_combout  = ( \inst|fu|al16|a4|Add0~45_sumout  & ( \inst|rf4|am4|Mux8~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|rf4|am4|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA7|HA1|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA7|HA1|S~0 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|fu|al16|a4|a|FA7|HA1|S~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA9|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA9|S~combout  = ( \inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( \inst|rf4|am4|Mux6~4_combout  & ( (!\inst|fu|al16|a4|Add0~49_sumout  & (!\inst|fu|al16|a4|Add0~53_sumout  & !\inst|rf4|am4|Mux7~4_combout )) ) ) ) # ( 
// !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( \inst|rf4|am4|Mux6~4_combout  & ( (!\inst|fu|al16|a4|Add0~53_sumout  & ((!\inst|fu|al16|a4|Add0~49_sumout  & ((!\inst|fu|al16|a4|a|FA7|HA2|S~combout ) # (!\inst|rf4|am4|Mux7~4_combout ))) # 
// (\inst|fu|al16|a4|Add0~49_sumout  & (!\inst|fu|al16|a4|a|FA7|HA2|S~combout  & !\inst|rf4|am4|Mux7~4_combout )))) ) ) ) # ( \inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( !\inst|rf4|am4|Mux6~4_combout  & ( (!\inst|fu|al16|a4|Add0~53_sumout ) # 
// ((!\inst|fu|al16|a4|Add0~49_sumout  & !\inst|rf4|am4|Mux7~4_combout )) ) ) ) # ( !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( !\inst|rf4|am4|Mux6~4_combout  & ( (!\inst|fu|al16|a4|Add0~53_sumout ) # ((!\inst|fu|al16|a4|Add0~49_sumout  & 
// ((!\inst|fu|al16|a4|a|FA7|HA2|S~combout ) # (!\inst|rf4|am4|Mux7~4_combout ))) # (\inst|fu|al16|a4|Add0~49_sumout  & (!\inst|fu|al16|a4|a|FA7|HA2|S~combout  & !\inst|rf4|am4|Mux7~4_combout ))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~49_sumout ),
	.datab(!\inst|fu|al16|a4|Add0~53_sumout ),
	.datac(!\inst|fu|al16|a4|a|FA7|HA2|S~combout ),
	.datad(!\inst|rf4|am4|Mux7~4_combout ),
	.datae(!\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ),
	.dataf(!\inst|rf4|am4|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA9|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA9|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA9|S .lut_mask = 64'hFEECEECCC8808800;
defparam \inst|fu|al16|a4|a|FA9|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA12|HA2|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA12|HA2|S~combout  = ( \inst|rf4|am4|Mux4~4_combout  & ( \inst|rf4|am4|Mux5~4_combout  & ( (\inst|fu|al16|a4|a|FA12|HA1|C~0_combout  & (((!\inst|fu|al16|a4|a|FA9|S~combout ) # (\inst|fu|al16|a4|Add0~9_sumout )) # 
// (\inst|fu|al16|a4|Add0~13_sumout ))) ) ) ) # ( !\inst|rf4|am4|Mux4~4_combout  & ( \inst|rf4|am4|Mux5~4_combout  & ( (\inst|fu|al16|a4|a|FA12|HA1|C~0_combout  & (\inst|fu|al16|a4|Add0~9_sumout  & ((!\inst|fu|al16|a4|a|FA9|S~combout ) # 
// (\inst|fu|al16|a4|Add0~13_sumout )))) ) ) ) # ( \inst|rf4|am4|Mux4~4_combout  & ( !\inst|rf4|am4|Mux5~4_combout  & ( (\inst|fu|al16|a4|a|FA12|HA1|C~0_combout  & (((\inst|fu|al16|a4|Add0~13_sumout  & !\inst|fu|al16|a4|a|FA9|S~combout )) # 
// (\inst|fu|al16|a4|Add0~9_sumout ))) ) ) ) # ( !\inst|rf4|am4|Mux4~4_combout  & ( !\inst|rf4|am4|Mux5~4_combout  & ( (\inst|fu|al16|a4|Add0~13_sumout  & (!\inst|fu|al16|a4|a|FA9|S~combout  & (\inst|fu|al16|a4|a|FA12|HA1|C~0_combout  & 
// \inst|fu|al16|a4|Add0~9_sumout ))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~13_sumout ),
	.datab(!\inst|fu|al16|a4|a|FA9|S~combout ),
	.datac(!\inst|fu|al16|a4|a|FA12|HA1|C~0_combout ),
	.datad(!\inst|fu|al16|a4|Add0~9_sumout ),
	.datae(!\inst|rf4|am4|Mux4~4_combout ),
	.dataf(!\inst|rf4|am4|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA12|HA2|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA12|HA2|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA12|HA2|S .lut_mask = 64'h0004040F000D0D0F;
defparam \inst|fu|al16|a4|a|FA12|HA2|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N51
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA12|HA1|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA12|HA1|S~combout  = ( \inst|fu|al16|a4|Add0~5_sumout  & ( \inst|rf4|am4|Mux3~4_combout  ) )

	.dataa(!\inst|rf4|am4|Mux3~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA12|HA1|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA12|HA1|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA12|HA1|S .lut_mask = 64'h0000000055555555;
defparam \inst|fu|al16|a4|a|FA12|HA1|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \inst|fu|al16|m2|OU[14]~0 (
// Equation(s):
// \inst|fu|al16|m2|OU[14]~0_combout  = ( !\inst1|WideOr1~1_combout  & ( \inst|fu|al16|a4|a|FA12|HA1|S~combout  & ( !\inst|fu|al16|a4|a|FA14|HA1|C~0_combout  $ (((!\inst|rf4|am4|Mux2~4_combout  & !\inst|fu|al16|a4|Add0~57_sumout ))) ) ) ) # ( 
// !\inst1|WideOr1~1_combout  & ( !\inst|fu|al16|a4|a|FA12|HA1|S~combout  & ( !\inst|fu|al16|a4|a|FA14|HA1|C~0_combout  $ (((!\inst|rf4|am4|Mux2~4_combout  & ((!\inst|fu|al16|a4|Add0~57_sumout ) # (!\inst|fu|al16|a4|a|FA12|HA2|S~combout ))) # 
// (\inst|rf4|am4|Mux2~4_combout  & (!\inst|fu|al16|a4|Add0~57_sumout  & !\inst|fu|al16|a4|a|FA12|HA2|S~combout )))) ) ) )

	.dataa(!\inst|fu|al16|a4|a|FA14|HA1|C~0_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~57_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA12|HA2|S~combout ),
	.datae(!\inst1|WideOr1~1_combout ),
	.dataf(!\inst|fu|al16|a4|a|FA12|HA1|S~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[14]~0 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[14]~0 .lut_mask = 64'h566A00006A6A0000;
defparam \inst|fu|al16|m2|OU[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N48
cyclonev_lcell_comb \inst|m242|OU[14]~7 (
// Equation(s):
// \inst|m242|OU[14]~7_combout  = ( \inst|m242|OU[14]~6_combout  & ( \inst|fu|al16|m2|OU[14]~0_combout  & ( (!\inst1|Decoder1~1_combout ) # (\inst|m242|OU[14]~5_combout ) ) ) ) # ( !\inst|m242|OU[14]~6_combout  & ( \inst|fu|al16|m2|OU[14]~0_combout  & ( 
// (!\inst1|Decoder1~1_combout  & ((!\inst1|Decoder0~0_combout ))) # (\inst1|Decoder1~1_combout  & (\inst|m242|OU[14]~5_combout )) ) ) ) # ( \inst|m242|OU[14]~6_combout  & ( !\inst|fu|al16|m2|OU[14]~0_combout  & ( (!\inst1|Decoder1~1_combout  & 
// (((\inst1|Decoder0~0_combout )) # (\inst|fu|al16|m2|OU[14]~18_combout ))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[14]~5_combout )))) ) ) ) # ( !\inst|m242|OU[14]~6_combout  & ( !\inst|fu|al16|m2|OU[14]~0_combout  & ( (!\inst1|Decoder1~1_combout  
// & (\inst|fu|al16|m2|OU[14]~18_combout  & ((!\inst1|Decoder0~0_combout )))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[14]~5_combout )))) ) ) )

	.dataa(!\inst|fu|al16|m2|OU[14]~18_combout ),
	.datab(!\inst|m242|OU[14]~5_combout ),
	.datac(!\inst1|Decoder0~0_combout ),
	.datad(!\inst1|Decoder1~1_combout ),
	.datae(!\inst|m242|OU[14]~6_combout ),
	.dataf(!\inst|fu|al16|m2|OU[14]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[14]~7 .extended_lut = "off";
defparam \inst|m242|OU[14]~7 .lut_mask = 64'h50335F33F033FF33;
defparam \inst|m242|OU[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N39
cyclonev_lcell_comb \inst|rf4|S1611|Q[14]~feeder (
// Equation(s):
// \inst|rf4|S1611|Q[14]~feeder_combout  = ( \inst|m242|OU[14]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[14]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1611|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1611|Q[14]~feeder .extended_lut = "off";
defparam \inst|rf4|S1611|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1611|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N41
dffeas \inst|rf4|S1611|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1611|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N48
cyclonev_lcell_comb \inst|rf4|am4|Mux1~2 (
// Equation(s):
// \inst|rf4|am4|Mux1~2_combout  = ( \inst1|Selector1~0_combout  & ( \inst|rf4|S1615|Q [14] & ( (\inst1|Selector0~0_combout ) # (\inst|rf4|S167|Q [14]) ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst|rf4|S1615|Q [14] & ( (!\inst1|Selector0~0_combout  & 
// ((\inst|rf4|S163|Q [14]))) # (\inst1|Selector0~0_combout  & (\inst|rf4|S1611|Q [14])) ) ) ) # ( \inst1|Selector1~0_combout  & ( !\inst|rf4|S1615|Q [14] & ( (\inst|rf4|S167|Q [14] & !\inst1|Selector0~0_combout ) ) ) ) # ( !\inst1|Selector1~0_combout  & ( 
// !\inst|rf4|S1615|Q [14] & ( (!\inst1|Selector0~0_combout  & ((\inst|rf4|S163|Q [14]))) # (\inst1|Selector0~0_combout  & (\inst|rf4|S1611|Q [14])) ) ) )

	.dataa(!\inst|rf4|S1611|Q [14]),
	.datab(!\inst|rf4|S167|Q [14]),
	.datac(!\inst1|Selector0~0_combout ),
	.datad(!\inst|rf4|S163|Q [14]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst|rf4|S1615|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~2 .lut_mask = 64'h05F5303005F53F3F;
defparam \inst|rf4|am4|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N12
cyclonev_lcell_comb \inst|rf4|am4|Mux1~0 (
// Equation(s):
// \inst|rf4|am4|Mux1~0_combout  = ( \inst1|Selector0~0_combout  & ( \inst|rf4|S161|Q [14] & ( (!\inst1|Selector1~0_combout  & ((\inst|rf4|S169|Q [14]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S1613|Q [14])) ) ) ) # ( !\inst1|Selector0~0_combout  & ( 
// \inst|rf4|S161|Q [14] & ( (!\inst1|Selector1~0_combout ) # (\inst|rf4|S165|Q [14]) ) ) ) # ( \inst1|Selector0~0_combout  & ( !\inst|rf4|S161|Q [14] & ( (!\inst1|Selector1~0_combout  & ((\inst|rf4|S169|Q [14]))) # (\inst1|Selector1~0_combout  & 
// (\inst|rf4|S1613|Q [14])) ) ) ) # ( !\inst1|Selector0~0_combout  & ( !\inst|rf4|S161|Q [14] & ( (\inst|rf4|S165|Q [14] & \inst1|Selector1~0_combout ) ) ) )

	.dataa(!\inst|rf4|S165|Q [14]),
	.datab(!\inst1|Selector1~0_combout ),
	.datac(!\inst|rf4|S1613|Q [14]),
	.datad(!\inst|rf4|S169|Q [14]),
	.datae(!\inst1|Selector0~0_combout ),
	.dataf(!\inst|rf4|S161|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~0 .lut_mask = 64'h111103CFDDDD03CF;
defparam \inst|rf4|am4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N18
cyclonev_lcell_comb \inst|rf4|am4|Mux1~3 (
// Equation(s):
// \inst|rf4|am4|Mux1~3_combout  = ( \inst|rf4|S168|Q [14] & ( \inst|rf4|S164|Q [14] & ( (!\inst1|Selector0~0_combout ) # ((!\inst1|Selector1~0_combout  & (\inst|rf4|S1612|Q [14])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S1616|Q [14])))) ) ) ) # ( 
// !\inst|rf4|S168|Q [14] & ( \inst|rf4|S164|Q [14] & ( (!\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout )))) # (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S1612|Q [14])) # (\inst1|Selector1~0_combout  & 
// ((\inst|rf4|S1616|Q [14]))))) ) ) ) # ( \inst|rf4|S168|Q [14] & ( !\inst|rf4|S164|Q [14] & ( (!\inst1|Selector0~0_combout  & (((\inst1|Selector1~0_combout )))) # (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S1612|Q [14])) # 
// (\inst1|Selector1~0_combout  & ((\inst|rf4|S1616|Q [14]))))) ) ) ) # ( !\inst|rf4|S168|Q [14] & ( !\inst|rf4|S164|Q [14] & ( (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S1612|Q [14])) # (\inst1|Selector1~0_combout  & 
// ((\inst|rf4|S1616|Q [14]))))) ) ) )

	.dataa(!\inst|rf4|S1612|Q [14]),
	.datab(!\inst|rf4|S1616|Q [14]),
	.datac(!\inst1|Selector0~0_combout ),
	.datad(!\inst1|Selector1~0_combout ),
	.datae(!\inst|rf4|S168|Q [14]),
	.dataf(!\inst|rf4|S164|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~3 .lut_mask = 64'h050305F3F503F5F3;
defparam \inst|rf4|am4|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N42
cyclonev_lcell_comb \inst|rf4|am4|Mux1~1 (
// Equation(s):
// \inst|rf4|am4|Mux1~1_combout  = ( \inst1|Selector1~0_combout  & ( \inst|rf4|S1610|Q [14] & ( (!\inst1|Selector0~0_combout  & ((\inst|rf4|S166|Q [14]))) # (\inst1|Selector0~0_combout  & (\inst|rf4|S1614|Q [14])) ) ) ) # ( !\inst1|Selector1~0_combout  & ( 
// \inst|rf4|S1610|Q [14] & ( (\inst|rf4|S162|Q [14]) # (\inst1|Selector0~0_combout ) ) ) ) # ( \inst1|Selector1~0_combout  & ( !\inst|rf4|S1610|Q [14] & ( (!\inst1|Selector0~0_combout  & ((\inst|rf4|S166|Q [14]))) # (\inst1|Selector0~0_combout  & 
// (\inst|rf4|S1614|Q [14])) ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst|rf4|S1610|Q [14] & ( (!\inst1|Selector0~0_combout  & \inst|rf4|S162|Q [14]) ) ) )

	.dataa(!\inst1|Selector0~0_combout ),
	.datab(!\inst|rf4|S162|Q [14]),
	.datac(!\inst|rf4|S1614|Q [14]),
	.datad(!\inst|rf4|S166|Q [14]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst|rf4|S1610|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~1 .lut_mask = 64'h222205AF777705AF;
defparam \inst|rf4|am4|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N54
cyclonev_lcell_comb \inst|rf4|am4|Mux1~4 (
// Equation(s):
// \inst|rf4|am4|Mux1~4_combout  = ( \inst1|Selector2~0_combout  & ( \inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux1~3_combout  ) ) ) # ( !\inst1|Selector2~0_combout  & ( \inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux1~1_combout  ) ) ) # ( 
// \inst1|Selector2~0_combout  & ( !\inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux1~2_combout  ) ) ) # ( !\inst1|Selector2~0_combout  & ( !\inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux1~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux1~2_combout ),
	.datab(!\inst|rf4|am4|Mux1~0_combout ),
	.datac(!\inst|rf4|am4|Mux1~3_combout ),
	.datad(!\inst|rf4|am4|Mux1~1_combout ),
	.datae(!\inst1|Selector2~0_combout ),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~4 .lut_mask = 64'h3333555500FF0F0F;
defparam \inst|rf4|am4|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3] = (\inst|rf4|am4|Mux0~4_combout  & (!\inst|rf4|am4|Mux2~4_combout  & (\inst1|Decoder1~0_combout  & !\inst|rf4|am4|Mux1~4_combout )))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst1|Decoder1~0_combout ),
	.datad(!\inst|rf4|am4|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3] .lut_mask = 64'h0400040004000400;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y5_N21
cyclonev_lcell_comb \inst|m242|OU[9]~46 (
// Equation(s):
// \inst|m242|OU[9]~46_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout )))) ) ) ) # 
// ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) ) # ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout )))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[9]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[9]~46 .extended_lut = "off";
defparam \inst|m242|OU[9]~46 .lut_mask = 64'h2205770522AF77AF;
defparam \inst|m242|OU[9]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \inst|m242|OU[9]~47 (
// Equation(s):
// \inst|m242|OU[9]~47_combout  = ( \inst|m242|OU[15]~0_combout  & ( \inst|m242|OU[9]~46_combout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ) ) ) ) # ( !\inst|m242|OU[15]~0_combout  & ( \inst|m242|OU[9]~46_combout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( 
// \inst|m242|OU[15]~0_combout  & ( !\inst|m242|OU[9]~46_combout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.datad(gnd),
	.datae(!\inst|m242|OU[15]~0_combout ),
	.dataf(!\inst|m242|OU[9]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[9]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[9]~47 .extended_lut = "off";
defparam \inst|m242|OU[9]~47 .lut_mask = 64'h00000F0FAAAAAFAF;
defparam \inst|m242|OU[9]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N57
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux6~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux6~0_combout  = ( \inst|rf4|am4|Mux6~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[9]~78_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (((\inst|m241|OU[9]~78_combout )))) ) ) # ( !\inst|rf4|am4|Mux6~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst1|WideOr3~0_combout  & (\inst|m241|OU[9]~78_combout  & \inst1|WideOr2~0_combout )) # (\inst1|WideOr3~0_combout  & ((\inst1|WideOr2~0_combout ) # 
// (\inst|m241|OU[9]~78_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst|m241|OU[9]~78_combout ),
	.datad(!\inst1|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux6~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux6~0 .lut_mask = 64'h044C044C4F834F83;
defparam \inst|fu|al16|l4|mu4|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \inst|m242|OU[9]~48 (
// Equation(s):
// \inst|m242|OU[9]~48_combout  = ( \inst|rf4|am4|Mux5~4_combout  & ( ((\inst1|WideOr3~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # (\inst|rf4|am4|Mux7~4_combout ) ) ) # ( 
// !\inst|rf4|am4|Mux5~4_combout  & ( (\inst|rf4|am4|Mux7~4_combout  & ((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst|rf4|am4|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[9]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[9]~48 .extended_lut = "off";
defparam \inst|m242|OU[9]~48 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \inst|m242|OU[9]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA9|HA2|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA9|HA2|C~0_combout  = ( \inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( \inst|rf4|am4|Mux6~4_combout  & ( !\inst|fu|al16|a4|Add0~53_sumout  $ (((\inst|rf4|am4|Mux7~4_combout ) # (\inst|fu|al16|a4|Add0~49_sumout ))) ) ) ) # ( 
// !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( \inst|rf4|am4|Mux6~4_combout  & ( !\inst|fu|al16|a4|Add0~53_sumout  $ (((!\inst|fu|al16|a4|Add0~49_sumout  & (\inst|fu|al16|a4|a|FA7|HA2|S~combout  & \inst|rf4|am4|Mux7~4_combout )) # 
// (\inst|fu|al16|a4|Add0~49_sumout  & ((\inst|rf4|am4|Mux7~4_combout ) # (\inst|fu|al16|a4|a|FA7|HA2|S~combout ))))) ) ) ) # ( \inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( !\inst|rf4|am4|Mux6~4_combout  & ( !\inst|fu|al16|a4|Add0~53_sumout  $ 
// (((!\inst|fu|al16|a4|Add0~49_sumout  & !\inst|rf4|am4|Mux7~4_combout ))) ) ) ) # ( !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( !\inst|rf4|am4|Mux6~4_combout  & ( !\inst|fu|al16|a4|Add0~53_sumout  $ (((!\inst|fu|al16|a4|Add0~49_sumout  & 
// ((!\inst|fu|al16|a4|a|FA7|HA2|S~combout ) # (!\inst|rf4|am4|Mux7~4_combout ))) # (\inst|fu|al16|a4|Add0~49_sumout  & (!\inst|fu|al16|a4|a|FA7|HA2|S~combout  & !\inst|rf4|am4|Mux7~4_combout )))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~49_sumout ),
	.datab(!\inst|fu|al16|a4|Add0~53_sumout ),
	.datac(!\inst|fu|al16|a4|a|FA7|HA2|S~combout ),
	.datad(!\inst|rf4|am4|Mux7~4_combout ),
	.datae(!\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ),
	.dataf(!\inst|rf4|am4|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA9|HA2|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA9|HA2|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA9|HA2|C~0 .lut_mask = 64'h366C66CCC9939933;
defparam \inst|fu|al16|a4|a|FA9|HA2|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \inst|m242|OU[9]~61 (
// Equation(s):
// \inst|m242|OU[9]~61_combout  = ( !\inst1|WideOr1~1_combout  & ( (!\inst1|Decoder1~1_combout  & (((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|a4|a|FA9|HA2|C~0_combout )) # (\inst1|Decoder0~0_combout  & ((\inst|m242|OU[9]~48_combout )))))) # 
// (\inst1|Decoder1~1_combout  & (\inst|m242|OU[9]~47_combout )) ) ) # ( \inst1|WideOr1~1_combout  & ( (!\inst1|Decoder1~1_combout  & (((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|l4|mu4|Mux6~0_combout )) # (\inst1|Decoder0~0_combout  & 
// ((\inst|m242|OU[9]~48_combout )))))) # (\inst1|Decoder1~1_combout  & (\inst|m242|OU[9]~47_combout )) ) )

	.dataa(!\inst|m242|OU[9]~47_combout ),
	.datab(!\inst1|Decoder0~0_combout ),
	.datac(!\inst|fu|al16|l4|mu4|Mux6~0_combout ),
	.datad(!\inst|m242|OU[9]~48_combout ),
	.datae(!\inst1|WideOr1~1_combout ),
	.dataf(!\inst1|Decoder1~1_combout ),
	.datag(!\inst|fu|al16|a4|a|FA9|HA2|C~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[9]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[9]~61 .extended_lut = "on";
defparam \inst|m242|OU[9]~61 .lut_mask = 64'h0C3F0C3F55555555;
defparam \inst|m242|OU[9]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N48
cyclonev_lcell_comb \inst|rf4|S163|Q[9]~feeder (
// Equation(s):
// \inst|rf4|S163|Q[9]~feeder_combout  = ( \inst|m242|OU[9]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[9]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S163|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S163|Q[9]~feeder .extended_lut = "off";
defparam \inst|rf4|S163|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S163|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N50
dffeas \inst|rf4|S163|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S163|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N30
cyclonev_lcell_comb \inst|m241|OU[9]~75 (
// Equation(s):
// \inst|m241|OU[9]~75_combout  = ( \inst|rf4|S164|Q [9] & ( \inst1|Selector6~0_combout  & ( (\inst1|Selector7~2_combout ) # (\inst|rf4|S163|Q [9]) ) ) ) # ( !\inst|rf4|S164|Q [9] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S163|Q [9] & 
// !\inst1|Selector7~2_combout ) ) ) ) # ( \inst|rf4|S164|Q [9] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [9])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [9]))) ) ) ) # ( !\inst|rf4|S164|Q [9] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S161|Q [9])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S162|Q [9]))) ) ) )

	.dataa(!\inst|rf4|S163|Q [9]),
	.datab(!\inst|rf4|S161|Q [9]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S162|Q [9]),
	.datae(!\inst|rf4|S164|Q [9]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~75 .extended_lut = "off";
defparam \inst|m241|OU[9]~75 .lut_mask = 64'h303F303F50505F5F;
defparam \inst|m241|OU[9]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N57
cyclonev_lcell_comb \inst|m241|OU[9]~73 (
// Equation(s):
// \inst|m241|OU[9]~73_combout  = ( \inst|rf4|S1616|Q [9] & ( \inst|rf4|S1615|Q [9] & ( ((!\inst1|Selector7~2_combout  & ((\inst|rf4|S1613|Q [9]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1614|Q [9]))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1616|Q [9] & ( \inst|rf4|S1615|Q [9] & ( (!\inst1|Selector7~2_combout  & (((\inst|rf4|S1613|Q [9])) # (\inst1|Selector6~0_combout ))) # (\inst1|Selector7~2_combout  & (!\inst1|Selector6~0_combout  & (\inst|rf4|S1614|Q [9]))) ) ) ) # ( 
// \inst|rf4|S1616|Q [9] & ( !\inst|rf4|S1615|Q [9] & ( (!\inst1|Selector7~2_combout  & (!\inst1|Selector6~0_combout  & ((\inst|rf4|S1613|Q [9])))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S1614|Q [9])) # (\inst1|Selector6~0_combout ))) ) ) ) # ( 
// !\inst|rf4|S1616|Q [9] & ( !\inst|rf4|S1615|Q [9] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & ((\inst|rf4|S1613|Q [9]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1614|Q [9])))) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S1614|Q [9]),
	.datad(!\inst|rf4|S1613|Q [9]),
	.datae(!\inst|rf4|S1616|Q [9]),
	.dataf(!\inst|rf4|S1615|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~73 .extended_lut = "off";
defparam \inst|m241|OU[9]~73 .lut_mask = 64'h048C159D26AE37BF;
defparam \inst|m241|OU[9]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N12
cyclonev_lcell_comb \inst|m241|OU[9]~74 (
// Equation(s):
// \inst|m241|OU[9]~74_combout  = ( \inst|rf4|S168|Q [9] & ( \inst|rf4|S165|Q [9] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout )) # (\inst|rf4|S167|Q [9]))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # 
// (\inst|rf4|S166|Q [9])))) ) ) ) # ( !\inst|rf4|S168|Q [9] & ( \inst|rf4|S165|Q [9] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout )) # (\inst|rf4|S167|Q [9]))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S166|Q [9] & 
// !\inst1|Selector6~0_combout )))) ) ) ) # ( \inst|rf4|S168|Q [9] & ( !\inst|rf4|S165|Q [9] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S167|Q [9] & ((\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # 
// (\inst|rf4|S166|Q [9])))) ) ) ) # ( !\inst|rf4|S168|Q [9] & ( !\inst|rf4|S165|Q [9] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S167|Q [9] & ((\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S166|Q [9] & 
// !\inst1|Selector6~0_combout )))) ) ) )

	.dataa(!\inst1|Selector7~2_combout ),
	.datab(!\inst|rf4|S167|Q [9]),
	.datac(!\inst|rf4|S166|Q [9]),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S168|Q [9]),
	.dataf(!\inst|rf4|S165|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~74 .extended_lut = "off";
defparam \inst|m241|OU[9]~74 .lut_mask = 64'h05220577AF22AF77;
defparam \inst|m241|OU[9]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N39
cyclonev_lcell_comb \inst|m241|OU[9]~76 (
// Equation(s):
// \inst|m241|OU[9]~76_combout  = ( \inst|m241|OU[9]~73_combout  & ( \inst|m241|OU[9]~74_combout  & ( ((\inst|m241|OU[9]~75_combout ) # (\inst1|Selector4~0_combout )) # (\inst1|Selector5~0_combout ) ) ) ) # ( !\inst|m241|OU[9]~73_combout  & ( 
// \inst|m241|OU[9]~74_combout  & ( (!\inst1|Selector4~0_combout  & ((\inst|m241|OU[9]~75_combout ) # (\inst1|Selector5~0_combout ))) ) ) ) # ( \inst|m241|OU[9]~73_combout  & ( !\inst|m241|OU[9]~74_combout  & ( ((!\inst1|Selector5~0_combout  & 
// \inst|m241|OU[9]~75_combout )) # (\inst1|Selector4~0_combout ) ) ) ) # ( !\inst|m241|OU[9]~73_combout  & ( !\inst|m241|OU[9]~74_combout  & ( (!\inst1|Selector5~0_combout  & (!\inst1|Selector4~0_combout  & \inst|m241|OU[9]~75_combout )) ) ) )

	.dataa(!\inst1|Selector5~0_combout ),
	.datab(gnd),
	.datac(!\inst1|Selector4~0_combout ),
	.datad(!\inst|m241|OU[9]~75_combout ),
	.datae(!\inst|m241|OU[9]~73_combout ),
	.dataf(!\inst|m241|OU[9]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~76 .extended_lut = "off";
defparam \inst|m241|OU[9]~76 .lut_mask = 64'h00A00FAF50F05FFF;
defparam \inst|m241|OU[9]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \inst|m241|OU[9]~77 (
// Equation(s):
// \inst|m241|OU[9]~77_combout  = ( \inst|rf4|S1612|Q [9] & ( \inst|rf4|S1610|Q [9] & ( ((!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [9])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [9])))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [9] & ( \inst|rf4|S1610|Q [9] & ( (!\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout )) # (\inst|rf4|S169|Q [9]))) # (\inst1|Selector6~0_combout  & (((!\inst1|Selector7~2_combout  & \inst|rf4|S1611|Q [9])))) ) ) ) # ( 
// \inst|rf4|S1612|Q [9] & ( !\inst|rf4|S1610|Q [9] & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [9] & (!\inst1|Selector7~2_combout ))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S1611|Q [9]) # (\inst1|Selector7~2_combout )))) ) ) ) # ( 
// !\inst|rf4|S1612|Q [9] & ( !\inst|rf4|S1610|Q [9] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [9])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [9]))))) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst|rf4|S169|Q [9]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S1611|Q [9]),
	.datae(!\inst|rf4|S1612|Q [9]),
	.dataf(!\inst|rf4|S1610|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~77 .extended_lut = "off";
defparam \inst|m241|OU[9]~77 .lut_mask = 64'h207025752A7A2F7F;
defparam \inst|m241|OU[9]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N54
cyclonev_lcell_comb \inst|m241|OU[9]~78 (
// Equation(s):
// \inst|m241|OU[9]~78_combout  = ( \inst|m241|OU[11]~6_combout  & ( (!\inst|m241|OU[11]~7_combout  & ((\inst|m241|OU[9]~76_combout ))) # (\inst|m241|OU[11]~7_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout )) ) ) # ( !\inst|m241|OU[11]~6_combout  & ( (\inst|m241|OU[11]~7_combout  & \inst|m241|OU[9]~77_combout ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ),
	.datab(!\inst|m241|OU[9]~76_combout ),
	.datac(!\inst|m241|OU[11]~7_combout ),
	.datad(!\inst|m241|OU[9]~77_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[11]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~78 .extended_lut = "off";
defparam \inst|m241|OU[9]~78 .lut_mask = 64'h000F000F35353535;
defparam \inst|m241|OU[9]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N33
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~9 (
// Equation(s):
// \inst|fu|al16|a4|Add0~9_sumout  = SUM(( !\inst|m241|OU[11]~90_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~14  ))
// \inst|fu|al16|a4|Add0~10  = CARRY(( !\inst|m241|OU[11]~90_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~14  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[11]~90_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~9_sumout ),
	.cout(\inst|fu|al16|a4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~9 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~9 .lut_mask = 64'h0000FFFF000022DD;
defparam \inst|fu|al16|a4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA12|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA12|HA1|C~0_combout  = ( !\inst|rf4|am4|Mux3~4_combout  & ( \inst|fu|al16|a4|Add0~5_sumout  ) ) # ( \inst|rf4|am4|Mux3~4_combout  & ( !\inst|fu|al16|a4|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|rf4|am4|Mux3~4_combout ),
	.dataf(!\inst|fu|al16|a4|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA12|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA12|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA12|HA1|C~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \inst|fu|al16|a4|a|FA12|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA10|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA10|HA1|C~0_combout  = ( \inst|fu|al16|a4|Add0~13_sumout  & ( !\inst|rf4|am4|Mux5~4_combout  ) ) # ( !\inst|fu|al16|a4|Add0~13_sumout  & ( \inst|rf4|am4|Mux5~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux5~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA10|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA10|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA10|HA1|C~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \inst|fu|al16|a4|a|FA10|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N9
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA5|HA1|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA5|HA1|S~combout  = ( \inst|fu|al16|a4|Add0~17_sumout  & ( \inst|rf4|am4|Mux10~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux10~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA5|HA1|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA5|HA1|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA5|HA1|S .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|fu|al16|a4|a|FA5|HA1|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N0
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA5|HA2|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA5|HA2|S~0_combout  = ( \inst|fu|al16|a4|Add0~37_sumout  & ( \inst|rf4|am4|Mux12~4_combout  & ( (\inst|fu|al16|a4|a|FA5|HA1|C~0_combout  & (((\inst|fu|al16|a4|Add0~33_sumout ) # (\inst|rf4|am4|Mux11~4_combout )) # 
// (\inst|fu|al16|a4|a|FA2|S~combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~37_sumout  & ( \inst|rf4|am4|Mux12~4_combout  & ( (\inst|rf4|am4|Mux11~4_combout  & (\inst|fu|al16|a4|a|FA5|HA1|C~0_combout  & ((\inst|fu|al16|a4|Add0~33_sumout ) # 
// (\inst|fu|al16|a4|a|FA2|S~combout )))) ) ) ) # ( \inst|fu|al16|a4|Add0~37_sumout  & ( !\inst|rf4|am4|Mux12~4_combout  & ( (\inst|fu|al16|a4|a|FA5|HA1|C~0_combout  & (((\inst|fu|al16|a4|a|FA2|S~combout  & \inst|fu|al16|a4|Add0~33_sumout )) # 
// (\inst|rf4|am4|Mux11~4_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~37_sumout  & ( !\inst|rf4|am4|Mux12~4_combout  & ( (\inst|fu|al16|a4|a|FA2|S~combout  & (\inst|rf4|am4|Mux11~4_combout  & (\inst|fu|al16|a4|Add0~33_sumout  & 
// \inst|fu|al16|a4|a|FA5|HA1|C~0_combout ))) ) ) )

	.dataa(!\inst|fu|al16|a4|a|FA2|S~combout ),
	.datab(!\inst|rf4|am4|Mux11~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~33_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA5|HA1|C~0_combout ),
	.datae(!\inst|fu|al16|a4|Add0~37_sumout ),
	.dataf(!\inst|rf4|am4|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA5|HA2|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA5|HA2|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA5|HA2|S~0 .lut_mask = 64'h000100370013007F;
defparam \inst|fu|al16|a4|a|FA5|HA2|S~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N54
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA7|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA7|S~combout  = ( \inst|fu|al16|a4|a|FA5|HA2|S~0_combout  & ( \inst|rf4|am4|Mux9~4_combout  & ( (!\inst|rf4|am4|Mux8~4_combout  & !\inst|fu|al16|a4|Add0~45_sumout ) ) ) ) # ( !\inst|fu|al16|a4|a|FA5|HA2|S~0_combout  & ( 
// \inst|rf4|am4|Mux9~4_combout  & ( (!\inst|rf4|am4|Mux8~4_combout  & ((!\inst|fu|al16|a4|Add0~45_sumout ) # ((!\inst|fu|al16|a4|Add0~41_sumout  & !\inst|fu|al16|a4|a|FA5|HA1|S~combout )))) # (\inst|rf4|am4|Mux8~4_combout  & 
// (!\inst|fu|al16|a4|Add0~41_sumout  & (!\inst|fu|al16|a4|Add0~45_sumout  & !\inst|fu|al16|a4|a|FA5|HA1|S~combout ))) ) ) ) # ( \inst|fu|al16|a4|a|FA5|HA2|S~0_combout  & ( !\inst|rf4|am4|Mux9~4_combout  & ( (!\inst|fu|al16|a4|Add0~41_sumout  & 
// ((!\inst|rf4|am4|Mux8~4_combout ) # (!\inst|fu|al16|a4|Add0~45_sumout ))) # (\inst|fu|al16|a4|Add0~41_sumout  & (!\inst|rf4|am4|Mux8~4_combout  & !\inst|fu|al16|a4|Add0~45_sumout )) ) ) ) # ( !\inst|fu|al16|a4|a|FA5|HA2|S~0_combout  & ( 
// !\inst|rf4|am4|Mux9~4_combout  & ( (!\inst|rf4|am4|Mux8~4_combout  & ((!\inst|fu|al16|a4|Add0~41_sumout ) # ((!\inst|fu|al16|a4|Add0~45_sumout ) # (!\inst|fu|al16|a4|a|FA5|HA1|S~combout )))) # (\inst|rf4|am4|Mux8~4_combout  & 
// (!\inst|fu|al16|a4|Add0~45_sumout  & ((!\inst|fu|al16|a4|Add0~41_sumout ) # (!\inst|fu|al16|a4|a|FA5|HA1|S~combout )))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~41_sumout ),
	.datab(!\inst|rf4|am4|Mux8~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~45_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA5|HA1|S~combout ),
	.datae(!\inst|fu|al16|a4|a|FA5|HA2|S~0_combout ),
	.dataf(!\inst|rf4|am4|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA7|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA7|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA7|S .lut_mask = 64'hFCE8E8E8E8C0C0C0;
defparam \inst|fu|al16|a4|a|FA7|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N48
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA10|HA2|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA10|HA2|S~0_combout  = ( \inst|fu|al16|a4|a|FA7|S~combout  & ( \inst|fu|al16|a4|Add0~53_sumout  & ( (\inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & (((\inst|fu|al16|a4|Add0~49_sumout  & \inst|rf4|am4|Mux7~4_combout )) # 
// (\inst|rf4|am4|Mux6~4_combout ))) ) ) ) # ( !\inst|fu|al16|a4|a|FA7|S~combout  & ( \inst|fu|al16|a4|Add0~53_sumout  & ( (\inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & (((\inst|rf4|am4|Mux7~4_combout ) # (\inst|rf4|am4|Mux6~4_combout )) # 
// (\inst|fu|al16|a4|Add0~49_sumout ))) ) ) ) # ( \inst|fu|al16|a4|a|FA7|S~combout  & ( !\inst|fu|al16|a4|Add0~53_sumout  & ( (\inst|fu|al16|a4|Add0~49_sumout  & (\inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & (\inst|rf4|am4|Mux6~4_combout  & 
// \inst|rf4|am4|Mux7~4_combout ))) ) ) ) # ( !\inst|fu|al16|a4|a|FA7|S~combout  & ( !\inst|fu|al16|a4|Add0~53_sumout  & ( (\inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & (\inst|rf4|am4|Mux6~4_combout  & ((\inst|rf4|am4|Mux7~4_combout ) # 
// (\inst|fu|al16|a4|Add0~49_sumout )))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~49_sumout ),
	.datab(!\inst|fu|al16|a4|a|FA10|HA1|C~0_combout ),
	.datac(!\inst|rf4|am4|Mux6~4_combout ),
	.datad(!\inst|rf4|am4|Mux7~4_combout ),
	.datae(!\inst|fu|al16|a4|a|FA7|S~combout ),
	.dataf(!\inst|fu|al16|a4|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA10|HA2|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA10|HA2|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA10|HA2|S~0 .lut_mask = 64'h0103000113330313;
defparam \inst|fu|al16|a4|a|FA10|HA2|S~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA10|HA1|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA10|HA1|S~combout  = ( \inst|fu|al16|a4|Add0~13_sumout  & ( \inst|rf4|am4|Mux5~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux5~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|fu|al16|a4|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA10|HA1|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA10|HA1|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA10|HA1|S .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|fu|al16|a4|a|FA10|HA1|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \inst|fu|al16|m2|OU[12]~11 (
// Equation(s):
// \inst|fu|al16|m2|OU[12]~11_combout  = ( \inst|fu|al16|a4|a|FA10|HA2|S~0_combout  & ( \inst|fu|al16|a4|a|FA10|HA1|S~combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA12|HA1|C~0_combout  $ (((!\inst|fu|al16|a4|Add0~9_sumout  & 
// !\inst|rf4|am4|Mux4~4_combout ))))) ) ) ) # ( !\inst|fu|al16|a4|a|FA10|HA2|S~0_combout  & ( \inst|fu|al16|a4|a|FA10|HA1|S~combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA12|HA1|C~0_combout  $ (((!\inst|fu|al16|a4|Add0~9_sumout  & 
// !\inst|rf4|am4|Mux4~4_combout ))))) ) ) ) # ( \inst|fu|al16|a4|a|FA10|HA2|S~0_combout  & ( !\inst|fu|al16|a4|a|FA10|HA1|S~combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA12|HA1|C~0_combout  $ (((!\inst|fu|al16|a4|Add0~9_sumout  & 
// !\inst|rf4|am4|Mux4~4_combout ))))) ) ) ) # ( !\inst|fu|al16|a4|a|FA10|HA2|S~0_combout  & ( !\inst|fu|al16|a4|a|FA10|HA1|S~combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA12|HA1|C~0_combout  $ (((!\inst|fu|al16|a4|Add0~9_sumout ) # 
// (!\inst|rf4|am4|Mux4~4_combout ))))) ) ) )

	.dataa(!\inst1|WideOr1~1_combout ),
	.datab(!\inst|fu|al16|a4|Add0~9_sumout ),
	.datac(!\inst|fu|al16|a4|a|FA12|HA1|C~0_combout ),
	.datad(!\inst|rf4|am4|Mux4~4_combout ),
	.datae(!\inst|fu|al16|a4|a|FA10|HA2|S~0_combout ),
	.dataf(!\inst|fu|al16|a4|a|FA10|HA1|S~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[12]~11 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[12]~11 .lut_mask = 64'h0A2828A028A028A0;
defparam \inst|fu|al16|m2|OU[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \inst|m242|OU[12]~59 (
// Equation(s):
// \inst|m242|OU[12]~59_combout  = ( \inst|rf4|am4|Mux4~4_combout  & ( ((!\inst1|WideOr3~0_combout ) # (\inst|rf4|am4|Mux2~4_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ) ) ) # ( 
// !\inst|rf4|am4|Mux4~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst1|WideOr3~0_combout  & \inst|rf4|am4|Mux2~4_combout )) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(gnd),
	.datad(!\inst|rf4|am4|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[12]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[12]~59 .extended_lut = "off";
defparam \inst|m242|OU[12]~59 .lut_mask = 64'h00220022DDFFDDFF;
defparam \inst|m242|OU[12]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \inst|m242|OU[12]~57 (
// Equation(s):
// \inst|m242|OU[12]~57_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ))) 
// # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout )) ) ) ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ) ) ) 
// ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout )) 
// ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[12]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[12]~57 .extended_lut = "off";
defparam \inst|m242|OU[12]~57 .lut_mask = 64'h3535000F3535F0FF;
defparam \inst|m242|OU[12]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \inst|m242|OU[12]~58 (
// Equation(s):
// \inst|m242|OU[12]~58_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76  & ( ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst|m242|OU[12]~57_combout )) # (\inst|m242|OU[15]~0_combout ) ) 
// ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst|m242|OU[12]~57_combout ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\inst|m242|OU[12]~57_combout ),
	.datad(!\inst|m242|OU[15]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[12]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[12]~58 .extended_lut = "off";
defparam \inst|m242|OU[12]~58 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \inst|m242|OU[12]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \inst|m242|OU[12]~60 (
// Equation(s):
// \inst|m242|OU[12]~60_combout  = ( \inst|m242|OU[12]~58_combout  & ( \inst1|Decoder0~0_combout  & ( (\inst|m242|OU[12]~59_combout ) # (\inst1|Decoder1~1_combout ) ) ) ) # ( !\inst|m242|OU[12]~58_combout  & ( \inst1|Decoder0~0_combout  & ( 
// (!\inst1|Decoder1~1_combout  & \inst|m242|OU[12]~59_combout ) ) ) ) # ( \inst|m242|OU[12]~58_combout  & ( !\inst1|Decoder0~0_combout  & ( ((\inst|fu|al16|m2|OU[12]~11_combout ) # (\inst1|Decoder1~1_combout )) # (\inst|fu|al16|m2|OU[12]~12_combout ) ) ) ) 
// # ( !\inst|m242|OU[12]~58_combout  & ( !\inst1|Decoder0~0_combout  & ( (!\inst1|Decoder1~1_combout  & ((\inst|fu|al16|m2|OU[12]~11_combout ) # (\inst|fu|al16|m2|OU[12]~12_combout ))) ) ) )

	.dataa(!\inst|fu|al16|m2|OU[12]~12_combout ),
	.datab(!\inst1|Decoder1~1_combout ),
	.datac(!\inst|fu|al16|m2|OU[12]~11_combout ),
	.datad(!\inst|m242|OU[12]~59_combout ),
	.datae(!\inst|m242|OU[12]~58_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[12]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[12]~60 .extended_lut = "off";
defparam \inst|m242|OU[12]~60 .lut_mask = 64'h4C4C7F7F00CC33FF;
defparam \inst|m242|OU[12]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N14
dffeas \inst|rf4|S162|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N18
cyclonev_lcell_comb \inst|rf4|am4|Mux3~1 (
// Equation(s):
// \inst|rf4|am4|Mux3~1_combout  = ( \inst|rf4|S166|Q [12] & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout ) # (\inst|rf4|S1614|Q [12]) ) ) ) # ( !\inst|rf4|S166|Q [12] & ( \inst1|Selector1~0_combout  & ( (\inst1|Selector0~0_combout  & 
// \inst|rf4|S1614|Q [12]) ) ) ) # ( \inst|rf4|S166|Q [12] & ( !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S162|Q [12])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1610|Q [12]))) ) ) ) # ( !\inst|rf4|S166|Q [12] & ( 
// !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S162|Q [12])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1610|Q [12]))) ) ) )

	.dataa(!\inst|rf4|S162|Q [12]),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst|rf4|S1614|Q [12]),
	.datad(!\inst|rf4|S1610|Q [12]),
	.datae(!\inst|rf4|S166|Q [12]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~1 .lut_mask = 64'h447744770303CFCF;
defparam \inst|rf4|am4|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N39
cyclonev_lcell_comb \inst|rf4|am4|Mux3~2 (
// Equation(s):
// \inst|rf4|am4|Mux3~2_combout  = ( \inst|rf4|S163|Q [12] & ( \inst|rf4|S167|Q [12] & ( (!\inst1|Selector0~0_combout ) # ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S1611|Q [12]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S1615|Q [12]))) ) ) ) # ( 
// !\inst|rf4|S163|Q [12] & ( \inst|rf4|S167|Q [12] & ( (!\inst1|Selector0~0_combout  & (((\inst1|Selector1~0_combout )))) # (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S1611|Q [12]))) # (\inst1|Selector1~0_combout  & 
// (\inst|rf4|S1615|Q [12])))) ) ) ) # ( \inst|rf4|S163|Q [12] & ( !\inst|rf4|S167|Q [12] & ( (!\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout )))) # (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S1611|Q [12]))) # 
// (\inst1|Selector1~0_combout  & (\inst|rf4|S1615|Q [12])))) ) ) ) # ( !\inst|rf4|S163|Q [12] & ( !\inst|rf4|S167|Q [12] & ( (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S1611|Q [12]))) # (\inst1|Selector1~0_combout  & 
// (\inst|rf4|S1615|Q [12])))) ) ) )

	.dataa(!\inst|rf4|S1615|Q [12]),
	.datab(!\inst|rf4|S1611|Q [12]),
	.datac(!\inst1|Selector0~0_combout ),
	.datad(!\inst1|Selector1~0_combout ),
	.datae(!\inst|rf4|S163|Q [12]),
	.dataf(!\inst|rf4|S167|Q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~2 .lut_mask = 64'h0305F30503F5F3F5;
defparam \inst|rf4|am4|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N0
cyclonev_lcell_comb \inst|rf4|am4|Mux3~0 (
// Equation(s):
// \inst|rf4|am4|Mux3~0_combout  = ( \inst|rf4|S165|Q [12] & ( \inst|rf4|S169|Q [12] & ( (!\inst1|Selector0~0_combout  & (((\inst1|Selector1~0_combout )) # (\inst|rf4|S161|Q [12]))) # (\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout ) # 
// (\inst|rf4|S1613|Q [12])))) ) ) ) # ( !\inst|rf4|S165|Q [12] & ( \inst|rf4|S169|Q [12] & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S161|Q [12] & (!\inst1|Selector1~0_combout ))) # (\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout ) # 
// (\inst|rf4|S1613|Q [12])))) ) ) ) # ( \inst|rf4|S165|Q [12] & ( !\inst|rf4|S169|Q [12] & ( (!\inst1|Selector0~0_combout  & (((\inst1|Selector1~0_combout )) # (\inst|rf4|S161|Q [12]))) # (\inst1|Selector0~0_combout  & (((\inst1|Selector1~0_combout  & 
// \inst|rf4|S1613|Q [12])))) ) ) ) # ( !\inst|rf4|S165|Q [12] & ( !\inst|rf4|S169|Q [12] & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S161|Q [12] & (!\inst1|Selector1~0_combout ))) # (\inst1|Selector0~0_combout  & (((\inst1|Selector1~0_combout  & 
// \inst|rf4|S1613|Q [12])))) ) ) )

	.dataa(!\inst1|Selector0~0_combout ),
	.datab(!\inst|rf4|S161|Q [12]),
	.datac(!\inst1|Selector1~0_combout ),
	.datad(!\inst|rf4|S1613|Q [12]),
	.datae(!\inst|rf4|S165|Q [12]),
	.dataf(!\inst|rf4|S169|Q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \inst|rf4|am4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N21
cyclonev_lcell_comb \inst|rf4|am4|Mux3~3 (
// Equation(s):
// \inst|rf4|am4|Mux3~3_combout  = ( \inst|rf4|S168|Q [12] & ( \inst|rf4|S1612|Q [12] & ( (!\inst1|Selector0~0_combout  & (((\inst|rf4|S164|Q [12]) # (\inst1|Selector1~0_combout )))) # (\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout )) # 
// (\inst|rf4|S1616|Q [12]))) ) ) ) # ( !\inst|rf4|S168|Q [12] & ( \inst|rf4|S1612|Q [12] & ( (!\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout  & \inst|rf4|S164|Q [12])))) # (\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout )) # 
// (\inst|rf4|S1616|Q [12]))) ) ) ) # ( \inst|rf4|S168|Q [12] & ( !\inst|rf4|S1612|Q [12] & ( (!\inst1|Selector0~0_combout  & (((\inst|rf4|S164|Q [12]) # (\inst1|Selector1~0_combout )))) # (\inst1|Selector0~0_combout  & (\inst|rf4|S1616|Q [12] & 
// (\inst1|Selector1~0_combout ))) ) ) ) # ( !\inst|rf4|S168|Q [12] & ( !\inst|rf4|S1612|Q [12] & ( (!\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout  & \inst|rf4|S164|Q [12])))) # (\inst1|Selector0~0_combout  & (\inst|rf4|S1616|Q [12] & 
// (\inst1|Selector1~0_combout ))) ) ) )

	.dataa(!\inst|rf4|S1616|Q [12]),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst1|Selector1~0_combout ),
	.datad(!\inst|rf4|S164|Q [12]),
	.datae(!\inst|rf4|S168|Q [12]),
	.dataf(!\inst|rf4|S1612|Q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~3 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \inst|rf4|am4|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y12_N54
cyclonev_lcell_comb \inst|rf4|am4|Mux3~4 (
// Equation(s):
// \inst|rf4|am4|Mux3~4_combout  = ( \inst|rf4|am4|Mux3~0_combout  & ( \inst|rf4|am4|Mux3~3_combout  & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # (\inst|rf4|am4|Mux3~1_combout ))) # (\inst1|Selector2~0_combout  & 
// (((\inst|rf4|am4|Mux3~2_combout ) # (\inst1|Selector3~0_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux3~0_combout  & ( \inst|rf4|am4|Mux3~3_combout  & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux3~1_combout  & (\inst1|Selector3~0_combout ))) # 
// (\inst1|Selector2~0_combout  & (((\inst|rf4|am4|Mux3~2_combout ) # (\inst1|Selector3~0_combout )))) ) ) ) # ( \inst|rf4|am4|Mux3~0_combout  & ( !\inst|rf4|am4|Mux3~3_combout  & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # 
// (\inst|rf4|am4|Mux3~1_combout ))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout  & \inst|rf4|am4|Mux3~2_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux3~0_combout  & ( !\inst|rf4|am4|Mux3~3_combout  & ( (!\inst1|Selector2~0_combout  & 
// (\inst|rf4|am4|Mux3~1_combout  & (\inst1|Selector3~0_combout ))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout  & \inst|rf4|am4|Mux3~2_combout )))) ) ) )

	.dataa(!\inst|rf4|am4|Mux3~1_combout ),
	.datab(!\inst1|Selector2~0_combout ),
	.datac(!\inst1|Selector3~0_combout ),
	.datad(!\inst|rf4|am4|Mux3~2_combout ),
	.datae(!\inst|rf4|am4|Mux3~0_combout ),
	.dataf(!\inst|rf4|am4|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \inst|rf4|am4|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N6
cyclonev_lcell_comb \inst3|Add0~79 (
// Equation(s):
// \inst3|Add0~79_combout  = ( \inst|rf4|am4|Mux3~4_combout  & ( (\inst1|Decoder1~3_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ) ) ) # ( !\inst|rf4|am4|Mux3~4_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout  & !\inst1|Decoder1~3_combout ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(!\inst|rf4|am4|Mux3~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~79 .extended_lut = "off";
defparam \inst3|Add0~79 .lut_mask = 64'h50505F5F50505F5F;
defparam \inst3|Add0~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N0
cyclonev_lcell_comb \inst3|Add0~13 (
// Equation(s):
// \inst3|Add0~13_sumout  = SUM(( \inst3|PC [0] ) + ( (!\inst1|WideOr5~0_combout ) # (((!\inst1|Decoder1~4_combout  & !\inst2|add_offset~0_combout )) # (\inst3|Add0~67_combout )) ) + ( !VCC ))
// \inst3|Add0~14  = CARRY(( \inst3|PC [0] ) + ( (!\inst1|WideOr5~0_combout ) # (((!\inst1|Decoder1~4_combout  & !\inst2|add_offset~0_combout )) # (\inst3|Add0~67_combout )) ) + ( !VCC ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|PC [0]),
	.datae(gnd),
	.dataf(!\inst3|Add0~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~13_sumout ),
	.cout(\inst3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~13 .extended_lut = "off";
defparam \inst3|Add0~13 .lut_mask = 64'h00001500000000FF;
defparam \inst3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N3
cyclonev_lcell_comb \inst3|Add0~17 (
// Equation(s):
// \inst3|Add0~17_sumout  = SUM(( \inst3|PC [1] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~68_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|Add0~14  ))
// \inst3|Add0~18  = CARRY(( \inst3|PC [1] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~68_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|Add0~14  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|PC [1]),
	.datae(gnd),
	.dataf(!\inst3|Add0~68_combout ),
	.datag(gnd),
	.cin(\inst3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~17_sumout ),
	.cout(\inst3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~17 .extended_lut = "off";
defparam \inst3|Add0~17 .lut_mask = 64'h0000FFEA000000FF;
defparam \inst3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N6
cyclonev_lcell_comb \inst3|Add0~21 (
// Equation(s):
// \inst3|Add0~21_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~69_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [2] ) + ( \inst3|Add0~18  ))
// \inst3|Add0~22  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~69_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [2] ) + ( \inst3|Add0~18  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|Add0~69_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [2]),
	.datag(gnd),
	.cin(\inst3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~21_sumout ),
	.cout(\inst3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~21 .extended_lut = "off";
defparam \inst3|Add0~21 .lut_mask = 64'h0000FF0000000015;
defparam \inst3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N9
cyclonev_lcell_comb \inst3|Add0~25 (
// Equation(s):
// \inst3|Add0~25_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~70_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [3] ) + ( \inst3|Add0~22  ))
// \inst3|Add0~26  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~70_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [3] ) + ( \inst3|Add0~22  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|Add0~70_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [3]),
	.datag(gnd),
	.cin(\inst3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~25_sumout ),
	.cout(\inst3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~25 .extended_lut = "off";
defparam \inst3|Add0~25 .lut_mask = 64'h0000FF0000000015;
defparam \inst3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N12
cyclonev_lcell_comb \inst3|Add0~29 (
// Equation(s):
// \inst3|Add0~29_sumout  = SUM(( \inst3|PC [4] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~71_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|Add0~26  ))
// \inst3|Add0~30  = CARRY(( \inst3|PC [4] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~71_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|Add0~26  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|PC [4]),
	.datae(gnd),
	.dataf(!\inst3|Add0~71_combout ),
	.datag(gnd),
	.cin(\inst3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~29_sumout ),
	.cout(\inst3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~29 .extended_lut = "off";
defparam \inst3|Add0~29 .lut_mask = 64'h0000FFEA000000FF;
defparam \inst3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N15
cyclonev_lcell_comb \inst3|Add0~33 (
// Equation(s):
// \inst3|Add0~33_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~72_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [5] ) + ( \inst3|Add0~30  ))
// \inst3|Add0~34  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~72_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [5] ) + ( \inst3|Add0~30  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|Add0~72_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [5]),
	.datag(gnd),
	.cin(\inst3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~33_sumout ),
	.cout(\inst3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~33 .extended_lut = "off";
defparam \inst3|Add0~33 .lut_mask = 64'h0000FF0000000015;
defparam \inst3|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N18
cyclonev_lcell_comb \inst3|Add0~37 (
// Equation(s):
// \inst3|Add0~37_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~73_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [6] ) + ( \inst3|Add0~34  ))
// \inst3|Add0~38  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~73_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [6] ) + ( \inst3|Add0~34  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|Add0~73_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [6]),
	.datag(gnd),
	.cin(\inst3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~37_sumout ),
	.cout(\inst3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~37 .extended_lut = "off";
defparam \inst3|Add0~37 .lut_mask = 64'h0000FF0000000015;
defparam \inst3|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N21
cyclonev_lcell_comb \inst3|Add0~41 (
// Equation(s):
// \inst3|Add0~41_sumout  = SUM(( \inst3|PC [7] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~74_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|Add0~38  ))
// \inst3|Add0~42  = CARRY(( \inst3|PC [7] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~74_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|Add0~38  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|PC [7]),
	.datae(gnd),
	.dataf(!\inst3|Add0~74_combout ),
	.datag(gnd),
	.cin(\inst3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~41_sumout ),
	.cout(\inst3|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~41 .extended_lut = "off";
defparam \inst3|Add0~41 .lut_mask = 64'h0000FFEA000000FF;
defparam \inst3|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N24
cyclonev_lcell_comb \inst3|Add0~45 (
// Equation(s):
// \inst3|Add0~45_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~75_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [8] ) + ( \inst3|Add0~42  ))
// \inst3|Add0~46  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~75_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [8] ) + ( \inst3|Add0~42  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~75_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [8]),
	.datag(gnd),
	.cin(\inst3|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~45_sumout ),
	.cout(\inst3|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~45 .extended_lut = "off";
defparam \inst3|Add0~45 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N27
cyclonev_lcell_comb \inst3|Add0~49 (
// Equation(s):
// \inst3|Add0~49_sumout  = SUM(( \inst3|PC [9] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~76_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|Add0~46  ))
// \inst3|Add0~50  = CARRY(( \inst3|PC [9] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~76_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|Add0~46  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|PC [9]),
	.datae(gnd),
	.dataf(!\inst3|Add0~76_combout ),
	.datag(gnd),
	.cin(\inst3|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~49_sumout ),
	.cout(\inst3|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~49 .extended_lut = "off";
defparam \inst3|Add0~49 .lut_mask = 64'h0000FFF8000000FF;
defparam \inst3|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N30
cyclonev_lcell_comb \inst3|Add0~53 (
// Equation(s):
// \inst3|Add0~53_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~77_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [10] ) + ( \inst3|Add0~50  ))
// \inst3|Add0~54  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~77_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [10] ) + ( \inst3|Add0~50  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~77_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [10]),
	.datag(gnd),
	.cin(\inst3|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~53_sumout ),
	.cout(\inst3|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~53 .extended_lut = "off";
defparam \inst3|Add0~53 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N33
cyclonev_lcell_comb \inst3|Add0~57 (
// Equation(s):
// \inst3|Add0~57_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~78_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [11] ) + ( \inst3|Add0~54  ))
// \inst3|Add0~58  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~78_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [11] ) + ( \inst3|Add0~54  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~78_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [11]),
	.datag(gnd),
	.cin(\inst3|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~57_sumout ),
	.cout(\inst3|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~57 .extended_lut = "off";
defparam \inst3|Add0~57 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N36
cyclonev_lcell_comb \inst3|Add0~61 (
// Equation(s):
// \inst3|Add0~61_sumout  = SUM(( \inst3|PC [12] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~79_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|Add0~58  ))
// \inst3|Add0~62  = CARRY(( \inst3|PC [12] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~79_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|Add0~58  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|PC [12]),
	.datae(gnd),
	.dataf(!\inst3|Add0~79_combout ),
	.datag(gnd),
	.cin(\inst3|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~61_sumout ),
	.cout(\inst3|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~61 .extended_lut = "off";
defparam \inst3|Add0~61 .lut_mask = 64'h0000FFEA000000FF;
defparam \inst3|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N38
dffeas \inst3|PC[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[12] .is_wysiwyg = "true";
defparam \inst3|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h0A0A5F5F33333333;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  
// & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h020046008AAACEAA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N24
cyclonev_lcell_comb \inst1|Selector6~0 (
// Equation(s):
// \inst1|Selector6~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  & ( (!\inst1|Selector7~1_combout  & ((!\inst1|Selector7~0_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  & ( (!\inst1|Selector7~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout  & \inst1|Selector7~0_combout )) ) )

	.dataa(!\inst1|Selector7~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector7~0_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector6~0 .extended_lut = "off";
defparam \inst1|Selector6~0 .lut_mask = 64'h0202A2A20202A2A2;
defparam \inst1|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \inst|rf4|S1611|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N23
dffeas \inst|rf4|S169|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N50
dffeas \inst|rf4|S1612|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N48
cyclonev_lcell_comb \inst|m241|OU[11]~89 (
// Equation(s):
// \inst|m241|OU[11]~89_combout  = ( \inst|rf4|S1612|Q [11] & ( \inst|rf4|S1610|Q [11] & ( ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S169|Q [11]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1611|Q [11]))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [11] & ( \inst|rf4|S1610|Q [11] & ( (!\inst1|Selector6~0_combout  & (((\inst|rf4|S169|Q [11])) # (\inst1|Selector7~2_combout ))) # (\inst1|Selector6~0_combout  & (!\inst1|Selector7~2_combout  & (\inst|rf4|S1611|Q [11]))) ) ) ) # ( 
// \inst|rf4|S1612|Q [11] & ( !\inst|rf4|S1610|Q [11] & ( (!\inst1|Selector6~0_combout  & (!\inst1|Selector7~2_combout  & ((\inst|rf4|S169|Q [11])))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S1611|Q [11])) # (\inst1|Selector7~2_combout ))) ) ) ) # ( 
// !\inst|rf4|S1612|Q [11] & ( !\inst|rf4|S1610|Q [11] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & ((\inst|rf4|S169|Q [11]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S1611|Q [11])))) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst|rf4|S1611|Q [11]),
	.datad(!\inst|rf4|S169|Q [11]),
	.datae(!\inst|rf4|S1612|Q [11]),
	.dataf(!\inst|rf4|S1610|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~89 .extended_lut = "off";
defparam \inst|m241|OU[11]~89 .lut_mask = 64'h048C159D26AE37BF;
defparam \inst|m241|OU[11]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ))) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout )))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h001D001D331D331D;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N9
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 )))) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h0A1B0A1B2A3B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N50
dffeas \inst|rf4|S166|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N49
dffeas \inst|rf4|S165|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N30
cyclonev_lcell_comb \inst|rf4|S167|Q[11]~feeder (
// Equation(s):
// \inst|rf4|S167|Q[11]~feeder_combout  = ( \inst|m242|OU[11]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[11]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S167|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S167|Q[11]~feeder .extended_lut = "off";
defparam \inst|rf4|S167|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S167|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N32
dffeas \inst|rf4|S167|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S167|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N56
dffeas \inst|rf4|S168|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N54
cyclonev_lcell_comb \inst|m241|OU[11]~86 (
// Equation(s):
// \inst|m241|OU[11]~86_combout  = ( \inst|rf4|S168|Q [11] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S167|Q [11]) # (\inst1|Selector7~2_combout ) ) ) ) # ( !\inst|rf4|S168|Q [11] & ( \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & 
// \inst|rf4|S167|Q [11]) ) ) ) # ( \inst|rf4|S168|Q [11] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S165|Q [11]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S166|Q [11])) ) ) ) # ( !\inst|rf4|S168|Q [11] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S165|Q [11]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S166|Q [11])) ) ) )

	.dataa(!\inst|rf4|S166|Q [11]),
	.datab(!\inst|rf4|S165|Q [11]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S167|Q [11]),
	.datae(!\inst|rf4|S168|Q [11]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~86 .extended_lut = "off";
defparam \inst|m241|OU[11]~86 .lut_mask = 64'h3535353500F00FFF;
defparam \inst|m241|OU[11]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N37
dffeas \inst|rf4|S1613|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N44
dffeas \inst|rf4|S1614|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N8
dffeas \inst|rf4|S1615|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N26
dffeas \inst|rf4|S1616|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \inst|m241|OU[11]~85 (
// Equation(s):
// \inst|m241|OU[11]~85_combout  = ( \inst|rf4|S1616|Q [11] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S1615|Q [11]) # (\inst1|Selector7~2_combout ) ) ) ) # ( !\inst|rf4|S1616|Q [11] & ( \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & 
// \inst|rf4|S1615|Q [11]) ) ) ) # ( \inst|rf4|S1616|Q [11] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S1613|Q [11])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1614|Q [11]))) ) ) ) # ( !\inst|rf4|S1616|Q [11] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S1613|Q [11])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1614|Q [11]))) ) ) )

	.dataa(!\inst|rf4|S1613|Q [11]),
	.datab(!\inst|rf4|S1614|Q [11]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S1615|Q [11]),
	.datae(!\inst|rf4|S1616|Q [11]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~85 .extended_lut = "off";
defparam \inst|m241|OU[11]~85 .lut_mask = 64'h5353535300F00FFF;
defparam \inst|m241|OU[11]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N24
cyclonev_lcell_comb \inst|rf4|S161|Q[11]~feeder (
// Equation(s):
// \inst|rf4|S161|Q[11]~feeder_combout  = ( \inst|m242|OU[11]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[11]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S161|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S161|Q[11]~feeder .extended_lut = "off";
defparam \inst|rf4|S161|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S161|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N26
dffeas \inst|rf4|S161|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S161|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N22
dffeas \inst|rf4|S163|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \inst|rf4|S164|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N40
dffeas \inst|rf4|S162|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N0
cyclonev_lcell_comb \inst|m241|OU[11]~87 (
// Equation(s):
// \inst|m241|OU[11]~87_combout  = ( \inst|rf4|S164|Q [11] & ( \inst|rf4|S162|Q [11] & ( ((!\inst1|Selector6~0_combout  & (\inst|rf4|S161|Q [11])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S163|Q [11])))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S164|Q [11] & ( \inst|rf4|S162|Q [11] & ( (!\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout )) # (\inst|rf4|S161|Q [11]))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S163|Q [11] & !\inst1|Selector7~2_combout )))) ) ) ) # ( 
// \inst|rf4|S164|Q [11] & ( !\inst|rf4|S162|Q [11] & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S161|Q [11] & ((!\inst1|Selector7~2_combout )))) # (\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout ) # (\inst|rf4|S163|Q [11])))) ) ) ) # ( 
// !\inst|rf4|S164|Q [11] & ( !\inst|rf4|S162|Q [11] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & (\inst|rf4|S161|Q [11])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S163|Q [11]))))) ) ) )

	.dataa(!\inst|rf4|S161|Q [11]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S163|Q [11]),
	.datad(!\inst1|Selector7~2_combout ),
	.datae(!\inst|rf4|S164|Q [11]),
	.dataf(!\inst|rf4|S162|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~87 .extended_lut = "off";
defparam \inst|m241|OU[11]~87 .lut_mask = 64'h4700473347CC47FF;
defparam \inst|m241|OU[11]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \inst|m241|OU[11]~88 (
// Equation(s):
// \inst|m241|OU[11]~88_combout  = ( \inst1|Selector4~0_combout  & ( \inst|m241|OU[11]~87_combout  & ( \inst|m241|OU[11]~85_combout  ) ) ) # ( !\inst1|Selector4~0_combout  & ( \inst|m241|OU[11]~87_combout  & ( (!\inst1|Selector5~0_combout ) # 
// (\inst|m241|OU[11]~86_combout ) ) ) ) # ( \inst1|Selector4~0_combout  & ( !\inst|m241|OU[11]~87_combout  & ( \inst|m241|OU[11]~85_combout  ) ) ) # ( !\inst1|Selector4~0_combout  & ( !\inst|m241|OU[11]~87_combout  & ( (\inst|m241|OU[11]~86_combout  & 
// \inst1|Selector5~0_combout ) ) ) )

	.dataa(!\inst|m241|OU[11]~86_combout ),
	.datab(!\inst|m241|OU[11]~85_combout ),
	.datac(!\inst1|Selector5~0_combout ),
	.datad(gnd),
	.datae(!\inst1|Selector4~0_combout ),
	.dataf(!\inst|m241|OU[11]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~88 .extended_lut = "off";
defparam \inst|m241|OU[11]~88 .lut_mask = 64'h05053333F5F53333;
defparam \inst|m241|OU[11]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N54
cyclonev_lcell_comb \inst|m241|OU[11]~90 (
// Equation(s):
// \inst|m241|OU[11]~90_combout  = ( \inst|m241|OU[11]~6_combout  & ( (!\inst|m241|OU[11]~7_combout  & ((\inst|m241|OU[11]~88_combout ))) # (\inst|m241|OU[11]~7_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout )) ) ) # ( !\inst|m241|OU[11]~6_combout  & ( (\inst|m241|OU[11]~89_combout  & \inst|m241|OU[11]~7_combout ) ) )

	.dataa(!\inst|m241|OU[11]~89_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ),
	.datad(!\inst|m241|OU[11]~88_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[11]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~90 .extended_lut = "off";
defparam \inst|m241|OU[11]~90 .lut_mask = 64'h1111111103CF03CF;
defparam \inst|m241|OU[11]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA11|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA11|HA1|C~0_combout  = !\inst|fu|al16|a4|Add0~9_sumout  $ (!\inst|rf4|am4|Mux4~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|fu|al16|a4|Add0~9_sumout ),
	.datad(!\inst|rf4|am4|Mux4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA11|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA11|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA11|HA1|C~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \inst|fu|al16|a4|a|FA11|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux4~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux4~0_combout  = ( \inst1|WideOr3~0_combout  & ( \inst|m241|OU[11]~90_combout  & ( (!\inst|rf4|am4|Mux4~4_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # 
// (\inst|rf4|am4|Mux4~4_combout  & ((!\inst1|WideOr2~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) ) ) # ( !\inst1|WideOr3~0_combout  & ( \inst|m241|OU[11]~90_combout  & ( 
// !\inst|rf4|am4|Mux4~4_combout  $ (((!\inst1|WideOr2~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) ) ) # ( \inst1|WideOr3~0_combout  & ( !\inst|m241|OU[11]~90_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst|rf4|am4|Mux4~4_combout  $ (!\inst1|WideOr2~0_combout ))) ) ) ) # ( !\inst1|WideOr3~0_combout  & ( !\inst|m241|OU[11]~90_combout  & ( 
// (\inst|rf4|am4|Mux4~4_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst1|WideOr2~0_combout )) ) ) )

	.dataa(!\inst|rf4|am4|Mux4~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(gnd),
	.datae(!\inst1|WideOr3~0_combout ),
	.dataf(!\inst|m241|OU[11]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux4~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux4~0 .lut_mask = 64'h040448485959D9D9;
defparam \inst|fu|al16|l4|mu4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \inst|fu|al16|m2|OU[11]~10 (
// Equation(s):
// \inst|fu|al16|m2|OU[11]~10_combout  = ( \inst|fu|al16|a4|a|FA9|S~combout  & ( \inst|rf4|am4|Mux5~4_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA11|HA1|C~0_combout  $ ((!\inst|fu|al16|a4|Add0~13_sumout )))) # (\inst1|WideOr1~1_combout  
// & (((\inst|fu|al16|l4|mu4|Mux4~0_combout )))) ) ) ) # ( !\inst|fu|al16|a4|a|FA9|S~combout  & ( \inst|rf4|am4|Mux5~4_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA11|HA1|C~0_combout )) # (\inst1|WideOr1~1_combout  & 
// ((\inst|fu|al16|l4|mu4|Mux4~0_combout ))) ) ) ) # ( \inst|fu|al16|a4|a|FA9|S~combout  & ( !\inst|rf4|am4|Mux5~4_combout  & ( (!\inst1|WideOr1~1_combout  & (\inst|fu|al16|a4|a|FA11|HA1|C~0_combout )) # (\inst1|WideOr1~1_combout  & 
// ((\inst|fu|al16|l4|mu4|Mux4~0_combout ))) ) ) ) # ( !\inst|fu|al16|a4|a|FA9|S~combout  & ( !\inst|rf4|am4|Mux5~4_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA11|HA1|C~0_combout  $ ((!\inst|fu|al16|a4|Add0~13_sumout )))) # 
// (\inst1|WideOr1~1_combout  & (((\inst|fu|al16|l4|mu4|Mux4~0_combout )))) ) ) )

	.dataa(!\inst|fu|al16|a4|a|FA11|HA1|C~0_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|Add0~13_sumout ),
	.datad(!\inst|fu|al16|l4|mu4|Mux4~0_combout ),
	.datae(!\inst|fu|al16|a4|a|FA9|S~combout ),
	.dataf(!\inst|rf4|am4|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[11]~10 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[11]~10 .lut_mask = 64'h487B447788BB487B;
defparam \inst|fu|al16|m2|OU[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \inst|m242|OU[11]~55 (
// Equation(s):
// \inst|m242|OU[11]~55_combout  = ( \inst|rf4|am4|Mux5~4_combout  & ( (!\inst1|WideOr3~0_combout ) # ((\inst|rf4|am4|Mux3~4_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) ) ) # ( 
// !\inst|rf4|am4|Mux5~4_combout  & ( (\inst1|WideOr3~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst|rf4|am4|Mux3~4_combout )) ) )

	.dataa(gnd),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst|rf4|am4|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[11]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[11]~55 .extended_lut = "off";
defparam \inst|m242|OU[11]~55 .lut_mask = 64'h00300030CFFFCFFF;
defparam \inst|m242|OU[11]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \inst|m242|OU[11]~53 (
// Equation(s):
// \inst|m242|OU[11]~53_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ))) ) ) ) # ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[11]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[11]~53 .extended_lut = "off";
defparam \inst|m242|OU[11]~53 .lut_mask = 64'h0F000FFF55335533;
defparam \inst|m242|OU[11]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \inst|m242|OU[11]~54 (
// Equation(s):
// \inst|m242|OU[11]~54_combout  = ( \inst|m242|OU[15]~0_combout  & ( \inst|m242|OU[11]~53_combout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ) ) ) ) # ( !\inst|m242|OU[15]~0_combout  & ( \inst|m242|OU[11]~53_combout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] ) ) ) # ( 
// \inst|m242|OU[15]~0_combout  & ( !\inst|m242|OU[11]~53_combout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\inst|m242|OU[15]~0_combout ),
	.dataf(!\inst|m242|OU[11]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[11]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[11]~54 .extended_lut = "off";
defparam \inst|m242|OU[11]~54 .lut_mask = 64'h00005555FF00FF55;
defparam \inst|m242|OU[11]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \inst|m242|OU[11]~56 (
// Equation(s):
// \inst|m242|OU[11]~56_combout  = ( \inst|m242|OU[11]~54_combout  & ( ((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|m2|OU[11]~10_combout )) # (\inst1|Decoder0~0_combout  & ((\inst|m242|OU[11]~55_combout )))) # (\inst1|Decoder1~1_combout ) ) ) # ( 
// !\inst|m242|OU[11]~54_combout  & ( (!\inst1|Decoder1~1_combout  & ((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|m2|OU[11]~10_combout )) # (\inst1|Decoder0~0_combout  & ((\inst|m242|OU[11]~55_combout ))))) ) )

	.dataa(!\inst1|Decoder0~0_combout ),
	.datab(!\inst1|Decoder1~1_combout ),
	.datac(!\inst|fu|al16|m2|OU[11]~10_combout ),
	.datad(!\inst|m242|OU[11]~55_combout ),
	.datae(gnd),
	.dataf(!\inst|m242|OU[11]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[11]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[11]~56 .extended_lut = "off";
defparam \inst|m242|OU[11]~56 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \inst|m242|OU[11]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N35
dffeas \inst|rf4|S1610|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[11]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N27
cyclonev_lcell_comb \inst|rf4|am4|Mux4~2 (
// Equation(s):
// \inst|rf4|am4|Mux4~2_combout  = ( \inst|rf4|S1611|Q [11] & ( \inst|rf4|S1612|Q [11] & ( ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S169|Q [11]))) # (\inst1|Selector3~0_combout  & (\inst|rf4|S1610|Q [11]))) # (\inst1|Selector2~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1611|Q [11] & ( \inst|rf4|S1612|Q [11] & ( (!\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S169|Q [11]))) # (\inst1|Selector3~0_combout  & (\inst|rf4|S1610|Q [11])))) # (\inst1|Selector2~0_combout  & 
// (((\inst1|Selector3~0_combout )))) ) ) ) # ( \inst|rf4|S1611|Q [11] & ( !\inst|rf4|S1612|Q [11] & ( (!\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S169|Q [11]))) # (\inst1|Selector3~0_combout  & (\inst|rf4|S1610|Q [11])))) # 
// (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )))) ) ) ) # ( !\inst|rf4|S1611|Q [11] & ( !\inst|rf4|S1612|Q [11] & ( (!\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & ((\inst|rf4|S169|Q [11]))) # (\inst1|Selector3~0_combout  
// & (\inst|rf4|S1610|Q [11])))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S1610|Q [11]),
	.datac(!\inst|rf4|S169|Q [11]),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S1611|Q [11]),
	.dataf(!\inst|rf4|S1612|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~2 .lut_mask = 64'h0A225F220A775F77;
defparam \inst|rf4|am4|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N6
cyclonev_lcell_comb \inst|rf4|am4|Mux4~3 (
// Equation(s):
// \inst|rf4|am4|Mux4~3_combout  = ( \inst|rf4|S1615|Q [11] & ( \inst|rf4|S1613|Q [11] & ( (!\inst1|Selector3~0_combout ) # ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S1614|Q [11]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1616|Q [11]))) ) ) ) # ( 
// !\inst|rf4|S1615|Q [11] & ( \inst|rf4|S1613|Q [11] & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout ) # (\inst|rf4|S1614|Q [11])))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1616|Q [11] & ((\inst1|Selector3~0_combout )))) ) ) ) # ( 
// \inst|rf4|S1615|Q [11] & ( !\inst|rf4|S1613|Q [11] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S1614|Q [11] & \inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # (\inst|rf4|S1616|Q [11]))) ) ) ) # ( 
// !\inst|rf4|S1615|Q [11] & ( !\inst|rf4|S1613|Q [11] & ( (\inst1|Selector3~0_combout  & ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S1614|Q [11]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1616|Q [11])))) ) ) )

	.dataa(!\inst|rf4|S1616|Q [11]),
	.datab(!\inst|rf4|S1614|Q [11]),
	.datac(!\inst1|Selector2~0_combout ),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S1615|Q [11]),
	.dataf(!\inst|rf4|S1613|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~3 .lut_mask = 64'h00350F35F035FF35;
defparam \inst|rf4|am4|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N39
cyclonev_lcell_comb \inst|rf4|am4|Mux4~0 (
// Equation(s):
// \inst|rf4|am4|Mux4~0_combout  = ( \inst|rf4|S162|Q [11] & ( \inst|rf4|S163|Q [11] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout ) # (\inst|rf4|S161|Q [11])))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # 
// (\inst|rf4|S164|Q [11]))) ) ) ) # ( !\inst|rf4|S162|Q [11] & ( \inst|rf4|S163|Q [11] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S161|Q [11] & !\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # 
// (\inst|rf4|S164|Q [11]))) ) ) ) # ( \inst|rf4|S162|Q [11] & ( !\inst|rf4|S163|Q [11] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout ) # (\inst|rf4|S161|Q [11])))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S164|Q [11] & 
// ((\inst1|Selector3~0_combout )))) ) ) ) # ( !\inst|rf4|S162|Q [11] & ( !\inst|rf4|S163|Q [11] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S161|Q [11] & !\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S164|Q [11] & 
// ((\inst1|Selector3~0_combout )))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S164|Q [11]),
	.datac(!\inst|rf4|S161|Q [11]),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S162|Q [11]),
	.dataf(!\inst|rf4|S163|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \inst|rf4|am4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \inst|rf4|am4|Mux4~1 (
// Equation(s):
// \inst|rf4|am4|Mux4~1_combout  = ( \inst|rf4|S166|Q [11] & ( \inst|rf4|S165|Q [11] & ( (!\inst1|Selector2~0_combout ) # ((!\inst1|Selector3~0_combout  & (\inst|rf4|S167|Q [11])) # (\inst1|Selector3~0_combout  & ((\inst|rf4|S168|Q [11])))) ) ) ) # ( 
// !\inst|rf4|S166|Q [11] & ( \inst|rf4|S165|Q [11] & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & (\inst|rf4|S167|Q [11])) # (\inst1|Selector3~0_combout  & 
// ((\inst|rf4|S168|Q [11]))))) ) ) ) # ( \inst|rf4|S166|Q [11] & ( !\inst|rf4|S165|Q [11] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & (\inst|rf4|S167|Q [11])) # 
// (\inst1|Selector3~0_combout  & ((\inst|rf4|S168|Q [11]))))) ) ) ) # ( !\inst|rf4|S166|Q [11] & ( !\inst|rf4|S165|Q [11] & ( (\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & (\inst|rf4|S167|Q [11])) # (\inst1|Selector3~0_combout  & 
// ((\inst|rf4|S168|Q [11]))))) ) ) )

	.dataa(!\inst|rf4|S167|Q [11]),
	.datab(!\inst|rf4|S168|Q [11]),
	.datac(!\inst1|Selector2~0_combout ),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S166|Q [11]),
	.dataf(!\inst|rf4|S165|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \inst|rf4|am4|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N18
cyclonev_lcell_comb \inst|rf4|am4|Mux4~4 (
// Equation(s):
// \inst|rf4|am4|Mux4~4_combout  = ( \inst|rf4|am4|Mux4~1_combout  & ( \inst1|Selector0~0_combout  & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|am4|Mux4~2_combout )) # (\inst1|Selector1~0_combout  & ((\inst|rf4|am4|Mux4~3_combout ))) ) ) ) # ( 
// !\inst|rf4|am4|Mux4~1_combout  & ( \inst1|Selector0~0_combout  & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|am4|Mux4~2_combout )) # (\inst1|Selector1~0_combout  & ((\inst|rf4|am4|Mux4~3_combout ))) ) ) ) # ( \inst|rf4|am4|Mux4~1_combout  & ( 
// !\inst1|Selector0~0_combout  & ( (\inst|rf4|am4|Mux4~0_combout ) # (\inst1|Selector1~0_combout ) ) ) ) # ( !\inst|rf4|am4|Mux4~1_combout  & ( !\inst1|Selector0~0_combout  & ( (!\inst1|Selector1~0_combout  & \inst|rf4|am4|Mux4~0_combout ) ) ) )

	.dataa(!\inst|rf4|am4|Mux4~2_combout ),
	.datab(!\inst|rf4|am4|Mux4~3_combout ),
	.datac(!\inst1|Selector1~0_combout ),
	.datad(!\inst|rf4|am4|Mux4~0_combout ),
	.datae(!\inst|rf4|am4|Mux4~1_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~4 .lut_mask = 64'h00F00FFF53535353;
defparam \inst|rf4|am4|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N21
cyclonev_lcell_comb \inst3|Add0~78 (
// Equation(s):
// \inst3|Add0~78_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout  & ( (!\inst1|Decoder1~3_combout ) # (\inst|rf4|am4|Mux4~4_combout ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout  & ( (\inst|rf4|am4|Mux4~4_combout  & \inst1|Decoder1~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux4~4_combout ),
	.datad(!\inst1|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~78 .extended_lut = "off";
defparam \inst3|Add0~78 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst3|Add0~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N35
dffeas \inst3|PC[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[11] .is_wysiwyg = "true";
defparam \inst3|PC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N15
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  & ( 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout 
//  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) ) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  
// & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h00BB44FF08080808;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N6
cyclonev_lcell_comb \inst1|Selector5~0 (
// Equation(s):
// \inst1|Selector5~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  & ( (!\inst1|Selector7~1_combout  & ((!\inst1|Selector7~0_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  & ( (!\inst1|Selector7~1_combout  & 
// (\inst1|Selector7~0_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout )) ) )

	.dataa(!\inst1|Selector7~1_combout ),
	.datab(!\inst1|Selector7~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector5~0 .extended_lut = "off";
defparam \inst1|Selector5~0 .lut_mask = 64'h020202028A8A8A8A;
defparam \inst1|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \inst|m241|OU[11]~6 (
// Equation(s):
// \inst|m241|OU[11]~6_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( (!\inst|m241|OU[11]~2_combout  & ((!\inst1|Selector4~0_combout ) # (\inst1|Selector5~0_combout ))) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( (!\inst|m241|OU[11]~2_combout  & (((!\inst1|Selector4~0_combout ) # (\inst1|WideOr0~0_combout )) # (\inst1|Selector5~0_combout ))) ) )

	.dataa(!\inst1|Selector5~0_combout ),
	.datab(!\inst1|Selector4~0_combout ),
	.datac(!\inst1|WideOr0~0_combout ),
	.datad(!\inst|m241|OU[11]~2_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~6 .extended_lut = "off";
defparam \inst|m241|OU[11]~6 .lut_mask = 64'hDF00DF00DD00DD00;
defparam \inst|m241|OU[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N39
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h111111110303CFCF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ) ) ) 
// ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2]) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h303035353030F5F5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N11
dffeas \inst|rf4|S169|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N41
dffeas \inst|rf4|S1610|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N44
dffeas \inst|rf4|S1612|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N0
cyclonev_lcell_comb \inst|rf4|S1611|Q[10]~feeder (
// Equation(s):
// \inst|rf4|S1611|Q[10]~feeder_combout  = ( \inst|m242|OU[10]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[10]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1611|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1611|Q[10]~feeder .extended_lut = "off";
defparam \inst|rf4|S1611|Q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S1611|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N2
dffeas \inst|rf4|S1611|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1611|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N42
cyclonev_lcell_comb \inst|m241|OU[10]~83 (
// Equation(s):
// \inst|m241|OU[10]~83_combout  = ( \inst|rf4|S1612|Q [10] & ( \inst|rf4|S1611|Q [10] & ( ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [10])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1610|Q [10])))) # (\inst1|Selector6~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [10] & ( \inst|rf4|S1611|Q [10] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [10])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1610|Q [10]))))) # (\inst1|Selector6~0_combout  & 
// (!\inst1|Selector7~2_combout )) ) ) ) # ( \inst|rf4|S1612|Q [10] & ( !\inst|rf4|S1611|Q [10] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [10])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1610|Q [10]))))) # 
// (\inst1|Selector6~0_combout  & (\inst1|Selector7~2_combout )) ) ) ) # ( !\inst|rf4|S1612|Q [10] & ( !\inst|rf4|S1611|Q [10] & ( (!\inst1|Selector6~0_combout  & ((!\inst1|Selector7~2_combout  & (\inst|rf4|S169|Q [10])) # (\inst1|Selector7~2_combout  & 
// ((\inst|rf4|S1610|Q [10]))))) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst|rf4|S169|Q [10]),
	.datad(!\inst|rf4|S1610|Q [10]),
	.datae(!\inst|rf4|S1612|Q [10]),
	.dataf(!\inst|rf4|S1611|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~83 .extended_lut = "off";
defparam \inst|m241|OU[10]~83 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \inst|m241|OU[10]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \inst|rf4|S1614|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N26
dffeas \inst|rf4|S1615|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N50
dffeas \inst|rf4|S1616|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N35
dffeas \inst|rf4|S1613|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N48
cyclonev_lcell_comb \inst|m241|OU[10]~79 (
// Equation(s):
// \inst|m241|OU[10]~79_combout  = ( \inst|rf4|S1616|Q [10] & ( \inst|rf4|S1613|Q [10] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout ) # (\inst|rf4|S1615|Q [10])))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout )) # 
// (\inst|rf4|S1614|Q [10]))) ) ) ) # ( !\inst|rf4|S1616|Q [10] & ( \inst|rf4|S1613|Q [10] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout ) # (\inst|rf4|S1615|Q [10])))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1614|Q [10] & 
// ((!\inst1|Selector6~0_combout )))) ) ) ) # ( \inst|rf4|S1616|Q [10] & ( !\inst|rf4|S1613|Q [10] & ( (!\inst1|Selector7~2_combout  & (((\inst|rf4|S1615|Q [10] & \inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout 
// )) # (\inst|rf4|S1614|Q [10]))) ) ) ) # ( !\inst|rf4|S1616|Q [10] & ( !\inst|rf4|S1613|Q [10] & ( (!\inst1|Selector7~2_combout  & (((\inst|rf4|S1615|Q [10] & \inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S1614|Q [10] & 
// ((!\inst1|Selector6~0_combout )))) ) ) )

	.dataa(!\inst|rf4|S1614|Q [10]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst|rf4|S1615|Q [10]),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S1616|Q [10]),
	.dataf(!\inst|rf4|S1613|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~79 .extended_lut = "off";
defparam \inst|m241|OU[10]~79 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \inst|m241|OU[10]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N44
dffeas \inst|rf4|S162|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N57
cyclonev_lcell_comb \inst|rf4|S163|Q[10]~feeder (
// Equation(s):
// \inst|rf4|S163|Q[10]~feeder_combout  = ( \inst|m242|OU[10]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[10]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S163|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S163|Q[10]~feeder .extended_lut = "off";
defparam \inst|rf4|S163|Q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S163|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N59
dffeas \inst|rf4|S163|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S163|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N46
dffeas \inst|rf4|S164|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N14
dffeas \inst|rf4|S161|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N45
cyclonev_lcell_comb \inst|m241|OU[10]~81 (
// Equation(s):
// \inst|m241|OU[10]~81_combout  = ( \inst|rf4|S164|Q [10] & ( \inst|rf4|S161|Q [10] & ( (!\inst1|Selector6~0_combout  & (((!\inst1|Selector7~2_combout )) # (\inst|rf4|S162|Q [10]))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S163|Q [10]) # 
// (\inst1|Selector7~2_combout )))) ) ) ) # ( !\inst|rf4|S164|Q [10] & ( \inst|rf4|S161|Q [10] & ( (!\inst1|Selector6~0_combout  & (((!\inst1|Selector7~2_combout )) # (\inst|rf4|S162|Q [10]))) # (\inst1|Selector6~0_combout  & (((!\inst1|Selector7~2_combout  
// & \inst|rf4|S163|Q [10])))) ) ) ) # ( \inst|rf4|S164|Q [10] & ( !\inst|rf4|S161|Q [10] & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S162|Q [10] & (\inst1|Selector7~2_combout ))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S163|Q [10]) # 
// (\inst1|Selector7~2_combout )))) ) ) ) # ( !\inst|rf4|S164|Q [10] & ( !\inst|rf4|S161|Q [10] & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S162|Q [10] & (\inst1|Selector7~2_combout ))) # (\inst1|Selector6~0_combout  & (((!\inst1|Selector7~2_combout  & 
// \inst|rf4|S163|Q [10])))) ) ) )

	.dataa(!\inst|rf4|S162|Q [10]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S163|Q [10]),
	.datae(!\inst|rf4|S164|Q [10]),
	.dataf(!\inst|rf4|S161|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~81 .extended_lut = "off";
defparam \inst|m241|OU[10]~81 .lut_mask = 64'h04340737C4F4C7F7;
defparam \inst|m241|OU[10]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \inst|rf4|S166|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N18
cyclonev_lcell_comb \inst|rf4|S167|Q[10]~feeder (
// Equation(s):
// \inst|rf4|S167|Q[10]~feeder_combout  = ( \inst|m242|OU[10]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[10]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S167|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S167|Q[10]~feeder .extended_lut = "off";
defparam \inst|rf4|S167|Q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S167|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N20
dffeas \inst|rf4|S167|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S167|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N31
dffeas \inst|rf4|S168|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N30
cyclonev_lcell_comb \inst|m241|OU[10]~80 (
// Equation(s):
// \inst|m241|OU[10]~80_combout  = ( \inst|rf4|S168|Q [10] & ( \inst1|Selector7~2_combout  & ( (\inst1|Selector6~0_combout ) # (\inst|rf4|S166|Q [10]) ) ) ) # ( !\inst|rf4|S168|Q [10] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S166|Q [10] & 
// !\inst1|Selector6~0_combout ) ) ) ) # ( \inst|rf4|S168|Q [10] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S165|Q [10])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [10]))) ) ) ) # ( !\inst|rf4|S168|Q [10] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S165|Q [10])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S167|Q [10]))) ) ) )

	.dataa(!\inst|rf4|S166|Q [10]),
	.datab(!\inst|rf4|S165|Q [10]),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S167|Q [10]),
	.datae(!\inst|rf4|S168|Q [10]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~80 .extended_lut = "off";
defparam \inst|m241|OU[10]~80 .lut_mask = 64'h303F303F50505F5F;
defparam \inst|m241|OU[10]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N15
cyclonev_lcell_comb \inst|m241|OU[10]~82 (
// Equation(s):
// \inst|m241|OU[10]~82_combout  = ( \inst|m241|OU[10]~80_combout  & ( \inst1|Selector5~0_combout  & ( (!\inst1|Selector4~0_combout ) # (\inst|m241|OU[10]~79_combout ) ) ) ) # ( !\inst|m241|OU[10]~80_combout  & ( \inst1|Selector5~0_combout  & ( 
// (\inst|m241|OU[10]~79_combout  & \inst1|Selector4~0_combout ) ) ) ) # ( \inst|m241|OU[10]~80_combout  & ( !\inst1|Selector5~0_combout  & ( (!\inst1|Selector4~0_combout  & ((\inst|m241|OU[10]~81_combout ))) # (\inst1|Selector4~0_combout  & 
// (\inst|m241|OU[10]~79_combout )) ) ) ) # ( !\inst|m241|OU[10]~80_combout  & ( !\inst1|Selector5~0_combout  & ( (!\inst1|Selector4~0_combout  & ((\inst|m241|OU[10]~81_combout ))) # (\inst1|Selector4~0_combout  & (\inst|m241|OU[10]~79_combout )) ) ) )

	.dataa(!\inst|m241|OU[10]~79_combout ),
	.datab(!\inst1|Selector4~0_combout ),
	.datac(!\inst|m241|OU[10]~81_combout ),
	.datad(gnd),
	.datae(!\inst|m241|OU[10]~80_combout ),
	.dataf(!\inst1|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~82 .extended_lut = "off";
defparam \inst|m241|OU[10]~82 .lut_mask = 64'h1D1D1D1D1111DDDD;
defparam \inst|m241|OU[10]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N36
cyclonev_lcell_comb \inst|m241|OU[10]~84 (
// Equation(s):
// \inst|m241|OU[10]~84_combout  = ( \inst|m241|OU[11]~7_combout  & ( \inst|m241|OU[10]~82_combout  & ( (!\inst|m241|OU[11]~6_combout  & ((\inst|m241|OU[10]~83_combout ))) # (\inst|m241|OU[11]~6_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst|m241|OU[11]~7_combout  & ( \inst|m241|OU[10]~82_combout  & ( \inst|m241|OU[11]~6_combout  ) ) ) # ( \inst|m241|OU[11]~7_combout  & ( 
// !\inst|m241|OU[10]~82_combout  & ( (!\inst|m241|OU[11]~6_combout  & ((\inst|m241|OU[10]~83_combout ))) # (\inst|m241|OU[11]~6_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[10]~83_combout ),
	.datae(!\inst|m241|OU[11]~7_combout ),
	.dataf(!\inst|m241|OU[10]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~84 .extended_lut = "off";
defparam \inst|m241|OU[10]~84 .lut_mask = 64'h000011BB555511BB;
defparam \inst|m241|OU[10]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N54
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux5~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux5~0_combout  = ( \inst|rf4|am4|Mux5~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[10]~84_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (((\inst|m241|OU[10]~84_combout )))) ) ) # ( !\inst|rf4|am4|Mux5~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[10]~84_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[10]~84_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[10]~84_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux5~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux5~0 .lut_mask = 64'h044C044C48F348F3;
defparam \inst|fu|al16|l4|mu4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \inst|fu|al16|m2|OU[10]~9 (
// Equation(s):
// \inst|fu|al16|m2|OU[10]~9_combout  = ( \inst1|WideOr1~1_combout  & ( \inst|fu|al16|a4|Add0~53_sumout  & ( \inst|fu|al16|l4|mu4|Mux5~0_combout  ) ) ) # ( !\inst1|WideOr1~1_combout  & ( \inst|fu|al16|a4|Add0~53_sumout  & ( 
// !\inst|fu|al16|a4|a|FA10|HA1|C~0_combout  $ (((\inst|fu|al16|a4|a|FA8|S~combout  & !\inst|rf4|am4|Mux6~4_combout ))) ) ) ) # ( \inst1|WideOr1~1_combout  & ( !\inst|fu|al16|a4|Add0~53_sumout  & ( \inst|fu|al16|l4|mu4|Mux5~0_combout  ) ) ) # ( 
// !\inst1|WideOr1~1_combout  & ( !\inst|fu|al16|a4|Add0~53_sumout  & ( !\inst|fu|al16|a4|a|FA10|HA1|C~0_combout  $ (((!\inst|rf4|am4|Mux6~4_combout ) # (\inst|fu|al16|a4|a|FA8|S~combout ))) ) ) )

	.dataa(!\inst|fu|al16|l4|mu4|Mux5~0_combout ),
	.datab(!\inst|fu|al16|a4|a|FA8|S~combout ),
	.datac(!\inst|rf4|am4|Mux6~4_combout ),
	.datad(!\inst|fu|al16|a4|a|FA10|HA1|C~0_combout ),
	.datae(!\inst1|WideOr1~1_combout ),
	.dataf(!\inst|fu|al16|a4|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[10]~9 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[10]~9 .lut_mask = 64'h0CF35555CF305555;
defparam \inst|fu|al16|m2|OU[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y5_N36
cyclonev_lcell_comb \inst|m242|OU[10]~49 (
// Equation(s):
// \inst|m242|OU[10]~49_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout 
// )))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )))) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout 
// )))) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[10]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[10]~49 .extended_lut = "off";
defparam \inst|m242|OU[10]~49 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \inst|m242|OU[10]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \inst|m242|OU[10]~50 (
// Equation(s):
// \inst|m242|OU[10]~50_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74  & ( ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst|m242|OU[10]~49_combout )) # (\inst|m242|OU[15]~0_combout ) ) 
// ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst|m242|OU[10]~49_combout ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(gnd),
	.datac(!\inst|m242|OU[10]~49_combout ),
	.datad(!\inst|m242|OU[15]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[10]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[10]~50 .extended_lut = "off";
defparam \inst|m242|OU[10]~50 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \inst|m242|OU[10]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N9
cyclonev_lcell_comb \inst|m242|OU[10]~51 (
// Equation(s):
// \inst|m242|OU[10]~51_combout  = ( \inst|rf4|am4|Mux6~4_combout  & ( (!\inst1|WideOr3~0_combout ) # ((\inst|rf4|am4|Mux4~4_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) ) ) # ( 
// !\inst|rf4|am4|Mux6~4_combout  & ( (\inst1|WideOr3~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst|rf4|am4|Mux4~4_combout )) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst|rf4|am4|Mux4~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[10]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[10]~51 .extended_lut = "off";
defparam \inst|m242|OU[10]~51 .lut_mask = 64'h04040404BFBFBFBF;
defparam \inst|m242|OU[10]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N15
cyclonev_lcell_comb \inst|m242|OU[10]~52 (
// Equation(s):
// \inst|m242|OU[10]~52_combout  = ( \inst|m242|OU[10]~51_combout  & ( (!\inst1|Decoder1~1_combout  & (((\inst1|Decoder0~0_combout )) # (\inst|fu|al16|m2|OU[10]~9_combout ))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[10]~50_combout )))) ) ) # ( 
// !\inst|m242|OU[10]~51_combout  & ( (!\inst1|Decoder1~1_combout  & (\inst|fu|al16|m2|OU[10]~9_combout  & ((!\inst1|Decoder0~0_combout )))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[10]~50_combout )))) ) )

	.dataa(!\inst1|Decoder1~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[10]~9_combout ),
	.datac(!\inst|m242|OU[10]~50_combout ),
	.datad(!\inst1|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\inst|m242|OU[10]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[10]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[10]~52 .extended_lut = "off";
defparam \inst|m242|OU[10]~52 .lut_mask = 64'h2705270527AF27AF;
defparam \inst|m242|OU[10]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N47
dffeas \inst|rf4|S165|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[10]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N33
cyclonev_lcell_comb \inst|rf4|am4|Mux5~0 (
// Equation(s):
// \inst|rf4|am4|Mux5~0_combout  = ( \inst|rf4|S1613|Q [10] & ( \inst1|Selector1~0_combout  & ( (\inst1|Selector0~0_combout ) # (\inst|rf4|S165|Q [10]) ) ) ) # ( !\inst|rf4|S1613|Q [10] & ( \inst1|Selector1~0_combout  & ( (\inst|rf4|S165|Q [10] & 
// !\inst1|Selector0~0_combout ) ) ) ) # ( \inst|rf4|S1613|Q [10] & ( !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S161|Q [10])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S169|Q [10]))) ) ) ) # ( !\inst|rf4|S1613|Q [10] & ( 
// !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S161|Q [10])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S169|Q [10]))) ) ) )

	.dataa(!\inst|rf4|S165|Q [10]),
	.datab(!\inst|rf4|S161|Q [10]),
	.datac(!\inst|rf4|S169|Q [10]),
	.datad(!\inst1|Selector0~0_combout ),
	.datae(!\inst|rf4|S1613|Q [10]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~0 .lut_mask = 64'h330F330F550055FF;
defparam \inst|rf4|am4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N36
cyclonev_lcell_comb \inst|rf4|am4|Mux5~3 (
// Equation(s):
// \inst|rf4|am4|Mux5~3_combout  = ( \inst|rf4|S168|Q [10] & ( \inst1|Selector0~0_combout  & ( (!\inst1|Selector1~0_combout  & ((\inst|rf4|S1612|Q [10]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S1616|Q [10])) ) ) ) # ( !\inst|rf4|S168|Q [10] & ( 
// \inst1|Selector0~0_combout  & ( (!\inst1|Selector1~0_combout  & ((\inst|rf4|S1612|Q [10]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S1616|Q [10])) ) ) ) # ( \inst|rf4|S168|Q [10] & ( !\inst1|Selector0~0_combout  & ( (\inst1|Selector1~0_combout ) # 
// (\inst|rf4|S164|Q [10]) ) ) ) # ( !\inst|rf4|S168|Q [10] & ( !\inst1|Selector0~0_combout  & ( (\inst|rf4|S164|Q [10] & !\inst1|Selector1~0_combout ) ) ) )

	.dataa(!\inst|rf4|S1616|Q [10]),
	.datab(!\inst|rf4|S1612|Q [10]),
	.datac(!\inst|rf4|S164|Q [10]),
	.datad(!\inst1|Selector1~0_combout ),
	.datae(!\inst|rf4|S168|Q [10]),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~3 .lut_mask = 64'h0F000FFF33553355;
defparam \inst|rf4|am4|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N24
cyclonev_lcell_comb \inst|rf4|am4|Mux5~2 (
// Equation(s):
// \inst|rf4|am4|Mux5~2_combout  = ( \inst|rf4|S1615|Q [10] & ( \inst|rf4|S1611|Q [10] & ( ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S163|Q [10]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S167|Q [10]))) # (\inst1|Selector0~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1615|Q [10] & ( \inst|rf4|S1611|Q [10] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S163|Q [10]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S167|Q [10])))) # (\inst1|Selector0~0_combout  & 
// (((!\inst1|Selector1~0_combout )))) ) ) ) # ( \inst|rf4|S1615|Q [10] & ( !\inst|rf4|S1611|Q [10] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S163|Q [10]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S167|Q [10])))) # 
// (\inst1|Selector0~0_combout  & (((\inst1|Selector1~0_combout )))) ) ) ) # ( !\inst|rf4|S1615|Q [10] & ( !\inst|rf4|S1611|Q [10] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & ((\inst|rf4|S163|Q [10]))) # (\inst1|Selector1~0_combout  
// & (\inst|rf4|S167|Q [10])))) ) ) )

	.dataa(!\inst|rf4|S167|Q [10]),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst|rf4|S163|Q [10]),
	.datad(!\inst1|Selector1~0_combout ),
	.datae(!\inst|rf4|S1615|Q [10]),
	.dataf(!\inst|rf4|S1611|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~2 .lut_mask = 64'h0C440C773F443F77;
defparam \inst|rf4|am4|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N12
cyclonev_lcell_comb \inst|rf4|am4|Mux5~1 (
// Equation(s):
// \inst|rf4|am4|Mux5~1_combout  = ( \inst|rf4|S1614|Q [10] & ( \inst|rf4|S1610|Q [10] & ( ((!\inst1|Selector1~0_combout  & (\inst|rf4|S162|Q [10])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S166|Q [10])))) # (\inst1|Selector0~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1614|Q [10] & ( \inst|rf4|S1610|Q [10] & ( (!\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout )) # (\inst|rf4|S162|Q [10]))) # (\inst1|Selector1~0_combout  & (((\inst|rf4|S166|Q [10] & !\inst1|Selector0~0_combout )))) ) ) ) # ( 
// \inst|rf4|S1614|Q [10] & ( !\inst|rf4|S1610|Q [10] & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|S162|Q [10] & ((!\inst1|Selector0~0_combout )))) # (\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout ) # (\inst|rf4|S166|Q [10])))) ) ) ) # ( 
// !\inst|rf4|S1614|Q [10] & ( !\inst|rf4|S1610|Q [10] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S162|Q [10])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S166|Q [10]))))) ) ) )

	.dataa(!\inst1|Selector1~0_combout ),
	.datab(!\inst|rf4|S162|Q [10]),
	.datac(!\inst|rf4|S166|Q [10]),
	.datad(!\inst1|Selector0~0_combout ),
	.datae(!\inst|rf4|S1614|Q [10]),
	.dataf(!\inst|rf4|S1610|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~1 .lut_mask = 64'h2700275527AA27FF;
defparam \inst|rf4|am4|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N45
cyclonev_lcell_comb \inst|rf4|am4|Mux5~4 (
// Equation(s):
// \inst|rf4|am4|Mux5~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux5~1_combout  & ( (!\inst1|Selector2~0_combout ) # (\inst|rf4|am4|Mux5~3_combout ) ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux5~1_combout  & ( 
// (!\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux5~0_combout )) # (\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux5~2_combout ))) ) ) ) # ( \inst1|Selector3~0_combout  & ( !\inst|rf4|am4|Mux5~1_combout  & ( (\inst|rf4|am4|Mux5~3_combout  & 
// \inst1|Selector2~0_combout ) ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst|rf4|am4|Mux5~1_combout  & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux5~0_combout )) # (\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux5~2_combout ))) ) ) )

	.dataa(!\inst|rf4|am4|Mux5~0_combout ),
	.datab(!\inst|rf4|am4|Mux5~3_combout ),
	.datac(!\inst|rf4|am4|Mux5~2_combout ),
	.datad(!\inst1|Selector2~0_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst|rf4|am4|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~4 .lut_mask = 64'h550F0033550FFF33;
defparam \inst|rf4|am4|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N33
cyclonev_lcell_comb \inst3|Add0~77 (
// Equation(s):
// \inst3|Add0~77_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout  & ( (!\inst1|Decoder1~3_combout ) # (\inst|rf4|am4|Mux5~4_combout ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout  & ( (\inst|rf4|am4|Mux5~4_combout  & \inst1|Decoder1~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux5~4_combout ),
	.datad(!\inst1|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~77 .extended_lut = "off";
defparam \inst3|Add0~77 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst3|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N32
dffeas \inst3|PC[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[10] .is_wysiwyg = "true";
defparam \inst3|PC[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout 
//  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h000035350F0F3535;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N18
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h555F555F03030303;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N57
cyclonev_lcell_comb \inst3|Add0~76 (
// Equation(s):
// \inst3|Add0~76_combout  = ( \inst|rf4|am4|Mux6~4_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ) # (\inst1|Decoder1~3_combout ) ) ) # ( !\inst|rf4|am4|Mux6~4_combout  & ( 
// (!\inst1|Decoder1~3_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\inst1|Decoder1~3_combout ),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~76 .extended_lut = "off";
defparam \inst3|Add0~76 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \inst3|Add0~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \inst3|PC[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[9] .is_wysiwyg = "true";
defparam \inst3|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \inst1|dest_sel[0]~8 (
// Equation(s):
// \inst1|dest_sel[0]~8_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  & ( 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  & ( 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[0]~8 .extended_lut = "off";
defparam \inst1|dest_sel[0]~8 .lut_mask = 64'h4400770044FF77FF;
defparam \inst1|dest_sel[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \inst1|dest_sel[0]~9 (
// Equation(s):
// \inst1|dest_sel[0]~9_combout  = ( \inst1|dest_sel[0]~8_combout  & ( \inst1|dest_sel[3]~4_combout  & ( (!\inst1|dest_sel[3]~3_combout ) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout )) ) ) ) # ( !\inst1|dest_sel[0]~8_combout  & ( \inst1|dest_sel[3]~4_combout  & ( (\inst1|dest_sel[3]~3_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout )) ) ) ) # ( \inst1|dest_sel[0]~8_combout  & ( !\inst1|dest_sel[3]~4_combout 
//  & ( (\inst1|dest_sel[3]~3_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ) ) ) ) # ( !\inst1|dest_sel[0]~8_combout  & ( !\inst1|dest_sel[3]~4_combout  & ( (\inst1|dest_sel[3]~3_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ) ) ) )

	.dataa(!\inst1|dest_sel[3]~3_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ),
	.datae(!\inst1|dest_sel[0]~8_combout ),
	.dataf(!\inst1|dest_sel[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[0]~9 .extended_lut = "off";
defparam \inst1|dest_sel[0]~9 .lut_mask = 64'h005500550101ABAB;
defparam \inst1|dest_sel[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N51
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~12 (
// Equation(s):
// \inst|rf4|decode|Decoder0~12_combout  = ( \inst1|dest_sel[3]~11_combout  & ( (!\inst1|WideOr4~0_combout  & (\inst1|dest_sel[2]~5_combout  & (!\inst1|dest_sel[0]~9_combout  & !\inst1|dest_sel[1]~7_combout ))) ) )

	.dataa(!\inst1|WideOr4~0_combout ),
	.datab(!\inst1|dest_sel[2]~5_combout ),
	.datac(!\inst1|dest_sel[0]~9_combout ),
	.datad(!\inst1|dest_sel[1]~7_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~12 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~12 .lut_mask = 64'h0000000020002000;
defparam \inst|rf4|decode|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N38
dffeas \inst|rf4|S1613|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1613|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N32
dffeas \inst|rf4|S1614|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N26
dffeas \inst|rf4|S1616|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N30
cyclonev_lcell_comb \inst|m241|OU[1]~12 (
// Equation(s):
// \inst|m241|OU[1]~12_combout  = ( \inst|rf4|S1614|Q [1] & ( \inst|rf4|S1616|Q [1] & ( ((!\inst1|Selector6~0_combout  & (\inst|rf4|S1613|Q [1])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1615|Q [1])))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S1614|Q [1] & ( \inst|rf4|S1616|Q [1] & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S1613|Q [1] & ((!\inst1|Selector7~2_combout )))) # (\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout ) # (\inst|rf4|S1615|Q [1])))) ) ) ) # ( 
// \inst|rf4|S1614|Q [1] & ( !\inst|rf4|S1616|Q [1] & ( (!\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout )) # (\inst|rf4|S1613|Q [1]))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S1615|Q [1] & !\inst1|Selector7~2_combout )))) ) ) ) # ( 
// !\inst|rf4|S1614|Q [1] & ( !\inst|rf4|S1616|Q [1] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & (\inst|rf4|S1613|Q [1])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1615|Q [1]))))) ) ) )

	.dataa(!\inst|rf4|S1613|Q [1]),
	.datab(!\inst1|Selector6~0_combout ),
	.datac(!\inst|rf4|S1615|Q [1]),
	.datad(!\inst1|Selector7~2_combout ),
	.datae(!\inst|rf4|S1614|Q [1]),
	.dataf(!\inst|rf4|S1616|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~12 .extended_lut = "off";
defparam \inst|m241|OU[1]~12 .lut_mask = 64'h470047CC473347FF;
defparam \inst|m241|OU[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N48
cyclonev_lcell_comb \inst|rf4|S165|Q[1]~feeder (
// Equation(s):
// \inst|rf4|S165|Q[1]~feeder_combout  = \inst|m242|OU[1]~18_combout 

	.dataa(gnd),
	.datab(!\inst|m242|OU[1]~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S165|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S165|Q[1]~feeder .extended_lut = "off";
defparam \inst|rf4|S165|Q[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|rf4|S165|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N50
dffeas \inst|rf4|S165|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S165|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N57
cyclonev_lcell_comb \inst|rf4|S166|Q[1]~feeder (
// Equation(s):
// \inst|rf4|S166|Q[1]~feeder_combout  = ( \inst|m242|OU[1]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S166|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S166|Q[1]~feeder .extended_lut = "off";
defparam \inst|rf4|S166|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S166|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y11_N59
dffeas \inst|rf4|S166|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S166|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N44
dffeas \inst|rf4|S167|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \inst|rf4|S168|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N24
cyclonev_lcell_comb \inst|m241|OU[1]~10 (
// Equation(s):
// \inst|m241|OU[1]~10_combout  = ( \inst|rf4|S168|Q [1] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S167|Q [1]) # (\inst1|Selector7~2_combout ) ) ) ) # ( !\inst|rf4|S168|Q [1] & ( \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & 
// \inst|rf4|S167|Q [1]) ) ) ) # ( \inst|rf4|S168|Q [1] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [1])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S166|Q [1]))) ) ) ) # ( !\inst|rf4|S168|Q [1] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S165|Q [1])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S166|Q [1]))) ) ) )

	.dataa(!\inst|rf4|S165|Q [1]),
	.datab(!\inst|rf4|S166|Q [1]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S167|Q [1]),
	.datae(!\inst|rf4|S168|Q [1]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~10 .extended_lut = "off";
defparam \inst|m241|OU[1]~10 .lut_mask = 64'h5353535300F00FFF;
defparam \inst|m241|OU[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N41
dffeas \inst|rf4|S169|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N14
dffeas \inst|rf4|S1611|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N20
dffeas \inst|rf4|S1612|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N8
dffeas \inst|rf4|S1610|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N18
cyclonev_lcell_comb \inst|m241|OU[1]~13 (
// Equation(s):
// \inst|m241|OU[1]~13_combout  = ( \inst|rf4|S1612|Q [1] & ( \inst|rf4|S1610|Q [1] & ( ((!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [1])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [1])))) # (\inst1|Selector7~2_combout ) ) ) ) # ( 
// !\inst|rf4|S1612|Q [1] & ( \inst|rf4|S1610|Q [1] & ( (!\inst1|Selector6~0_combout  & (((\inst1|Selector7~2_combout )) # (\inst|rf4|S169|Q [1]))) # (\inst1|Selector6~0_combout  & (((!\inst1|Selector7~2_combout  & \inst|rf4|S1611|Q [1])))) ) ) ) # ( 
// \inst|rf4|S1612|Q [1] & ( !\inst|rf4|S1610|Q [1] & ( (!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [1] & (!\inst1|Selector7~2_combout ))) # (\inst1|Selector6~0_combout  & (((\inst|rf4|S1611|Q [1]) # (\inst1|Selector7~2_combout )))) ) ) ) # ( 
// !\inst|rf4|S1612|Q [1] & ( !\inst|rf4|S1610|Q [1] & ( (!\inst1|Selector7~2_combout  & ((!\inst1|Selector6~0_combout  & (\inst|rf4|S169|Q [1])) # (\inst1|Selector6~0_combout  & ((\inst|rf4|S1611|Q [1]))))) ) ) )

	.dataa(!\inst1|Selector6~0_combout ),
	.datab(!\inst|rf4|S169|Q [1]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S1611|Q [1]),
	.datae(!\inst|rf4|S1612|Q [1]),
	.dataf(!\inst|rf4|S1610|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~13 .extended_lut = "off";
defparam \inst|m241|OU[1]~13 .lut_mask = 64'h207025752A7A2F7F;
defparam \inst|m241|OU[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N27
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout )) ) 
// ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0303030305F505F5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h0F0F00003F3F5555;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N30
cyclonev_lcell_comb \inst|m241|OU[1]~14 (
// Equation(s):
// \inst|m241|OU[1]~14_combout  = ( \inst|m241|OU[11]~6_combout  & ( (\inst|m241|OU[11]~7_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ) ) ) # ( !\inst|m241|OU[11]~6_combout  & ( 
// (\inst|m241|OU[1]~13_combout  & \inst|m241|OU[11]~7_combout ) ) )

	.dataa(!\inst|m241|OU[1]~13_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m241|OU[11]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~14 .extended_lut = "off";
defparam \inst|m241|OU[1]~14 .lut_mask = 64'h1111111103030303;
defparam \inst|m241|OU[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N20
dffeas \inst|rf4|S162|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N56
dffeas \inst|rf4|S161|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \inst|rf4|S163|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N8
dffeas \inst|rf4|S164|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[1]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N6
cyclonev_lcell_comb \inst|m241|OU[1]~11 (
// Equation(s):
// \inst|m241|OU[1]~11_combout  = ( \inst|rf4|S164|Q [1] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S163|Q [1]) # (\inst1|Selector7~2_combout ) ) ) ) # ( !\inst|rf4|S164|Q [1] & ( \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & 
// \inst|rf4|S163|Q [1]) ) ) ) # ( \inst|rf4|S164|Q [1] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [1]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [1])) ) ) ) # ( !\inst|rf4|S164|Q [1] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [1]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [1])) ) ) )

	.dataa(!\inst|rf4|S162|Q [1]),
	.datab(!\inst|rf4|S161|Q [1]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S163|Q [1]),
	.datae(!\inst|rf4|S164|Q [1]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~11 .extended_lut = "off";
defparam \inst|m241|OU[1]~11 .lut_mask = 64'h3535353500F00FFF;
defparam \inst|m241|OU[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N24
cyclonev_lcell_comb \inst|m241|OU[1]~105 (
// Equation(s):
// \inst|m241|OU[1]~105_combout  = ( !\inst1|Selector5~0_combout  & ( ((\inst|m241|OU[0]~3_combout  & ((!\inst1|Selector4~0_combout  & ((\inst|m241|OU[1]~11_combout ))) # (\inst1|Selector4~0_combout  & (\inst|m241|OU[1]~12_combout ))))) # 
// (\inst|m241|OU[1]~14_combout ) ) ) # ( \inst1|Selector5~0_combout  & ( ((\inst|m241|OU[0]~3_combout  & ((!\inst1|Selector4~0_combout  & ((\inst|m241|OU[1]~10_combout ))) # (\inst1|Selector4~0_combout  & (\inst|m241|OU[1]~12_combout ))))) # 
// (\inst|m241|OU[1]~14_combout ) ) )

	.dataa(!\inst|m241|OU[1]~12_combout ),
	.datab(!\inst|m241|OU[0]~3_combout ),
	.datac(!\inst|m241|OU[1]~10_combout ),
	.datad(!\inst1|Selector4~0_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(!\inst|m241|OU[1]~14_combout ),
	.datag(!\inst|m241|OU[1]~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~105 .extended_lut = "on";
defparam \inst|m241|OU[1]~105 .lut_mask = 64'h03110311FFFFFFFF;
defparam \inst|m241|OU[1]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N36
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA2|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA2|S~combout  = ( \inst|fu|al16|a4|Add0~29_sumout  & ( \inst|fu|al16|a4|Add0~25_sumout  & ( ((!\inst|fu|al16|a4|Add0~21_sumout  & (\inst|rf4|am4|Mux14~4_combout  & \inst|rf4|am4|Mux15~4_combout )) # (\inst|fu|al16|a4|Add0~21_sumout  & 
// ((\inst|rf4|am4|Mux15~4_combout ) # (\inst|rf4|am4|Mux14~4_combout )))) # (\inst|rf4|am4|Mux13~4_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~29_sumout  & ( \inst|fu|al16|a4|Add0~25_sumout  & ( (\inst|rf4|am4|Mux13~4_combout  & 
// ((!\inst|fu|al16|a4|Add0~21_sumout  & (\inst|rf4|am4|Mux14~4_combout  & \inst|rf4|am4|Mux15~4_combout )) # (\inst|fu|al16|a4|Add0~21_sumout  & ((\inst|rf4|am4|Mux15~4_combout ) # (\inst|rf4|am4|Mux14~4_combout ))))) ) ) ) # ( 
// \inst|fu|al16|a4|Add0~29_sumout  & ( !\inst|fu|al16|a4|Add0~25_sumout  & ( ((\inst|fu|al16|a4|Add0~21_sumout  & \inst|rf4|am4|Mux14~4_combout )) # (\inst|rf4|am4|Mux13~4_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~29_sumout  & ( 
// !\inst|fu|al16|a4|Add0~25_sumout  & ( (\inst|rf4|am4|Mux13~4_combout  & (\inst|fu|al16|a4|Add0~21_sumout  & \inst|rf4|am4|Mux14~4_combout )) ) ) )

	.dataa(!\inst|rf4|am4|Mux13~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~21_sumout ),
	.datac(!\inst|rf4|am4|Mux14~4_combout ),
	.datad(!\inst|rf4|am4|Mux15~4_combout ),
	.datae(!\inst|fu|al16|a4|Add0~29_sumout ),
	.dataf(!\inst|fu|al16|a4|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA2|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA2|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA2|S .lut_mask = 64'h010157570115577F;
defparam \inst|fu|al16|a4|a|FA2|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N0
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA4|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA4|S~combout  = ( \inst|rf4|am4|Mux11~4_combout  & ( ((!\inst|fu|al16|a4|a|FA2|S~combout  & (\inst|fu|al16|a4|Add0~33_sumout  & \inst|rf4|am4|Mux12~4_combout )) # (\inst|fu|al16|a4|a|FA2|S~combout  & ((\inst|rf4|am4|Mux12~4_combout ) # 
// (\inst|fu|al16|a4|Add0~33_sumout )))) # (\inst|fu|al16|a4|Add0~37_sumout ) ) ) # ( !\inst|rf4|am4|Mux11~4_combout  & ( (\inst|fu|al16|a4|Add0~37_sumout  & ((!\inst|fu|al16|a4|a|FA2|S~combout  & (\inst|fu|al16|a4|Add0~33_sumout  & 
// \inst|rf4|am4|Mux12~4_combout )) # (\inst|fu|al16|a4|a|FA2|S~combout  & ((\inst|rf4|am4|Mux12~4_combout ) # (\inst|fu|al16|a4|Add0~33_sumout ))))) ) )

	.dataa(!\inst|fu|al16|a4|a|FA2|S~combout ),
	.datab(!\inst|fu|al16|a4|Add0~33_sumout ),
	.datac(!\inst|fu|al16|a4|Add0~37_sumout ),
	.datad(!\inst|rf4|am4|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA4|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA4|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA4|S .lut_mask = 64'h010701071F7F1F7F;
defparam \inst|fu|al16|a4|a|FA4|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N30
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA7|HA2|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA7|HA2|S~combout  = ( \inst|fu|al16|a4|Add0~41_sumout  & ( \inst|fu|al16|a4|a|FA7|HA1|C~0_combout  & ( ((!\inst|fu|al16|a4|a|FA4|S~combout  & (\inst|rf4|am4|Mux10~4_combout  & \inst|fu|al16|a4|Add0~17_sumout )) # 
// (\inst|fu|al16|a4|a|FA4|S~combout  & ((\inst|fu|al16|a4|Add0~17_sumout ) # (\inst|rf4|am4|Mux10~4_combout )))) # (\inst|rf4|am4|Mux9~4_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~41_sumout  & ( \inst|fu|al16|a4|a|FA7|HA1|C~0_combout  & ( 
// (\inst|rf4|am4|Mux9~4_combout  & ((!\inst|fu|al16|a4|a|FA4|S~combout  & (\inst|rf4|am4|Mux10~4_combout  & \inst|fu|al16|a4|Add0~17_sumout )) # (\inst|fu|al16|a4|a|FA4|S~combout  & ((\inst|fu|al16|a4|Add0~17_sumout ) # (\inst|rf4|am4|Mux10~4_combout ))))) 
// ) ) )

	.dataa(!\inst|fu|al16|a4|a|FA4|S~combout ),
	.datab(!\inst|rf4|am4|Mux10~4_combout ),
	.datac(!\inst|rf4|am4|Mux9~4_combout ),
	.datad(!\inst|fu|al16|a4|Add0~17_sumout ),
	.datae(!\inst|fu|al16|a4|Add0~41_sumout ),
	.dataf(!\inst|fu|al16|a4|a|FA7|HA1|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA7|HA2|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA7|HA2|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA7|HA2|S .lut_mask = 64'h0000000001071F7F;
defparam \inst|fu|al16|a4|a|FA7|HA2|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N39
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux7~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux7~0_combout  = ( \inst1|WideOr2~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst|rf4|am4|Mux7~4_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[8]~72_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (((\inst|m241|OU[8]~72_combout  & \inst|rf4|am4|Mux7~4_combout )))) ) ) # ( !\inst1|WideOr2~0_combout  & ( 
// (!\inst|m241|OU[8]~72_combout  & (\inst1|WideOr3~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst|rf4|am4|Mux7~4_combout ))) # (\inst|m241|OU[8]~72_combout  & (((\inst1|WideOr3~0_combout  
// & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # (\inst|rf4|am4|Mux7~4_combout ))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst|m241|OU[8]~72_combout ),
	.datad(!\inst|rf4|am4|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\inst1|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux7~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux7~0 .lut_mask = 64'h044F044F4C834C83;
defparam \inst|fu|al16|l4|mu4|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \inst|fu|al16|m2|OU[8]~8 (
// Equation(s):
// \inst|fu|al16|m2|OU[8]~8_combout  = ( \inst|fu|al16|a4|Add0~49_sumout  & ( \inst|fu|al16|l4|mu4|Mux7~0_combout  & ( (!\inst|rf4|am4|Mux7~4_combout  $ (((\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ) # (\inst|fu|al16|a4|a|FA7|HA2|S~combout )))) # 
// (\inst1|WideOr1~1_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~49_sumout  & ( \inst|fu|al16|l4|mu4|Mux7~0_combout  & ( (!\inst|rf4|am4|Mux7~4_combout  $ (((!\inst|fu|al16|a4|a|FA7|HA2|S~combout  & !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout )))) # 
// (\inst1|WideOr1~1_combout ) ) ) ) # ( \inst|fu|al16|a4|Add0~49_sumout  & ( !\inst|fu|al16|l4|mu4|Mux7~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux7~4_combout  $ (((\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ) # 
// (\inst|fu|al16|a4|a|FA7|HA2|S~combout ))))) ) ) ) # ( !\inst|fu|al16|a4|Add0~49_sumout  & ( !\inst|fu|al16|l4|mu4|Mux7~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux7~4_combout  $ (((!\inst|fu|al16|a4|a|FA7|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ))))) ) ) )

	.dataa(!\inst|fu|al16|a4|a|FA7|HA2|S~combout ),
	.datab(!\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ),
	.datac(!\inst1|WideOr1~1_combout ),
	.datad(!\inst|rf4|am4|Mux7~4_combout ),
	.datae(!\inst|fu|al16|a4|Add0~49_sumout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[8]~8 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[8]~8 .lut_mask = 64'h708080707F8F8F7F;
defparam \inst|fu|al16|m2|OU[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \inst|m242|OU[8]~44 (
// Equation(s):
// \inst|m242|OU[8]~44_combout  = ( \inst|rf4|am4|Mux8~4_combout  & ( (!\inst1|WideOr3~0_combout ) # ((\inst|rf4|am4|Mux6~4_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) ) ) # ( 
// !\inst|rf4|am4|Mux8~4_combout  & ( (\inst1|WideOr3~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst|rf4|am4|Mux6~4_combout )) ) )

	.dataa(gnd),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst|rf4|am4|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[8]~44 .extended_lut = "off";
defparam \inst|m242|OU[8]~44 .lut_mask = 64'h00300030CFFFCFFF;
defparam \inst|m242|OU[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y5_N36
cyclonev_lcell_comb \inst|m242|OU[8]~42 (
// Equation(s):
// \inst|m242|OU[8]~42_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ))) ) ) ) # 
// ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] 
// & (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ))) ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[8]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[8]~42 .extended_lut = "off";
defparam \inst|m242|OU[8]~42 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \inst|m242|OU[8]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N39
cyclonev_lcell_comb \inst|m242|OU[8]~43 (
// Equation(s):
// \inst|m242|OU[8]~43_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72  & \inst|m242|OU[15]~0_combout ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72  & \inst|m242|OU[15]~0_combout )) # (\inst|m242|OU[8]~42_combout ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 ),
	.datab(gnd),
	.datac(!\inst|m242|OU[8]~42_combout ),
	.datad(!\inst|m242|OU[15]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[8]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[8]~43 .extended_lut = "off";
defparam \inst|m242|OU[8]~43 .lut_mask = 64'h0F5F0F5F00550055;
defparam \inst|m242|OU[8]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N57
cyclonev_lcell_comb \inst|m242|OU[8]~45 (
// Equation(s):
// \inst|m242|OU[8]~45_combout  = ( \inst|m242|OU[8]~43_combout  & ( ((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|m2|OU[8]~8_combout )) # (\inst1|Decoder0~0_combout  & ((\inst|m242|OU[8]~44_combout )))) # (\inst1|Decoder1~1_combout ) ) ) # ( 
// !\inst|m242|OU[8]~43_combout  & ( (!\inst1|Decoder1~1_combout  & ((!\inst1|Decoder0~0_combout  & (\inst|fu|al16|m2|OU[8]~8_combout )) # (\inst1|Decoder0~0_combout  & ((\inst|m242|OU[8]~44_combout ))))) ) )

	.dataa(!\inst1|Decoder1~1_combout ),
	.datab(!\inst1|Decoder0~0_combout ),
	.datac(!\inst|fu|al16|m2|OU[8]~8_combout ),
	.datad(!\inst|m242|OU[8]~44_combout ),
	.datae(gnd),
	.dataf(!\inst|m242|OU[8]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[8]~45 .extended_lut = "off";
defparam \inst|m242|OU[8]~45 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \inst|m242|OU[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N42
cyclonev_lcell_comb \inst|rf4|S163|Q[8]~feeder (
// Equation(s):
// \inst|rf4|S163|Q[8]~feeder_combout  = \inst|m242|OU[8]~45_combout 

	.dataa(gnd),
	.datab(!\inst|m242|OU[8]~45_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S163|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S163|Q[8]~feeder .extended_lut = "off";
defparam \inst|rf4|S163|Q[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|rf4|S163|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N44
dffeas \inst|rf4|S163|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S163|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N30
cyclonev_lcell_comb \inst|rf4|am4|Mux7~2 (
// Equation(s):
// \inst|rf4|am4|Mux7~2_combout  = ( \inst|rf4|S1615|Q [8] & ( \inst1|Selector1~0_combout  & ( (\inst|rf4|S167|Q [8]) # (\inst1|Selector0~0_combout ) ) ) ) # ( !\inst|rf4|S1615|Q [8] & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & 
// \inst|rf4|S167|Q [8]) ) ) ) # ( \inst|rf4|S1615|Q [8] & ( !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S163|Q [8])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1611|Q [8]))) ) ) ) # ( !\inst|rf4|S1615|Q [8] & ( 
// !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S163|Q [8])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1611|Q [8]))) ) ) )

	.dataa(!\inst|rf4|S163|Q [8]),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst|rf4|S1611|Q [8]),
	.datad(!\inst|rf4|S167|Q [8]),
	.datae(!\inst|rf4|S1615|Q [8]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~2 .lut_mask = 64'h4747474700CC33FF;
defparam \inst|rf4|am4|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N6
cyclonev_lcell_comb \inst|rf4|am4|Mux7~1 (
// Equation(s):
// \inst|rf4|am4|Mux7~1_combout  = ( \inst|rf4|S166|Q [8] & ( \inst|rf4|S1610|Q [8] & ( (!\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout )) # (\inst|rf4|S162|Q [8]))) # (\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout ) # 
// (\inst|rf4|S1614|Q [8])))) ) ) ) # ( !\inst|rf4|S166|Q [8] & ( \inst|rf4|S1610|Q [8] & ( (!\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout )) # (\inst|rf4|S162|Q [8]))) # (\inst1|Selector1~0_combout  & (((\inst|rf4|S1614|Q [8] & 
// \inst1|Selector0~0_combout )))) ) ) ) # ( \inst|rf4|S166|Q [8] & ( !\inst|rf4|S1610|Q [8] & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|S162|Q [8] & ((!\inst1|Selector0~0_combout )))) # (\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout ) # 
// (\inst|rf4|S1614|Q [8])))) ) ) ) # ( !\inst|rf4|S166|Q [8] & ( !\inst|rf4|S1610|Q [8] & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|S162|Q [8] & ((!\inst1|Selector0~0_combout )))) # (\inst1|Selector1~0_combout  & (((\inst|rf4|S1614|Q [8] & 
// \inst1|Selector0~0_combout )))) ) ) )

	.dataa(!\inst1|Selector1~0_combout ),
	.datab(!\inst|rf4|S162|Q [8]),
	.datac(!\inst|rf4|S1614|Q [8]),
	.datad(!\inst1|Selector0~0_combout ),
	.datae(!\inst|rf4|S166|Q [8]),
	.dataf(!\inst|rf4|S1610|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~1 .lut_mask = 64'h2205770522AF77AF;
defparam \inst|rf4|am4|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N30
cyclonev_lcell_comb \inst|rf4|am4|Mux7~0 (
// Equation(s):
// \inst|rf4|am4|Mux7~0_combout  = ( \inst|rf4|S165|Q [8] & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout ) # (\inst|rf4|S1613|Q [8]) ) ) ) # ( !\inst|rf4|S165|Q [8] & ( \inst1|Selector1~0_combout  & ( (\inst|rf4|S1613|Q [8] & 
// \inst1|Selector0~0_combout ) ) ) ) # ( \inst|rf4|S165|Q [8] & ( !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S161|Q [8])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S169|Q [8]))) ) ) ) # ( !\inst|rf4|S165|Q [8] & ( 
// !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S161|Q [8])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S169|Q [8]))) ) ) )

	.dataa(!\inst|rf4|S161|Q [8]),
	.datab(!\inst|rf4|S1613|Q [8]),
	.datac(!\inst|rf4|S169|Q [8]),
	.datad(!\inst1|Selector0~0_combout ),
	.datae(!\inst|rf4|S165|Q [8]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~0 .lut_mask = 64'h550F550F0033FF33;
defparam \inst|rf4|am4|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N15
cyclonev_lcell_comb \inst|rf4|am4|Mux7~3 (
// Equation(s):
// \inst|rf4|am4|Mux7~3_combout  = ( \inst|rf4|S1616|Q [8] & ( \inst|rf4|S164|Q [8] & ( (!\inst1|Selector1~0_combout  & ((!\inst1|Selector0~0_combout ) # ((\inst|rf4|S1612|Q [8])))) # (\inst1|Selector1~0_combout  & (((\inst|rf4|S168|Q [8])) # 
// (\inst1|Selector0~0_combout ))) ) ) ) # ( !\inst|rf4|S1616|Q [8] & ( \inst|rf4|S164|Q [8] & ( (!\inst1|Selector1~0_combout  & ((!\inst1|Selector0~0_combout ) # ((\inst|rf4|S1612|Q [8])))) # (\inst1|Selector1~0_combout  & (!\inst1|Selector0~0_combout  & 
// (\inst|rf4|S168|Q [8]))) ) ) ) # ( \inst|rf4|S1616|Q [8] & ( !\inst|rf4|S164|Q [8] & ( (!\inst1|Selector1~0_combout  & (\inst1|Selector0~0_combout  & ((\inst|rf4|S1612|Q [8])))) # (\inst1|Selector1~0_combout  & (((\inst|rf4|S168|Q [8])) # 
// (\inst1|Selector0~0_combout ))) ) ) ) # ( !\inst|rf4|S1616|Q [8] & ( !\inst|rf4|S164|Q [8] & ( (!\inst1|Selector1~0_combout  & (\inst1|Selector0~0_combout  & ((\inst|rf4|S1612|Q [8])))) # (\inst1|Selector1~0_combout  & (!\inst1|Selector0~0_combout  & 
// (\inst|rf4|S168|Q [8]))) ) ) )

	.dataa(!\inst1|Selector1~0_combout ),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst|rf4|S168|Q [8]),
	.datad(!\inst|rf4|S1612|Q [8]),
	.datae(!\inst|rf4|S1616|Q [8]),
	.dataf(!\inst|rf4|S164|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~3 .lut_mask = 64'h042615378CAE9DBF;
defparam \inst|rf4|am4|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y11_N24
cyclonev_lcell_comb \inst|rf4|am4|Mux7~4 (
// Equation(s):
// \inst|rf4|am4|Mux7~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux7~3_combout  & ( (\inst1|Selector2~0_combout ) # (\inst|rf4|am4|Mux7~1_combout ) ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux7~3_combout  & ( 
// (!\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux7~0_combout ))) # (\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux7~2_combout )) ) ) ) # ( \inst1|Selector3~0_combout  & ( !\inst|rf4|am4|Mux7~3_combout  & ( (\inst|rf4|am4|Mux7~1_combout  & 
// !\inst1|Selector2~0_combout ) ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst|rf4|am4|Mux7~3_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux7~0_combout ))) # (\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux7~2_combout )) ) ) )

	.dataa(!\inst|rf4|am4|Mux7~2_combout ),
	.datab(!\inst|rf4|am4|Mux7~1_combout ),
	.datac(!\inst|rf4|am4|Mux7~0_combout ),
	.datad(!\inst1|Selector2~0_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst|rf4|am4|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~4 .lut_mask = 64'h0F5533000F5533FF;
defparam \inst|rf4|am4|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N27
cyclonev_lcell_comb \inst3|Add0~75 (
// Equation(s):
// \inst3|Add0~75_combout  = ( \inst1|Decoder1~3_combout  & ( \inst|rf4|am4|Mux7~4_combout  ) ) # ( !\inst1|Decoder1~3_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout  ) )

	.dataa(!\inst|rf4|am4|Mux7~4_combout ),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~75 .extended_lut = "off";
defparam \inst3|Add0~75 .lut_mask = 64'h0F0F0F0F55555555;
defparam \inst3|Add0~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N26
dffeas \inst3|PC[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[8] .is_wysiwyg = "true";
defparam \inst3|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y16_N45
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout )))) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h0207525702075257;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N3
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 )))) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h22272A2F22272A2F;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N42
cyclonev_lcell_comb \inst3|Add0~74 (
// Equation(s):
// \inst3|Add0~74_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout  & ( \inst|rf4|am4|Mux8~4_combout  ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout 
//  & ( \inst|rf4|am4|Mux8~4_combout  & ( \inst1|Decoder1~3_combout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout  & ( !\inst|rf4|am4|Mux8~4_combout  & ( !\inst1|Decoder1~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ),
	.dataf(!\inst|rf4|am4|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~74 .extended_lut = "off";
defparam \inst3|Add0~74 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \inst3|Add0~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \inst3|PC[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[7] .is_wysiwyg = "true";
defparam \inst3|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ) ) ) )

	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h003300330C0C3F3F;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout )) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h3030303035F535F5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N15
cyclonev_lcell_comb \inst3|Add0~73 (
// Equation(s):
// \inst3|Add0~73_combout  = ( \inst1|Decoder1~3_combout  & ( \inst|rf4|am4|Mux9~4_combout  ) ) # ( !\inst1|Decoder1~3_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ),
	.datad(!\inst|rf4|am4|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\inst1|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~73 .extended_lut = "off";
defparam \inst3|Add0~73 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \inst3|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N20
dffeas \inst3|PC[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[6] .is_wysiwyg = "true";
defparam \inst3|PC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N3
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout 
//  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ) ) ) ) # 
// ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h0303444403037777;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N33
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 )) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 ))) ) ) ) 
// # ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 )) ) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h0005FF055505FF05;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \inst3|Add0~72 (
// Equation(s):
// \inst3|Add0~72_combout  = ( \inst1|Decoder1~3_combout  & ( \inst|rf4|am4|Mux10~4_combout  ) ) # ( !\inst1|Decoder1~3_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ),
	.datad(!\inst|rf4|am4|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\inst1|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~72 .extended_lut = "off";
defparam \inst3|Add0~72 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \inst3|Add0~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \inst3|PC[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[5] .is_wysiwyg = "true";
defparam \inst3|PC[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N15
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  & 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h003300331111DDDD;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout )) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout )) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h01015151F1F1F1F1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N51
cyclonev_lcell_comb \inst3|Add0~71 (
// Equation(s):
// \inst3|Add0~71_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  & ( \inst|rf4|am4|Mux11~4_combout  ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  
// & ( \inst|rf4|am4|Mux11~4_combout  & ( \inst1|Decoder1~3_combout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  & ( !\inst|rf4|am4|Mux11~4_combout  & ( !\inst1|Decoder1~3_combout  ) ) )

	.dataa(!\inst1|Decoder1~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.dataf(!\inst|rf4|am4|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~71 .extended_lut = "off";
defparam \inst3|Add0~71 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \inst3|Add0~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N14
dffeas \inst3|PC[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[4] .is_wysiwyg = "true";
defparam \inst3|PC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h3333555500FF00FF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149  
// & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout )))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h00C408CC20E428EC;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N54
cyclonev_lcell_comb \inst1|Selector1~0 (
// Equation(s):
// \inst1|Selector1~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  & ( 
// (((!\inst|m241|OU[11]~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & (\inst|m241|OU[11]~0_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  & ( (!\inst|m241|OU[11]~0_combout ) # 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ) # (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datac(!\inst|m241|OU[11]~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector1~0 .extended_lut = "off";
defparam \inst1|Selector1~0 .lut_mask = 64'h0000F7FE0001F7FF;
defparam \inst1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N21
cyclonev_lcell_comb \inst|rf4|am4|Mux12~0 (
// Equation(s):
// \inst|rf4|am4|Mux12~0_combout  = ( \inst|rf4|S162|Q [3] & ( \inst|rf4|S164|Q [3] & ( ((!\inst1|Selector2~0_combout  & (\inst|rf4|S161|Q [3])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S163|Q [3])))) # (\inst1|Selector3~0_combout ) ) ) ) # ( 
// !\inst|rf4|S162|Q [3] & ( \inst|rf4|S164|Q [3] & ( (!\inst1|Selector2~0_combout  & (!\inst1|Selector3~0_combout  & (\inst|rf4|S161|Q [3]))) # (\inst1|Selector2~0_combout  & (((\inst|rf4|S163|Q [3])) # (\inst1|Selector3~0_combout ))) ) ) ) # ( 
// \inst|rf4|S162|Q [3] & ( !\inst|rf4|S164|Q [3] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S161|Q [3])) # (\inst1|Selector3~0_combout ))) # (\inst1|Selector2~0_combout  & (!\inst1|Selector3~0_combout  & ((\inst|rf4|S163|Q [3])))) ) ) ) # ( 
// !\inst|rf4|S162|Q [3] & ( !\inst|rf4|S164|Q [3] & ( (!\inst1|Selector3~0_combout  & ((!\inst1|Selector2~0_combout  & (\inst|rf4|S161|Q [3])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S163|Q [3]))))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst1|Selector3~0_combout ),
	.datac(!\inst|rf4|S161|Q [3]),
	.datad(!\inst|rf4|S163|Q [3]),
	.datae(!\inst|rf4|S162|Q [3]),
	.dataf(!\inst|rf4|S164|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst|rf4|am4|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N36
cyclonev_lcell_comb \inst|rf4|am4|Mux12~1 (
// Equation(s):
// \inst|rf4|am4|Mux12~1_combout  = ( \inst|rf4|S166|Q [3] & ( \inst|rf4|S167|Q [3] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout )) # (\inst|rf4|S165|Q [3]))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout ) # 
// (\inst|rf4|S168|Q [3])))) ) ) ) # ( !\inst|rf4|S166|Q [3] & ( \inst|rf4|S167|Q [3] & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|S165|Q [3] & ((!\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout ) # 
// (\inst|rf4|S168|Q [3])))) ) ) ) # ( \inst|rf4|S166|Q [3] & ( !\inst|rf4|S167|Q [3] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout )) # (\inst|rf4|S165|Q [3]))) # (\inst1|Selector2~0_combout  & (((\inst|rf4|S168|Q [3] & 
// \inst1|Selector3~0_combout )))) ) ) ) # ( !\inst|rf4|S166|Q [3] & ( !\inst|rf4|S167|Q [3] & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|S165|Q [3] & ((!\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (((\inst|rf4|S168|Q [3] & 
// \inst1|Selector3~0_combout )))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S165|Q [3]),
	.datac(!\inst|rf4|S168|Q [3]),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S166|Q [3]),
	.dataf(!\inst|rf4|S167|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~1 .lut_mask = 64'h220522AF770577AF;
defparam \inst|rf4|am4|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N6
cyclonev_lcell_comb \inst|rf4|am4|Mux12~2 (
// Equation(s):
// \inst|rf4|am4|Mux12~2_combout  = ( \inst|rf4|S1611|Q [3] & ( \inst|rf4|S1610|Q [3] & ( (!\inst1|Selector3~0_combout  & (((\inst1|Selector2~0_combout )) # (\inst|rf4|S169|Q [3]))) # (\inst1|Selector3~0_combout  & (((!\inst1|Selector2~0_combout ) # 
// (\inst|rf4|S1612|Q [3])))) ) ) ) # ( !\inst|rf4|S1611|Q [3] & ( \inst|rf4|S1610|Q [3] & ( (!\inst1|Selector3~0_combout  & (\inst|rf4|S169|Q [3] & (!\inst1|Selector2~0_combout ))) # (\inst1|Selector3~0_combout  & (((!\inst1|Selector2~0_combout ) # 
// (\inst|rf4|S1612|Q [3])))) ) ) ) # ( \inst|rf4|S1611|Q [3] & ( !\inst|rf4|S1610|Q [3] & ( (!\inst1|Selector3~0_combout  & (((\inst1|Selector2~0_combout )) # (\inst|rf4|S169|Q [3]))) # (\inst1|Selector3~0_combout  & (((\inst1|Selector2~0_combout  & 
// \inst|rf4|S1612|Q [3])))) ) ) ) # ( !\inst|rf4|S1611|Q [3] & ( !\inst|rf4|S1610|Q [3] & ( (!\inst1|Selector3~0_combout  & (\inst|rf4|S169|Q [3] & (!\inst1|Selector2~0_combout ))) # (\inst1|Selector3~0_combout  & (((\inst1|Selector2~0_combout  & 
// \inst|rf4|S1612|Q [3])))) ) ) )

	.dataa(!\inst|rf4|S169|Q [3]),
	.datab(!\inst1|Selector3~0_combout ),
	.datac(!\inst1|Selector2~0_combout ),
	.datad(!\inst|rf4|S1612|Q [3]),
	.datae(!\inst|rf4|S1611|Q [3]),
	.dataf(!\inst|rf4|S1610|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \inst|rf4|am4|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N18
cyclonev_lcell_comb \inst|rf4|am4|Mux12~3 (
// Equation(s):
// \inst|rf4|am4|Mux12~3_combout  = ( \inst|rf4|S1616|Q [3] & ( \inst|rf4|S1613|Q [3] & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout ) # (\inst|rf4|S1614|Q [3])))) # (\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout )) # 
// (\inst|rf4|S1615|Q [3]))) ) ) ) # ( !\inst|rf4|S1616|Q [3] & ( \inst|rf4|S1613|Q [3] & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout ) # (\inst|rf4|S1614|Q [3])))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1615|Q [3] & 
// ((!\inst1|Selector3~0_combout )))) ) ) ) # ( \inst|rf4|S1616|Q [3] & ( !\inst|rf4|S1613|Q [3] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S1614|Q [3] & \inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout )) 
// # (\inst|rf4|S1615|Q [3]))) ) ) ) # ( !\inst|rf4|S1616|Q [3] & ( !\inst|rf4|S1613|Q [3] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S1614|Q [3] & \inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1615|Q [3] & 
// ((!\inst1|Selector3~0_combout )))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S1615|Q [3]),
	.datac(!\inst|rf4|S1614|Q [3]),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S1616|Q [3]),
	.dataf(!\inst|rf4|S1613|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \inst|rf4|am4|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N6
cyclonev_lcell_comb \inst|rf4|am4|Mux12~4 (
// Equation(s):
// \inst|rf4|am4|Mux12~4_combout  = ( \inst|rf4|am4|Mux12~2_combout  & ( \inst|rf4|am4|Mux12~3_combout  & ( ((!\inst1|Selector1~0_combout  & (\inst|rf4|am4|Mux12~0_combout )) # (\inst1|Selector1~0_combout  & ((\inst|rf4|am4|Mux12~1_combout )))) # 
// (\inst1|Selector0~0_combout ) ) ) ) # ( !\inst|rf4|am4|Mux12~2_combout  & ( \inst|rf4|am4|Mux12~3_combout  & ( (!\inst1|Selector1~0_combout  & (!\inst1|Selector0~0_combout  & (\inst|rf4|am4|Mux12~0_combout ))) # (\inst1|Selector1~0_combout  & 
// (((\inst|rf4|am4|Mux12~1_combout )) # (\inst1|Selector0~0_combout ))) ) ) ) # ( \inst|rf4|am4|Mux12~2_combout  & ( !\inst|rf4|am4|Mux12~3_combout  & ( (!\inst1|Selector1~0_combout  & (((\inst|rf4|am4|Mux12~0_combout )) # (\inst1|Selector0~0_combout ))) # 
// (\inst1|Selector1~0_combout  & (!\inst1|Selector0~0_combout  & ((\inst|rf4|am4|Mux12~1_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux12~2_combout  & ( !\inst|rf4|am4|Mux12~3_combout  & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & 
// (\inst|rf4|am4|Mux12~0_combout )) # (\inst1|Selector1~0_combout  & ((\inst|rf4|am4|Mux12~1_combout ))))) ) ) )

	.dataa(!\inst1|Selector1~0_combout ),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst|rf4|am4|Mux12~0_combout ),
	.datad(!\inst|rf4|am4|Mux12~1_combout ),
	.datae(!\inst|rf4|am4|Mux12~2_combout ),
	.dataf(!\inst|rf4|am4|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst|rf4|am4|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N51
cyclonev_lcell_comb \inst3|Add0~70 (
// Equation(s):
// \inst3|Add0~70_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  & ( (!\inst1|Decoder1~3_combout ) # (\inst|rf4|am4|Mux12~4_combout ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  & ( (\inst1|Decoder1~3_combout  & \inst|rf4|am4|Mux12~4_combout ) ) )

	.dataa(gnd),
	.datab(!\inst1|Decoder1~3_combout ),
	.datac(gnd),
	.datad(!\inst|rf4|am4|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~70 .extended_lut = "off";
defparam \inst3|Add0~70 .lut_mask = 64'h00330033CCFFCCFF;
defparam \inst3|Add0~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \inst3|PC[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[3] .is_wysiwyg = "true";
defparam \inst3|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y20_N33
cyclonev_lcell_comb \inst1|dest_sel[2]~1 (
// Equation(s):
// \inst1|dest_sel[2]~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ) ) ) ) 
// # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ))) ) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[2]~1 .extended_lut = "off";
defparam \inst1|dest_sel[2]~1 .lut_mask = 64'h505F000F505FF0FF;
defparam \inst1|dest_sel[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \inst1|dest_sel[2]~5 (
// Equation(s):
// \inst1|dest_sel[2]~5_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst1|dest_sel[3]~3_combout  & 
// (((\inst1|dest_sel[3]~4_combout  & \inst1|dest_sel[2]~1_combout )))) # (\inst1|dest_sel[3]~3_combout  & (((\inst1|dest_sel[3]~4_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst1|dest_sel[3]~3_combout  & (((\inst1|dest_sel[3]~4_combout  & 
// \inst1|dest_sel[2]~1_combout )))) # (\inst1|dest_sel[3]~3_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & (!\inst1|dest_sel[3]~4_combout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst1|dest_sel[3]~3_combout  & (((\inst1|dest_sel[3]~4_combout  & 
// \inst1|dest_sel[2]~1_combout )))) # (\inst1|dest_sel[3]~3_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & (!\inst1|dest_sel[3]~4_combout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ( (!\inst1|dest_sel[3]~3_combout  & (((\inst1|dest_sel[3]~4_combout  & 
// \inst1|dest_sel[2]~1_combout )))) # (\inst1|dest_sel[3]~3_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & (!\inst1|dest_sel[3]~4_combout ))) ) ) )

	.dataa(!\inst1|dest_sel[3]~3_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ),
	.datac(!\inst1|dest_sel[3]~4_combout ),
	.datad(!\inst1|dest_sel[2]~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[2]~5 .extended_lut = "off";
defparam \inst1|dest_sel[2]~5 .lut_mask = 64'h101A101A101A151F;
defparam \inst1|dest_sel[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N6
cyclonev_lcell_comb \inst|rf4|decode|Decoder0~14 (
// Equation(s):
// \inst|rf4|decode|Decoder0~14_combout  = ( \inst1|dest_sel[3]~11_combout  & ( (\inst1|dest_sel[2]~5_combout  & (\inst1|dest_sel[1]~7_combout  & (!\inst1|WideOr4~0_combout  & !\inst1|dest_sel[0]~9_combout ))) ) )

	.dataa(!\inst1|dest_sel[2]~5_combout ),
	.datab(!\inst1|dest_sel[1]~7_combout ),
	.datac(!\inst1|WideOr4~0_combout ),
	.datad(!\inst1|dest_sel[0]~9_combout ),
	.datae(gnd),
	.dataf(!\inst1|dest_sel[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~14 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~14 .lut_mask = 64'h0000000010001000;
defparam \inst|rf4|decode|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N37
dffeas \inst|rf4|S1615|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N49
dffeas \inst|rf4|S1616|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N37
dffeas \inst|rf4|S1613|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N56
dffeas \inst|rf4|S1614|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N54
cyclonev_lcell_comb \inst|m241|OU[2]~35 (
// Equation(s):
// \inst|m241|OU[2]~35_combout  = ( \inst|rf4|S1614|Q [2] & ( \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S1615|Q [2])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1616|Q [2]))) ) ) ) # ( !\inst|rf4|S1614|Q [2] & ( 
// \inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S1615|Q [2])) # (\inst1|Selector7~2_combout  & ((\inst|rf4|S1616|Q [2]))) ) ) ) # ( \inst|rf4|S1614|Q [2] & ( !\inst1|Selector6~0_combout  & ( (\inst|rf4|S1613|Q [2]) # 
// (\inst1|Selector7~2_combout ) ) ) ) # ( !\inst|rf4|S1614|Q [2] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & \inst|rf4|S1613|Q [2]) ) ) )

	.dataa(!\inst|rf4|S1615|Q [2]),
	.datab(!\inst|rf4|S1616|Q [2]),
	.datac(!\inst1|Selector7~2_combout ),
	.datad(!\inst|rf4|S1613|Q [2]),
	.datae(!\inst|rf4|S1614|Q [2]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~35 .extended_lut = "off";
defparam \inst|m241|OU[2]~35 .lut_mask = 64'h00F00FFF53535353;
defparam \inst|m241|OU[2]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N48
cyclonev_lcell_comb \inst|rf4|S167|Q[2]~feeder (
// Equation(s):
// \inst|rf4|S167|Q[2]~feeder_combout  = \inst|m242|OU[2]~22_combout 

	.dataa(gnd),
	.datab(!\inst|m242|OU[2]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S167|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S167|Q[2]~feeder .extended_lut = "off";
defparam \inst|rf4|S167|Q[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|rf4|S167|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N49
dffeas \inst|rf4|S167|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S167|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N39
cyclonev_lcell_comb \inst|rf4|S166|Q[2]~feeder (
// Equation(s):
// \inst|rf4|S166|Q[2]~feeder_combout  = ( \inst|m242|OU[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m242|OU[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S166|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S166|Q[2]~feeder .extended_lut = "off";
defparam \inst|rf4|S166|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|rf4|S166|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N41
dffeas \inst|rf4|S166|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S166|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \inst|rf4|S165|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \inst|rf4|S168|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N18
cyclonev_lcell_comb \inst|m241|OU[2]~33 (
// Equation(s):
// \inst|m241|OU[2]~33_combout  = ( \inst|rf4|S168|Q [2] & ( \inst1|Selector7~2_combout  & ( (\inst1|Selector6~0_combout ) # (\inst|rf4|S166|Q [2]) ) ) ) # ( !\inst|rf4|S168|Q [2] & ( \inst1|Selector7~2_combout  & ( (\inst|rf4|S166|Q [2] & 
// !\inst1|Selector6~0_combout ) ) ) ) # ( \inst|rf4|S168|Q [2] & ( !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S165|Q [2]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S167|Q [2])) ) ) ) # ( !\inst|rf4|S168|Q [2] & ( 
// !\inst1|Selector7~2_combout  & ( (!\inst1|Selector6~0_combout  & ((\inst|rf4|S165|Q [2]))) # (\inst1|Selector6~0_combout  & (\inst|rf4|S167|Q [2])) ) ) )

	.dataa(!\inst|rf4|S167|Q [2]),
	.datab(!\inst|rf4|S166|Q [2]),
	.datac(!\inst1|Selector6~0_combout ),
	.datad(!\inst|rf4|S165|Q [2]),
	.datae(!\inst|rf4|S168|Q [2]),
	.dataf(!\inst1|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~33 .extended_lut = "off";
defparam \inst|m241|OU[2]~33 .lut_mask = 64'h05F505F530303F3F;
defparam \inst|m241|OU[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N42
cyclonev_lcell_comb \inst|rf4|S1611|Q[2]~feeder (
// Equation(s):
// \inst|rf4|S1611|Q[2]~feeder_combout  = \inst|m242|OU[2]~22_combout 

	.dataa(gnd),
	.datab(!\inst|m242|OU[2]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1611|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1611|Q[2]~feeder .extended_lut = "off";
defparam \inst|rf4|S1611|Q[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|rf4|S1611|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N44
dffeas \inst|rf4|S1611|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1611|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N26
dffeas \inst|rf4|S1610|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N55
dffeas \inst|rf4|S1612|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N20
dffeas \inst|rf4|S169|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N54
cyclonev_lcell_comb \inst|m241|OU[2]~36 (
// Equation(s):
// \inst|m241|OU[2]~36_combout  = ( \inst|rf4|S1612|Q [2] & ( \inst|rf4|S169|Q [2] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout )) # (\inst|rf4|S1611|Q [2]))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # 
// (\inst|rf4|S1610|Q [2])))) ) ) ) # ( !\inst|rf4|S1612|Q [2] & ( \inst|rf4|S169|Q [2] & ( (!\inst1|Selector7~2_combout  & (((!\inst1|Selector6~0_combout )) # (\inst|rf4|S1611|Q [2]))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S1610|Q [2] & 
// !\inst1|Selector6~0_combout )))) ) ) ) # ( \inst|rf4|S1612|Q [2] & ( !\inst|rf4|S169|Q [2] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S1611|Q [2] & ((\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst1|Selector6~0_combout ) # 
// (\inst|rf4|S1610|Q [2])))) ) ) ) # ( !\inst|rf4|S1612|Q [2] & ( !\inst|rf4|S169|Q [2] & ( (!\inst1|Selector7~2_combout  & (\inst|rf4|S1611|Q [2] & ((\inst1|Selector6~0_combout )))) # (\inst1|Selector7~2_combout  & (((\inst|rf4|S1610|Q [2] & 
// !\inst1|Selector6~0_combout )))) ) ) )

	.dataa(!\inst|rf4|S1611|Q [2]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst|rf4|S1610|Q [2]),
	.datad(!\inst1|Selector6~0_combout ),
	.datae(!\inst|rf4|S1612|Q [2]),
	.dataf(!\inst|rf4|S169|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~36 .extended_lut = "off";
defparam \inst|m241|OU[2]~36 .lut_mask = 64'h03440377CF44CF77;
defparam \inst|m241|OU[2]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N15
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] 
// & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  & 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h030303030505F5F5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout 
// )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ))))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h02130213AABBAABB;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N18
cyclonev_lcell_comb \inst|m241|OU[2]~37 (
// Equation(s):
// \inst|m241|OU[2]~37_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  & ( (\inst|m241|OU[11]~7_combout  & ((\inst|m241|OU[2]~36_combout ) # (\inst|m241|OU[11]~6_combout ))) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  & ( (!\inst|m241|OU[11]~6_combout  & (\inst|m241|OU[11]~7_combout  & \inst|m241|OU[2]~36_combout )) ) )

	.dataa(!\inst|m241|OU[11]~6_combout ),
	.datab(!\inst|m241|OU[11]~7_combout ),
	.datac(!\inst|m241|OU[2]~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~37 .extended_lut = "off";
defparam \inst|m241|OU[2]~37 .lut_mask = 64'h0202020213131313;
defparam \inst|m241|OU[2]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N38
dffeas \inst|rf4|S163|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N47
dffeas \inst|rf4|S162|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \inst|rf4|S164|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N18
cyclonev_lcell_comb \inst|m241|OU[2]~34 (
// Equation(s):
// \inst|m241|OU[2]~34_combout  = ( \inst|rf4|S164|Q [2] & ( \inst1|Selector6~0_combout  & ( (\inst1|Selector7~2_combout ) # (\inst|rf4|S163|Q [2]) ) ) ) # ( !\inst|rf4|S164|Q [2] & ( \inst1|Selector6~0_combout  & ( (\inst|rf4|S163|Q [2] & 
// !\inst1|Selector7~2_combout ) ) ) ) # ( \inst|rf4|S164|Q [2] & ( !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [2]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [2])) ) ) ) # ( !\inst|rf4|S164|Q [2] & ( 
// !\inst1|Selector6~0_combout  & ( (!\inst1|Selector7~2_combout  & ((\inst|rf4|S161|Q [2]))) # (\inst1|Selector7~2_combout  & (\inst|rf4|S162|Q [2])) ) ) )

	.dataa(!\inst|rf4|S163|Q [2]),
	.datab(!\inst1|Selector7~2_combout ),
	.datac(!\inst|rf4|S162|Q [2]),
	.datad(!\inst|rf4|S161|Q [2]),
	.datae(!\inst|rf4|S164|Q [2]),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~34 .extended_lut = "off";
defparam \inst|m241|OU[2]~34 .lut_mask = 64'h03CF03CF44447777;
defparam \inst|m241|OU[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N30
cyclonev_lcell_comb \inst|m241|OU[2]~101 (
// Equation(s):
// \inst|m241|OU[2]~101_combout  = ( !\inst1|Selector5~0_combout  & ( ((\inst|m241|OU[0]~3_combout  & ((!\inst1|Selector4~0_combout  & ((\inst|m241|OU[2]~34_combout ))) # (\inst1|Selector4~0_combout  & (\inst|m241|OU[2]~35_combout ))))) # 
// (\inst|m241|OU[2]~37_combout ) ) ) # ( \inst1|Selector5~0_combout  & ( ((\inst|m241|OU[0]~3_combout  & ((!\inst1|Selector4~0_combout  & ((\inst|m241|OU[2]~33_combout ))) # (\inst1|Selector4~0_combout  & (\inst|m241|OU[2]~35_combout ))))) # 
// (\inst|m241|OU[2]~37_combout ) ) )

	.dataa(!\inst|m241|OU[2]~35_combout ),
	.datab(!\inst|m241|OU[0]~3_combout ),
	.datac(!\inst|m241|OU[2]~33_combout ),
	.datad(!\inst1|Selector4~0_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(!\inst|m241|OU[2]~37_combout ),
	.datag(!\inst|m241|OU[2]~34_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~101 .extended_lut = "on";
defparam \inst|m241|OU[2]~101 .lut_mask = 64'h03110311FFFFFFFF;
defparam \inst|m241|OU[2]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N57
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux13~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux13~0_combout  = ( \inst|m241|OU[2]~101_combout  & ( (!\inst1|WideOr2~0_combout  & (((\inst1|WideOr3~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # 
// (\inst|rf4|am4|Mux13~4_combout ))) # (\inst1|WideOr2~0_combout  & ((!\inst|rf4|am4|Mux13~4_combout  $ (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )))) ) ) # ( !\inst|m241|OU[2]~101_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst1|WideOr2~0_combout  & (\inst1|WideOr3~0_combout  & \inst|rf4|am4|Mux13~4_combout )) # (\inst1|WideOr2~0_combout  & (!\inst1|WideOr3~0_combout  $ 
// (!\inst|rf4|am4|Mux13~4_combout ))))) ) )

	.dataa(!\inst1|WideOr2~0_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst|rf4|am4|Mux13~4_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst|m241|OU[2]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux13~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux13~0 .lut_mask = 64'h160016007A0F7A0F;
defparam \inst|fu|al16|l4|mu4|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N24
cyclonev_lcell_comb \inst|fu|al16|m2|OU[2]~4 (
// Equation(s):
// \inst|fu|al16|m2|OU[2]~4_combout  = ( \inst|fu|al16|l4|mu4|Mux13~0_combout  & ( (!\inst|fu|al16|a4|Add0~29_sumout  $ (!\inst|fu|al16|a4|a|FA1|S~combout  $ (\inst|rf4|am4|Mux13~4_combout ))) # (\inst1|WideOr1~1_combout ) ) ) # ( 
// !\inst|fu|al16|l4|mu4|Mux13~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|Add0~29_sumout  $ (!\inst|fu|al16|a4|a|FA1|S~combout  $ (\inst|rf4|am4|Mux13~4_combout )))) ) )

	.dataa(!\inst|fu|al16|a4|Add0~29_sumout ),
	.datab(!\inst|fu|al16|a4|a|FA1|S~combout ),
	.datac(!\inst|rf4|am4|Mux13~4_combout ),
	.datad(!\inst1|WideOr1~1_combout ),
	.datae(gnd),
	.dataf(!\inst|fu|al16|l4|mu4|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[2]~4 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[2]~4 .lut_mask = 64'h6900690069FF69FF;
defparam \inst|fu|al16|m2|OU[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N27
cyclonev_lcell_comb \inst|m242|OU[2]~21 (
// Equation(s):
// \inst|m242|OU[2]~21_combout  = ( \inst|rf4|am4|Mux14~4_combout  & ( ((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) # (\inst|rf4|am4|Mux12~4_combout ) ) ) # ( 
// !\inst|rf4|am4|Mux14~4_combout  & ( (\inst|rf4|am4|Mux12~4_combout  & (\inst1|WideOr3~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) ) )

	.dataa(gnd),
	.datab(!\inst|rf4|am4|Mux12~4_combout ),
	.datac(!\inst1|WideOr3~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[2]~21 .extended_lut = "off";
defparam \inst|m242|OU[2]~21 .lut_mask = 64'h03000300F3FFF3FF;
defparam \inst|m242|OU[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y7_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[2]~101_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y9_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[2]~101_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[2]~101_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[2]~101_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \inst|m242|OU[2]~19 (
// Equation(s):
// \inst|m242|OU[2]~19_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ))) ) ) ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) 
// ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ))) ) 
// ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[2]~19 .extended_lut = "off";
defparam \inst|m242|OU[2]~19 .lut_mask = 64'h550F3300550F33FF;
defparam \inst|m242|OU[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \inst|m242|OU[2]~20 (
// Equation(s):
// \inst|m242|OU[2]~20_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & \inst|m242|OU[15]~0_combout ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  & \inst|m242|OU[15]~0_combout )) # (\inst|m242|OU[2]~19_combout ) ) )

	.dataa(!\inst|m242|OU[2]~19_combout ),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ),
	.datad(!\inst|m242|OU[15]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[2]~20 .extended_lut = "off";
defparam \inst|m242|OU[2]~20 .lut_mask = 64'h555F555F000F000F;
defparam \inst|m242|OU[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \inst|m242|OU[2]~22 (
// Equation(s):
// \inst|m242|OU[2]~22_combout  = ( \inst|m242|OU[2]~21_combout  & ( \inst|m242|OU[2]~20_combout  & ( ((\inst1|Decoder1~1_combout ) # (\inst1|Decoder0~0_combout )) # (\inst|fu|al16|m2|OU[2]~4_combout ) ) ) ) # ( !\inst|m242|OU[2]~21_combout  & ( 
// \inst|m242|OU[2]~20_combout  & ( ((\inst|fu|al16|m2|OU[2]~4_combout  & !\inst1|Decoder0~0_combout )) # (\inst1|Decoder1~1_combout ) ) ) ) # ( \inst|m242|OU[2]~21_combout  & ( !\inst|m242|OU[2]~20_combout  & ( (!\inst1|Decoder1~1_combout  & 
// ((\inst1|Decoder0~0_combout ) # (\inst|fu|al16|m2|OU[2]~4_combout ))) ) ) ) # ( !\inst|m242|OU[2]~21_combout  & ( !\inst|m242|OU[2]~20_combout  & ( (\inst|fu|al16|m2|OU[2]~4_combout  & (!\inst1|Decoder0~0_combout  & !\inst1|Decoder1~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\inst|fu|al16|m2|OU[2]~4_combout ),
	.datac(!\inst1|Decoder0~0_combout ),
	.datad(!\inst1|Decoder1~1_combout ),
	.datae(!\inst|m242|OU[2]~21_combout ),
	.dataf(!\inst|m242|OU[2]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[2]~22 .extended_lut = "off";
defparam \inst|m242|OU[2]~22 .lut_mask = 64'h30003F0030FF3FFF;
defparam \inst|m242|OU[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N28
dffeas \inst|rf4|S161|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N36
cyclonev_lcell_comb \inst|rf4|am4|Mux13~0 (
// Equation(s):
// \inst|rf4|am4|Mux13~0_combout  = ( \inst|rf4|S1613|Q [2] & ( \inst1|Selector1~0_combout  & ( (\inst|rf4|S165|Q [2]) # (\inst1|Selector0~0_combout ) ) ) ) # ( !\inst|rf4|S1613|Q [2] & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & 
// \inst|rf4|S165|Q [2]) ) ) ) # ( \inst|rf4|S1613|Q [2] & ( !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S161|Q [2])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S169|Q [2]))) ) ) ) # ( !\inst|rf4|S1613|Q [2] & ( 
// !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S161|Q [2])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S169|Q [2]))) ) ) )

	.dataa(!\inst1|Selector0~0_combout ),
	.datab(!\inst|rf4|S161|Q [2]),
	.datac(!\inst|rf4|S165|Q [2]),
	.datad(!\inst|rf4|S169|Q [2]),
	.datae(!\inst|rf4|S1613|Q [2]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \inst|rf4|am4|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N48
cyclonev_lcell_comb \inst|rf4|am4|Mux13~3 (
// Equation(s):
// \inst|rf4|am4|Mux13~3_combout  = ( \inst|rf4|S1616|Q [2] & ( \inst1|Selector0~0_combout  & ( (\inst1|Selector1~0_combout ) # (\inst|rf4|S1612|Q [2]) ) ) ) # ( !\inst|rf4|S1616|Q [2] & ( \inst1|Selector0~0_combout  & ( (\inst|rf4|S1612|Q [2] & 
// !\inst1|Selector1~0_combout ) ) ) ) # ( \inst|rf4|S1616|Q [2] & ( !\inst1|Selector0~0_combout  & ( (!\inst1|Selector1~0_combout  & ((\inst|rf4|S164|Q [2]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S168|Q [2])) ) ) ) # ( !\inst|rf4|S1616|Q [2] & ( 
// !\inst1|Selector0~0_combout  & ( (!\inst1|Selector1~0_combout  & ((\inst|rf4|S164|Q [2]))) # (\inst1|Selector1~0_combout  & (\inst|rf4|S168|Q [2])) ) ) )

	.dataa(!\inst|rf4|S1612|Q [2]),
	.datab(!\inst|rf4|S168|Q [2]),
	.datac(!\inst1|Selector1~0_combout ),
	.datad(!\inst|rf4|S164|Q [2]),
	.datae(!\inst|rf4|S1616|Q [2]),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~3 .lut_mask = 64'h03F303F350505F5F;
defparam \inst|rf4|am4|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N24
cyclonev_lcell_comb \inst|rf4|am4|Mux13~1 (
// Equation(s):
// \inst|rf4|am4|Mux13~1_combout  = ( \inst|rf4|S1610|Q [2] & ( \inst|rf4|S162|Q [2] & ( (!\inst1|Selector1~0_combout ) # ((!\inst1|Selector0~0_combout  & ((\inst|rf4|S166|Q [2]))) # (\inst1|Selector0~0_combout  & (\inst|rf4|S1614|Q [2]))) ) ) ) # ( 
// !\inst|rf4|S1610|Q [2] & ( \inst|rf4|S162|Q [2] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout ) # ((\inst|rf4|S166|Q [2])))) # (\inst1|Selector0~0_combout  & (\inst1|Selector1~0_combout  & (\inst|rf4|S1614|Q [2]))) ) ) ) # ( 
// \inst|rf4|S1610|Q [2] & ( !\inst|rf4|S162|Q [2] & ( (!\inst1|Selector0~0_combout  & (\inst1|Selector1~0_combout  & ((\inst|rf4|S166|Q [2])))) # (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout ) # ((\inst|rf4|S1614|Q [2])))) ) ) ) # ( 
// !\inst|rf4|S1610|Q [2] & ( !\inst|rf4|S162|Q [2] & ( (\inst1|Selector1~0_combout  & ((!\inst1|Selector0~0_combout  & ((\inst|rf4|S166|Q [2]))) # (\inst1|Selector0~0_combout  & (\inst|rf4|S1614|Q [2])))) ) ) )

	.dataa(!\inst1|Selector0~0_combout ),
	.datab(!\inst1|Selector1~0_combout ),
	.datac(!\inst|rf4|S1614|Q [2]),
	.datad(!\inst|rf4|S166|Q [2]),
	.datae(!\inst|rf4|S1610|Q [2]),
	.dataf(!\inst|rf4|S162|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \inst|rf4|am4|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N36
cyclonev_lcell_comb \inst|rf4|am4|Mux13~2 (
// Equation(s):
// \inst|rf4|am4|Mux13~2_combout  = ( \inst|rf4|S1615|Q [2] & ( \inst|rf4|S1611|Q [2] & ( ((!\inst1|Selector1~0_combout  & (\inst|rf4|S163|Q [2])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S167|Q [2])))) # (\inst1|Selector0~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1615|Q [2] & ( \inst|rf4|S1611|Q [2] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S163|Q [2])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S167|Q [2]))))) # (\inst1|Selector0~0_combout  & 
// (((!\inst1|Selector1~0_combout )))) ) ) ) # ( \inst|rf4|S1615|Q [2] & ( !\inst|rf4|S1611|Q [2] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S163|Q [2])) # (\inst1|Selector1~0_combout  & ((\inst|rf4|S167|Q [2]))))) # 
// (\inst1|Selector0~0_combout  & (((\inst1|Selector1~0_combout )))) ) ) ) # ( !\inst|rf4|S1615|Q [2] & ( !\inst|rf4|S1611|Q [2] & ( (!\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & (\inst|rf4|S163|Q [2])) # (\inst1|Selector1~0_combout  & 
// ((\inst|rf4|S167|Q [2]))))) ) ) )

	.dataa(!\inst|rf4|S163|Q [2]),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst|rf4|S167|Q [2]),
	.datad(!\inst1|Selector1~0_combout ),
	.datae(!\inst|rf4|S1615|Q [2]),
	.dataf(!\inst|rf4|S1611|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~2 .lut_mask = 64'h440C443F770C773F;
defparam \inst|rf4|am4|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N18
cyclonev_lcell_comb \inst|rf4|am4|Mux13~4 (
// Equation(s):
// \inst|rf4|am4|Mux13~4_combout  = ( \inst|rf4|am4|Mux13~2_combout  & ( \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux13~1_combout ))) # (\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux13~3_combout )) ) ) ) # ( 
// !\inst|rf4|am4|Mux13~2_combout  & ( \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux13~1_combout ))) # (\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux13~3_combout )) ) ) ) # ( \inst|rf4|am4|Mux13~2_combout  & ( 
// !\inst1|Selector3~0_combout  & ( (\inst1|Selector2~0_combout ) # (\inst|rf4|am4|Mux13~0_combout ) ) ) ) # ( !\inst|rf4|am4|Mux13~2_combout  & ( !\inst1|Selector3~0_combout  & ( (\inst|rf4|am4|Mux13~0_combout  & !\inst1|Selector2~0_combout ) ) ) )

	.dataa(!\inst|rf4|am4|Mux13~0_combout ),
	.datab(!\inst1|Selector2~0_combout ),
	.datac(!\inst|rf4|am4|Mux13~3_combout ),
	.datad(!\inst|rf4|am4|Mux13~1_combout ),
	.datae(!\inst|rf4|am4|Mux13~2_combout ),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~4 .lut_mask = 64'h4444777703CF03CF;
defparam \inst|rf4|am4|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N36
cyclonev_lcell_comb \inst3|Add0~69 (
// Equation(s):
// \inst3|Add0~69_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  & ( (!\inst1|Decoder1~3_combout ) # (\inst|rf4|am4|Mux13~4_combout ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  & ( (\inst1|Decoder1~3_combout  & \inst|rf4|am4|Mux13~4_combout ) ) )

	.dataa(!\inst1|Decoder1~3_combout ),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux13~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~69 .extended_lut = "off";
defparam \inst3|Add0~69 .lut_mask = 64'h05050505AFAFAFAF;
defparam \inst3|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N8
dffeas \inst3|PC[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[2] .is_wysiwyg = "true";
defparam \inst3|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout 
//  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h000A0202A0AA0202;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N18
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout  ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \inst1|Decoder0~0 (
// Equation(s):
// \inst1|Decoder0~0_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout )) ) )

	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder0~0 .extended_lut = "off";
defparam \inst1|Decoder0~0 .lut_mask = 64'h0300030000000000;
defparam \inst1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y6_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~105_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y8_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~105_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y7_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~105_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y5_N0
cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~105_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "../ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_98s1:auto_generated|altsyncram_1ni2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N27
cyclonev_lcell_comb \inst|m242|OU[1]~15 (
// Equation(s):
// \inst|m242|OU[1]~15_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ) ) ) 
// ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )) 
// ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[1]~15 .extended_lut = "off";
defparam \inst|m242|OU[1]~15 .lut_mask = 64'h050503F3F5F503F3;
defparam \inst|m242|OU[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \inst|m242|OU[1]~16 (
// Equation(s):
// \inst|m242|OU[1]~16_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65  & \inst|m242|OU[15]~0_combout ) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65  & \inst|m242|OU[15]~0_combout )) # (\inst|m242|OU[1]~15_combout ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 ),
	.datab(gnd),
	.datac(!\inst|m242|OU[1]~15_combout ),
	.datad(!\inst|m242|OU[15]~0_combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[1]~16 .extended_lut = "off";
defparam \inst|m242|OU[1]~16 .lut_mask = 64'h0F5F0F5F00550055;
defparam \inst|m242|OU[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N51
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux14~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux14~0_combout  = ( \inst|rf4|am4|Mux14~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[1]~105_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (((\inst|m241|OU[1]~105_combout )))) ) ) # ( !\inst|rf4|am4|Mux14~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((!\inst1|WideOr2~0_combout  & (\inst1|WideOr3~0_combout  & \inst|m241|OU[1]~105_combout )) # (\inst1|WideOr2~0_combout  & ((\inst|m241|OU[1]~105_combout ) # 
// (\inst1|WideOr3~0_combout ))))) ) )

	.dataa(!\inst1|WideOr2~0_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst|m241|OU[1]~105_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux14~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux14~0 .lut_mask = 64'h170017006A0F6A0F;
defparam \inst|fu|al16|l4|mu4|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N18
cyclonev_lcell_comb \inst|fu|al16|m2|OU[1]~3 (
// Equation(s):
// \inst|fu|al16|m2|OU[1]~3_combout  = ( \inst1|WideOr1~1_combout  & ( \inst|fu|al16|a4|Add0~25_sumout  & ( \inst|fu|al16|l4|mu4|Mux14~0_combout  ) ) ) # ( !\inst1|WideOr1~1_combout  & ( \inst|fu|al16|a4|Add0~25_sumout  & ( !\inst|fu|al16|a4|Add0~21_sumout  
// $ (!\inst|rf4|am4|Mux14~4_combout  $ (\inst|rf4|am4|Mux15~4_combout )) ) ) ) # ( \inst1|WideOr1~1_combout  & ( !\inst|fu|al16|a4|Add0~25_sumout  & ( \inst|fu|al16|l4|mu4|Mux14~0_combout  ) ) ) # ( !\inst1|WideOr1~1_combout  & ( 
// !\inst|fu|al16|a4|Add0~25_sumout  & ( !\inst|fu|al16|a4|Add0~21_sumout  $ (!\inst|rf4|am4|Mux14~4_combout ) ) ) )

	.dataa(!\inst|fu|al16|l4|mu4|Mux14~0_combout ),
	.datab(!\inst|fu|al16|a4|Add0~21_sumout ),
	.datac(!\inst|rf4|am4|Mux14~4_combout ),
	.datad(!\inst|rf4|am4|Mux15~4_combout ),
	.datae(!\inst1|WideOr1~1_combout ),
	.dataf(!\inst|fu|al16|a4|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[1]~3 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[1]~3 .lut_mask = 64'h3C3C55553CC35555;
defparam \inst|fu|al16|m2|OU[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \inst|m242|OU[1]~17 (
// Equation(s):
// \inst|m242|OU[1]~17_combout  = ( \inst|rf4|am4|Mux15~4_combout  & ( (!\inst1|WideOr3~0_combout ) # ((\inst|rf4|am4|Mux13~4_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout )) ) ) # ( 
// !\inst|rf4|am4|Mux15~4_combout  & ( (\inst1|WideOr3~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst|rf4|am4|Mux13~4_combout )) ) )

	.dataa(gnd),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datad(!\inst|rf4|am4|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[1]~17 .extended_lut = "off";
defparam \inst|m242|OU[1]~17 .lut_mask = 64'h00300030CFFFCFFF;
defparam \inst|m242|OU[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \inst|m242|OU[1]~18 (
// Equation(s):
// \inst|m242|OU[1]~18_combout  = ( \inst|m242|OU[1]~17_combout  & ( (!\inst1|Decoder1~1_combout  & (((\inst|fu|al16|m2|OU[1]~3_combout )) # (\inst1|Decoder0~0_combout ))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[1]~16_combout )))) ) ) # ( 
// !\inst|m242|OU[1]~17_combout  & ( (!\inst1|Decoder1~1_combout  & (!\inst1|Decoder0~0_combout  & ((\inst|fu|al16|m2|OU[1]~3_combout )))) # (\inst1|Decoder1~1_combout  & (((\inst|m242|OU[1]~16_combout )))) ) )

	.dataa(!\inst1|Decoder0~0_combout ),
	.datab(!\inst|m242|OU[1]~16_combout ),
	.datac(!\inst1|Decoder1~1_combout ),
	.datad(!\inst|fu|al16|m2|OU[1]~3_combout ),
	.datae(gnd),
	.dataf(!\inst|m242|OU[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[1]~18 .extended_lut = "off";
defparam \inst|m242|OU[1]~18 .lut_mask = 64'h03A303A353F353F3;
defparam \inst|m242|OU[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \inst|rf4|S1615|Q[1]~feeder (
// Equation(s):
// \inst|rf4|S1615|Q[1]~feeder_combout  = \inst|m242|OU[1]~18_combout 

	.dataa(gnd),
	.datab(!\inst|m242|OU[1]~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|S1615|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|S1615|Q[1]~feeder .extended_lut = "off";
defparam \inst|rf4|S1615|Q[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|rf4|S1615|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N35
dffeas \inst|rf4|S1615|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst|rf4|S1615|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \inst|rf4|am4|Mux14~3 (
// Equation(s):
// \inst|rf4|am4|Mux14~3_combout  = ( \inst|rf4|S1616|Q [1] & ( \inst|rf4|S1614|Q [1] & ( ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S1613|Q [1]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1615|Q [1]))) # (\inst1|Selector3~0_combout ) ) ) ) # ( 
// !\inst|rf4|S1616|Q [1] & ( \inst|rf4|S1614|Q [1] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout ) # (\inst|rf4|S1613|Q [1])))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1615|Q [1] & ((!\inst1|Selector3~0_combout )))) ) ) ) # ( 
// \inst|rf4|S1616|Q [1] & ( !\inst|rf4|S1614|Q [1] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S1613|Q [1] & !\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout )) # (\inst|rf4|S1615|Q [1]))) ) ) ) # ( 
// !\inst|rf4|S1616|Q [1] & ( !\inst|rf4|S1614|Q [1] & ( (!\inst1|Selector3~0_combout  & ((!\inst1|Selector2~0_combout  & ((\inst|rf4|S1613|Q [1]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1615|Q [1])))) ) ) )

	.dataa(!\inst|rf4|S1615|Q [1]),
	.datab(!\inst1|Selector2~0_combout ),
	.datac(!\inst|rf4|S1613|Q [1]),
	.datad(!\inst1|Selector3~0_combout ),
	.datae(!\inst|rf4|S1616|Q [1]),
	.dataf(!\inst|rf4|S1614|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~3 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \inst|rf4|am4|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N12
cyclonev_lcell_comb \inst|rf4|am4|Mux14~2 (
// Equation(s):
// \inst|rf4|am4|Mux14~2_combout  = ( \inst|rf4|S1611|Q [1] & ( \inst|rf4|S1610|Q [1] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S169|Q [1]) # (\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # 
// (\inst|rf4|S1612|Q [1]))) ) ) ) # ( !\inst|rf4|S1611|Q [1] & ( \inst|rf4|S1610|Q [1] & ( (!\inst1|Selector2~0_combout  & (((\inst|rf4|S169|Q [1]) # (\inst1|Selector3~0_combout )))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1612|Q [1] & 
// (\inst1|Selector3~0_combout ))) ) ) ) # ( \inst|rf4|S1611|Q [1] & ( !\inst|rf4|S1610|Q [1] & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout  & \inst|rf4|S169|Q [1])))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout )) # 
// (\inst|rf4|S1612|Q [1]))) ) ) ) # ( !\inst|rf4|S1611|Q [1] & ( !\inst|rf4|S1610|Q [1] & ( (!\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout  & \inst|rf4|S169|Q [1])))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1612|Q [1] & 
// (\inst1|Selector3~0_combout ))) ) ) )

	.dataa(!\inst|rf4|S1612|Q [1]),
	.datab(!\inst1|Selector2~0_combout ),
	.datac(!\inst1|Selector3~0_combout ),
	.datad(!\inst|rf4|S169|Q [1]),
	.datae(!\inst|rf4|S1611|Q [1]),
	.dataf(!\inst|rf4|S1610|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~2 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \inst|rf4|am4|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N42
cyclonev_lcell_comb \inst|rf4|am4|Mux14~1 (
// Equation(s):
// \inst|rf4|am4|Mux14~1_combout  = ( \inst|rf4|S167|Q [1] & ( \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S166|Q [1]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S168|Q [1])) ) ) ) # ( !\inst|rf4|S167|Q [1] & ( 
// \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S166|Q [1]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S168|Q [1])) ) ) ) # ( \inst|rf4|S167|Q [1] & ( !\inst1|Selector3~0_combout  & ( (\inst|rf4|S165|Q [1]) # 
// (\inst1|Selector2~0_combout ) ) ) ) # ( !\inst|rf4|S167|Q [1] & ( !\inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & \inst|rf4|S165|Q [1]) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S168|Q [1]),
	.datac(!\inst|rf4|S165|Q [1]),
	.datad(!\inst|rf4|S166|Q [1]),
	.datae(!\inst|rf4|S167|Q [1]),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~1 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \inst|rf4|am4|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N24
cyclonev_lcell_comb \inst|rf4|am4|Mux14~0 (
// Equation(s):
// \inst|rf4|am4|Mux14~0_combout  = ( \inst|rf4|S163|Q [1] & ( \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|S162|Q [1])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S164|Q [1]))) ) ) ) # ( !\inst|rf4|S163|Q [1] & ( 
// \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|S162|Q [1])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S164|Q [1]))) ) ) ) # ( \inst|rf4|S163|Q [1] & ( !\inst1|Selector3~0_combout  & ( (\inst|rf4|S161|Q [1]) # 
// (\inst1|Selector2~0_combout ) ) ) ) # ( !\inst|rf4|S163|Q [1] & ( !\inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & \inst|rf4|S161|Q [1]) ) ) )

	.dataa(!\inst|rf4|S162|Q [1]),
	.datab(!\inst|rf4|S164|Q [1]),
	.datac(!\inst1|Selector2~0_combout ),
	.datad(!\inst|rf4|S161|Q [1]),
	.datae(!\inst|rf4|S163|Q [1]),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~0 .lut_mask = 64'h00F00FFF53535353;
defparam \inst|rf4|am4|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N9
cyclonev_lcell_comb \inst|rf4|am4|Mux14~4 (
// Equation(s):
// \inst|rf4|am4|Mux14~4_combout  = ( \inst|rf4|am4|Mux14~1_combout  & ( \inst|rf4|am4|Mux14~0_combout  & ( (!\inst1|Selector0~0_combout ) # ((!\inst1|Selector1~0_combout  & ((\inst|rf4|am4|Mux14~2_combout ))) # (\inst1|Selector1~0_combout  & 
// (\inst|rf4|am4|Mux14~3_combout ))) ) ) ) # ( !\inst|rf4|am4|Mux14~1_combout  & ( \inst|rf4|am4|Mux14~0_combout  & ( (!\inst1|Selector0~0_combout  & (((!\inst1|Selector1~0_combout )))) # (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & 
// ((\inst|rf4|am4|Mux14~2_combout ))) # (\inst1|Selector1~0_combout  & (\inst|rf4|am4|Mux14~3_combout )))) ) ) ) # ( \inst|rf4|am4|Mux14~1_combout  & ( !\inst|rf4|am4|Mux14~0_combout  & ( (!\inst1|Selector0~0_combout  & (((\inst1|Selector1~0_combout )))) # 
// (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & ((\inst|rf4|am4|Mux14~2_combout ))) # (\inst1|Selector1~0_combout  & (\inst|rf4|am4|Mux14~3_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux14~1_combout  & ( !\inst|rf4|am4|Mux14~0_combout  & ( 
// (\inst1|Selector0~0_combout  & ((!\inst1|Selector1~0_combout  & ((\inst|rf4|am4|Mux14~2_combout ))) # (\inst1|Selector1~0_combout  & (\inst|rf4|am4|Mux14~3_combout )))) ) ) )

	.dataa(!\inst|rf4|am4|Mux14~3_combout ),
	.datab(!\inst|rf4|am4|Mux14~2_combout ),
	.datac(!\inst1|Selector0~0_combout ),
	.datad(!\inst1|Selector1~0_combout ),
	.datae(!\inst|rf4|am4|Mux14~1_combout ),
	.dataf(!\inst|rf4|am4|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~4 .lut_mask = 64'h030503F5F305F3F5;
defparam \inst|rf4|am4|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N42
cyclonev_lcell_comb \inst3|Add0~68 (
// Equation(s):
// \inst3|Add0~68_combout  = ( \inst1|Decoder1~3_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  & ( \inst|rf4|am4|Mux14~4_combout  ) ) ) # ( !\inst1|Decoder1~3_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  ) ) # ( \inst1|Decoder1~3_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  & ( 
// \inst|rf4|am4|Mux14~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux14~4_combout ),
	.datad(gnd),
	.datae(!\inst1|Decoder1~3_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~68 .extended_lut = "off";
defparam \inst3|Add0~68 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \inst3|Add0~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \inst3|PC[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[1] .is_wysiwyg = "true";
defparam \inst3|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y15_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h11110A0A00000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N33
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout )))) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h4000400070007000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N57
cyclonev_lcell_comb \inst|m241|OU[11]~0 (
// Equation(s):
// \inst|m241|OU[11]~0_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~0 .extended_lut = "off";
defparam \inst|m241|OU[11]~0 .lut_mask = 64'hAA00000000000000;
defparam \inst|m241|OU[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N57
cyclonev_lcell_comb \inst1|Selector0~0 (
// Equation(s):
// \inst1|Selector0~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( 
// (((!\inst|m241|OU[11]~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & \inst|m241|OU[11]~0_combout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (!\inst|m241|OU[11]~0_combout ) # 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ) # (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datad(!\inst|m241|OU[11]~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector0~0 .extended_lut = "off";
defparam \inst1|Selector0~0 .lut_mask = 64'h0000FF7E0001FF7F;
defparam \inst1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N30
cyclonev_lcell_comb \inst|rf4|am4|Mux15~1 (
// Equation(s):
// \inst|rf4|am4|Mux15~1_combout  = ( \inst|rf4|S1610|Q [0] & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & ((\inst|rf4|S166|Q [0]))) # (\inst1|Selector0~0_combout  & (\inst|rf4|S1614|Q [0])) ) ) ) # ( !\inst|rf4|S1610|Q [0] & ( 
// \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & ((\inst|rf4|S166|Q [0]))) # (\inst1|Selector0~0_combout  & (\inst|rf4|S1614|Q [0])) ) ) ) # ( \inst|rf4|S1610|Q [0] & ( !\inst1|Selector1~0_combout  & ( (\inst|rf4|S162|Q [0]) # 
// (\inst1|Selector0~0_combout ) ) ) ) # ( !\inst|rf4|S1610|Q [0] & ( !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & \inst|rf4|S162|Q [0]) ) ) )

	.dataa(!\inst1|Selector0~0_combout ),
	.datab(!\inst|rf4|S1614|Q [0]),
	.datac(!\inst|rf4|S166|Q [0]),
	.datad(!\inst|rf4|S162|Q [0]),
	.datae(!\inst|rf4|S1610|Q [0]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~1 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \inst|rf4|am4|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N0
cyclonev_lcell_comb \inst|rf4|am4|Mux15~0 (
// Equation(s):
// \inst|rf4|am4|Mux15~0_combout  = ( \inst|rf4|S169|Q [0] & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S165|Q [0])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1613|Q [0]))) ) ) ) # ( !\inst|rf4|S169|Q [0] & ( 
// \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S165|Q [0])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1613|Q [0]))) ) ) ) # ( \inst|rf4|S169|Q [0] & ( !\inst1|Selector1~0_combout  & ( (\inst1|Selector0~0_combout ) # 
// (\inst|rf4|S161|Q [0]) ) ) ) # ( !\inst|rf4|S169|Q [0] & ( !\inst1|Selector1~0_combout  & ( (\inst|rf4|S161|Q [0] & !\inst1|Selector0~0_combout ) ) ) )

	.dataa(!\inst|rf4|S161|Q [0]),
	.datab(!\inst|rf4|S165|Q [0]),
	.datac(!\inst1|Selector0~0_combout ),
	.datad(!\inst|rf4|S1613|Q [0]),
	.datae(!\inst|rf4|S169|Q [0]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~0 .lut_mask = 64'h50505F5F303F303F;
defparam \inst|rf4|am4|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \inst|rf4|am4|Mux15~2 (
// Equation(s):
// \inst|rf4|am4|Mux15~2_combout  = ( \inst|rf4|S1611|Q [0] & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S167|Q [0])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1615|Q [0]))) ) ) ) # ( !\inst|rf4|S1611|Q [0] & ( 
// \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & (\inst|rf4|S167|Q [0])) # (\inst1|Selector0~0_combout  & ((\inst|rf4|S1615|Q [0]))) ) ) ) # ( \inst|rf4|S1611|Q [0] & ( !\inst1|Selector1~0_combout  & ( (\inst1|Selector0~0_combout ) # 
// (\inst|rf4|S163|Q [0]) ) ) ) # ( !\inst|rf4|S1611|Q [0] & ( !\inst1|Selector1~0_combout  & ( (\inst|rf4|S163|Q [0] & !\inst1|Selector0~0_combout ) ) ) )

	.dataa(!\inst|rf4|S167|Q [0]),
	.datab(!\inst|rf4|S1615|Q [0]),
	.datac(!\inst|rf4|S163|Q [0]),
	.datad(!\inst1|Selector0~0_combout ),
	.datae(!\inst|rf4|S1611|Q [0]),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~2 .lut_mask = 64'h0F000FFF55335533;
defparam \inst|rf4|am4|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N18
cyclonev_lcell_comb \inst|rf4|am4|Mux15~3 (
// Equation(s):
// \inst|rf4|am4|Mux15~3_combout  = ( \inst1|Selector0~0_combout  & ( \inst1|Selector1~0_combout  & ( \inst|rf4|S1616|Q [0] ) ) ) # ( !\inst1|Selector0~0_combout  & ( \inst1|Selector1~0_combout  & ( \inst|rf4|S168|Q [0] ) ) ) # ( \inst1|Selector0~0_combout  
// & ( !\inst1|Selector1~0_combout  & ( \inst|rf4|S1612|Q [0] ) ) ) # ( !\inst1|Selector0~0_combout  & ( !\inst1|Selector1~0_combout  & ( \inst|rf4|S164|Q [0] ) ) )

	.dataa(!\inst|rf4|S1616|Q [0]),
	.datab(!\inst|rf4|S168|Q [0]),
	.datac(!\inst|rf4|S164|Q [0]),
	.datad(!\inst|rf4|S1612|Q [0]),
	.datae(!\inst1|Selector0~0_combout ),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \inst|rf4|am4|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N12
cyclonev_lcell_comb \inst|rf4|am4|Mux15~4 (
// Equation(s):
// \inst|rf4|am4|Mux15~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux15~3_combout  & ( (\inst|rf4|am4|Mux15~1_combout ) # (\inst1|Selector2~0_combout ) ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst|rf4|am4|Mux15~3_combout  & ( 
// (!\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux15~0_combout )) # (\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux15~2_combout ))) ) ) ) # ( \inst1|Selector3~0_combout  & ( !\inst|rf4|am4|Mux15~3_combout  & ( (!\inst1|Selector2~0_combout  & 
// \inst|rf4|am4|Mux15~1_combout ) ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst|rf4|am4|Mux15~3_combout  & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|am4|Mux15~0_combout )) # (\inst1|Selector2~0_combout  & ((\inst|rf4|am4|Mux15~2_combout ))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|am4|Mux15~1_combout ),
	.datac(!\inst|rf4|am4|Mux15~0_combout ),
	.datad(!\inst|rf4|am4|Mux15~2_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst|rf4|am4|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~4 .lut_mask = 64'h0A5F22220A5F7777;
defparam \inst|rf4|am4|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N57
cyclonev_lcell_comb \inst3|Add0~67 (
// Equation(s):
// \inst3|Add0~67_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( (!\inst1|Decoder1~3_combout ) # (\inst|rf4|am4|Mux15~4_combout ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  & ( (\inst|rf4|am4|Mux15~4_combout  & \inst1|Decoder1~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux15~4_combout ),
	.datad(!\inst1|Decoder1~3_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~67 .extended_lut = "off";
defparam \inst3|Add0~67 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst3|Add0~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N2
dffeas \inst3|PC[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[0] .is_wysiwyg = "true";
defparam \inst3|PC[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158  & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h1010000010100C0C;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout )) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1 .extended_lut = "on";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h0AFF0AFF22FF00FF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N39
cyclonev_lcell_comb \inst1|Decoder1~2 (
// Equation(s):
// \inst1|Decoder1~2_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~2 .extended_lut = "off";
defparam \inst1|Decoder1~2 .lut_mask = 64'h0002000200000000;
defparam \inst1|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N6
cyclonev_lcell_comb \inst|fu|al16|WideAnd0~0 (
// Equation(s):
// \inst|fu|al16|WideAnd0~0_combout  = ( !\inst|fu|al16|a4|a|FA3|HA2|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux12~0_combout  & ( (!\inst|fu|al16|m2|OU[2]~4_combout  & (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|m2|OU[1]~3_combout  & 
// !\inst|fu|al16|m2|OU[0]~2_combout ))) ) ) ) # ( \inst|fu|al16|a4|a|FA3|HA2|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux12~0_combout  & ( (!\inst|fu|al16|m2|OU[2]~4_combout  & (\inst1|WideOr1~1_combout  & (!\inst|fu|al16|m2|OU[1]~3_combout  & 
// !\inst|fu|al16|m2|OU[0]~2_combout ))) ) ) ) # ( !\inst|fu|al16|a4|a|FA3|HA2|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux12~0_combout  & ( (!\inst|fu|al16|m2|OU[2]~4_combout  & (!\inst|fu|al16|m2|OU[1]~3_combout  & !\inst|fu|al16|m2|OU[0]~2_combout )) ) ) )

	.dataa(!\inst|fu|al16|m2|OU[2]~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|m2|OU[1]~3_combout ),
	.datad(!\inst|fu|al16|m2|OU[0]~2_combout ),
	.datae(!\inst|fu|al16|a4|a|FA3|HA2|C~0_combout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|WideAnd0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|WideAnd0~0 .extended_lut = "off";
defparam \inst|fu|al16|WideAnd0~0 .lut_mask = 64'hA000200080000000;
defparam \inst|fu|al16|WideAnd0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \inst|fu|al16|WideAnd0~1 (
// Equation(s):
// \inst|fu|al16|WideAnd0~1_combout  = ( !\inst|fu|al16|m2|OU[4]~13_combout  & ( \inst|fu|al16|WideAnd0~0_combout  & ( (!\inst|fu|al16|m2|OU[6]~6_combout  & (!\inst|fu|al16|m2|OU[7]~7_combout  & !\inst|fu|al16|m2|OU[5]~5_combout )) ) ) )

	.dataa(!\inst|fu|al16|m2|OU[6]~6_combout ),
	.datab(!\inst|fu|al16|m2|OU[7]~7_combout ),
	.datac(!\inst|fu|al16|m2|OU[5]~5_combout ),
	.datad(gnd),
	.datae(!\inst|fu|al16|m2|OU[4]~13_combout ),
	.dataf(!\inst|fu|al16|WideAnd0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|WideAnd0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|WideAnd0~1 .extended_lut = "off";
defparam \inst|fu|al16|WideAnd0~1 .lut_mask = 64'h0000000080800000;
defparam \inst|fu|al16|WideAnd0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \inst|fu|al16|WideAnd0~2 (
// Equation(s):
// \inst|fu|al16|WideAnd0~2_combout  = ( !\inst|fu|al16|a4|a|FA9|HA2|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux6~0_combout  & ( (!\inst1|WideOr1~1_combout  & (\inst|fu|al16|WideAnd0~1_combout  & (!\inst|fu|al16|m2|OU[8]~8_combout  & 
// !\inst|fu|al16|m2|OU[10]~9_combout ))) ) ) ) # ( \inst|fu|al16|a4|a|FA9|HA2|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux6~0_combout  & ( (\inst1|WideOr1~1_combout  & (\inst|fu|al16|WideAnd0~1_combout  & (!\inst|fu|al16|m2|OU[8]~8_combout  & 
// !\inst|fu|al16|m2|OU[10]~9_combout ))) ) ) ) # ( !\inst|fu|al16|a4|a|FA9|HA2|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux6~0_combout  & ( (\inst|fu|al16|WideAnd0~1_combout  & (!\inst|fu|al16|m2|OU[8]~8_combout  & !\inst|fu|al16|m2|OU[10]~9_combout )) ) ) )

	.dataa(!\inst1|WideOr1~1_combout ),
	.datab(!\inst|fu|al16|WideAnd0~1_combout ),
	.datac(!\inst|fu|al16|m2|OU[8]~8_combout ),
	.datad(!\inst|fu|al16|m2|OU[10]~9_combout ),
	.datae(!\inst|fu|al16|a4|a|FA9|HA2|C~0_combout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|WideAnd0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|WideAnd0~2 .extended_lut = "off";
defparam \inst|fu|al16|WideAnd0~2 .lut_mask = 64'h3000100020000000;
defparam \inst|fu|al16|WideAnd0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \inst|fu|al16|WideAnd0~3 (
// Equation(s):
// \inst|fu|al16|WideAnd0~3_combout  = ( !\inst|fu|al16|m2|OU[13]~1_combout  & ( !\inst|fu|al16|m2|OU[12]~11_combout  & ( (!\inst|fu|al16|m2|OU[13]~17_combout  & (!\inst|fu|al16|m2|OU[11]~10_combout  & (!\inst|fu|al16|m2|OU[12]~12_combout  & 
// \inst|fu|al16|WideAnd0~2_combout ))) ) ) )

	.dataa(!\inst|fu|al16|m2|OU[13]~17_combout ),
	.datab(!\inst|fu|al16|m2|OU[11]~10_combout ),
	.datac(!\inst|fu|al16|m2|OU[12]~12_combout ),
	.datad(!\inst|fu|al16|WideAnd0~2_combout ),
	.datae(!\inst|fu|al16|m2|OU[13]~1_combout ),
	.dataf(!\inst|fu|al16|m2|OU[12]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|WideAnd0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|WideAnd0~3 .extended_lut = "off";
defparam \inst|fu|al16|WideAnd0~3 .lut_mask = 64'h0080000000000000;
defparam \inst|fu|al16|WideAnd0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N15
cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux0~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux0~0_combout  = ( \inst1|WideOr2~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (!\inst|rf4|am4|Mux0~4_combout  $ (((!\inst|m241|OU[15]~20_combout  & 
// !\inst1|WideOr3~0_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst|rf4|am4|Mux0~4_combout  & (\inst|m241|OU[15]~20_combout ))) ) ) # ( !\inst1|WideOr2~0_combout  & ( 
// (!\inst|rf4|am4|Mux0~4_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst|m241|OU[15]~20_combout  & \inst1|WideOr3~0_combout ))) # (\inst|rf4|am4|Mux0~4_combout  & 
// (((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst1|WideOr3~0_combout )) # (\inst|m241|OU[15]~20_combout ))) ) )

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst|m241|OU[15]~20_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux0~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux0~0 .lut_mask = 64'h054D054D49894989;
defparam \inst|fu|al16|l4|mu4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \inst|fu|al16|a4|a|FA13|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA13|S~combout  = ( \inst|rf4|am4|Mux3~4_combout  & ( \inst|fu|al16|a4|a|FA11|HA2|S~0_combout  & ( (\inst|fu|al16|a4|Add0~57_sumout ) # (\inst|rf4|am4|Mux2~4_combout ) ) ) ) # ( !\inst|rf4|am4|Mux3~4_combout  & ( 
// \inst|fu|al16|a4|a|FA11|HA2|S~0_combout  & ( (!\inst|fu|al16|a4|Add0~5_sumout  & (\inst|rf4|am4|Mux2~4_combout  & \inst|fu|al16|a4|Add0~57_sumout )) # (\inst|fu|al16|a4|Add0~5_sumout  & ((\inst|fu|al16|a4|Add0~57_sumout ) # (\inst|rf4|am4|Mux2~4_combout 
// ))) ) ) ) # ( \inst|rf4|am4|Mux3~4_combout  & ( !\inst|fu|al16|a4|a|FA11|HA2|S~0_combout  & ( (!\inst|rf4|am4|Mux2~4_combout  & (\inst|fu|al16|a4|Add0~57_sumout  & ((\inst|fu|al16|a4|a|FA11|HA1|S~combout ) # (\inst|fu|al16|a4|Add0~5_sumout )))) # 
// (\inst|rf4|am4|Mux2~4_combout  & (((\inst|fu|al16|a4|a|FA11|HA1|S~combout ) # (\inst|fu|al16|a4|Add0~57_sumout )) # (\inst|fu|al16|a4|Add0~5_sumout ))) ) ) ) # ( !\inst|rf4|am4|Mux3~4_combout  & ( !\inst|fu|al16|a4|a|FA11|HA2|S~0_combout  & ( 
// (!\inst|rf4|am4|Mux2~4_combout  & (\inst|fu|al16|a4|Add0~5_sumout  & (\inst|fu|al16|a4|Add0~57_sumout  & \inst|fu|al16|a4|a|FA11|HA1|S~combout ))) # (\inst|rf4|am4|Mux2~4_combout  & (((\inst|fu|al16|a4|Add0~5_sumout  & 
// \inst|fu|al16|a4|a|FA11|HA1|S~combout )) # (\inst|fu|al16|a4|Add0~57_sumout ))) ) ) )

	.dataa(!\inst|fu|al16|a4|Add0~5_sumout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~57_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA11|HA1|S~combout ),
	.datae(!\inst|rf4|am4|Mux3~4_combout ),
	.dataf(!\inst|fu|al16|a4|a|FA11|HA2|S~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA13|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA13|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA13|S .lut_mask = 64'h0317173F17173F3F;
defparam \inst|fu|al16|a4|a|FA13|S .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \inst|fu|al16|a4|Add0~61 (
// Equation(s):
// \inst|fu|al16|a4|Add0~61_sumout  = SUM(( !\inst|m241|OU[15]~20_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~2  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datab(!\inst1|WideOr3~0_combout ),
	.datac(!\inst|m241|OU[15]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~61 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~61 .lut_mask = 64'h0000FFFF00002D2D;
defparam \inst|fu|al16|a4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \inst|fu|al16|m2|OU[15]~19 (
// Equation(s):
// \inst|fu|al16|m2|OU[15]~19_combout  = ( !\inst1|WideOr1~1_combout  & ( !\inst|rf4|am4|Mux0~4_combout  $ (!\inst|fu|al16|a4|Add0~61_sumout  $ (((!\inst|fu|al16|a4|Add0~1_sumout  & (\inst|rf4|am4|Mux1~4_combout  & \inst|fu|al16|a4|a|FA13|S~combout )) # 
// (\inst|fu|al16|a4|Add0~1_sumout  & ((\inst|fu|al16|a4|a|FA13|S~combout ) # (\inst|rf4|am4|Mux1~4_combout )))))) ) ) # ( \inst1|WideOr1~1_combout  & ( (((\inst|fu|al16|l4|mu4|Mux0~0_combout ))) ) )

	.dataa(!\inst|fu|al16|a4|Add0~1_sumout ),
	.datab(!\inst|rf4|am4|Mux1~4_combout ),
	.datac(!\inst|fu|al16|l4|mu4|Mux0~0_combout ),
	.datad(!\inst|fu|al16|a4|a|FA13|S~combout ),
	.datae(!\inst1|WideOr1~1_combout ),
	.dataf(!\inst|fu|al16|a4|Add0~61_sumout ),
	.datag(!\inst|rf4|am4|Mux0~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[15]~19 .extended_lut = "on";
defparam \inst|fu|al16|m2|OU[15]~19 .lut_mask = 64'h1E780F0FE1870F0F;
defparam \inst|fu|al16|m2|OU[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N30
cyclonev_lcell_comb \inst2|add_offset~0 (
// Equation(s):
// \inst2|add_offset~0_combout  = ( \inst|fu|al16|m2|OU[15]~19_combout  & ( \inst|fu|al16|m2|OU[14]~0_combout  & ( (!\inst1|Decoder1~2_combout ) # (\inst1|Decoder1~3_combout ) ) ) ) # ( !\inst|fu|al16|m2|OU[15]~19_combout  & ( 
// \inst|fu|al16|m2|OU[14]~0_combout  & ( (!\inst1|Decoder1~2_combout ) # (\inst1|Decoder1~3_combout ) ) ) ) # ( \inst|fu|al16|m2|OU[15]~19_combout  & ( !\inst|fu|al16|m2|OU[14]~0_combout  & ( (!\inst1|Decoder1~2_combout ) # (\inst1|Decoder1~3_combout ) ) ) 
// ) # ( !\inst|fu|al16|m2|OU[15]~19_combout  & ( !\inst|fu|al16|m2|OU[14]~0_combout  & ( (!\inst1|Decoder1~2_combout  $ (((\inst|fu|al16|WideAnd0~3_combout  & !\inst|fu|al16|m2|OU[14]~18_combout )))) # (\inst1|Decoder1~3_combout ) ) ) )

	.dataa(!\inst1|Decoder1~2_combout ),
	.datab(!\inst|fu|al16|WideAnd0~3_combout ),
	.datac(!\inst|fu|al16|m2|OU[14]~18_combout ),
	.datad(!\inst1|Decoder1~3_combout ),
	.datae(!\inst|fu|al16|m2|OU[15]~19_combout ),
	.dataf(!\inst|fu|al16|m2|OU[14]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|add_offset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|add_offset~0 .extended_lut = "off";
defparam \inst2|add_offset~0 .lut_mask = 64'h9AFFAAFFAAFFAAFF;
defparam \inst2|add_offset~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N39
cyclonev_lcell_comb \inst3|Add0~64 (
// Equation(s):
// \inst3|Add0~64_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  & ( (!\inst1|Decoder1~3_combout ) # (\inst|rf4|am4|Mux2~4_combout ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  & ( (\inst1|Decoder1~3_combout  & \inst|rf4|am4|Mux2~4_combout ) ) )

	.dataa(!\inst1|Decoder1~3_combout ),
	.datab(gnd),
	.datac(!\inst|rf4|am4|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~64 .extended_lut = "off";
defparam \inst3|Add0~64 .lut_mask = 64'h05050505AFAFAFAF;
defparam \inst3|Add0~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N39
cyclonev_lcell_comb \inst3|Add0~1 (
// Equation(s):
// \inst3|Add0~1_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~64_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [13] ) + ( \inst3|Add0~62  ))
// \inst3|Add0~2  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~64_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [13] ) + ( \inst3|Add0~62  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [13]),
	.datag(gnd),
	.cin(\inst3|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~1_sumout ),
	.cout(\inst3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~1 .extended_lut = "off";
defparam \inst3|Add0~1 .lut_mask = 64'h0000FF0000000015;
defparam \inst3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N41
dffeas \inst3|PC[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[13] .is_wysiwyg = "true";
defparam \inst3|PC[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y17_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout  = ( !\inst3|PC [13] & ( (!\inst3|PC [14] & \inst3|PC [15]) ) )

	.dataa(!\inst3|PC [14]),
	.datab(gnd),
	.datac(!\inst3|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst3|PC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N18
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h10001000100C100C;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1 .extended_lut = "on";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h5F555F5577555555;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \inst1|Decoder1~4 (
// Equation(s):
// \inst1|Decoder1~4_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~4 .extended_lut = "off";
defparam \inst1|Decoder1~4 .lut_mask = 64'h0000000000100010;
defparam \inst1|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N48
cyclonev_lcell_comb \inst3|Add0~65 (
// Equation(s):
// \inst3|Add0~65_combout  = ( \inst|rf4|am4|Mux1~4_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ) # (\inst1|Decoder1~3_combout ) ) ) # ( !\inst|rf4|am4|Mux1~4_combout  & ( 
// (!\inst1|Decoder1~3_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\inst1|Decoder1~3_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~65 .extended_lut = "off";
defparam \inst3|Add0~65 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \inst3|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N42
cyclonev_lcell_comb \inst3|Add0~5 (
// Equation(s):
// \inst3|Add0~5_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~65_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [14] ) + ( \inst3|Add0~2  ))
// \inst3|Add0~6  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~65_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|PC [14] ) + ( \inst3|Add0~2  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|Add0~65_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [14]),
	.datag(gnd),
	.cin(\inst3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~5_sumout ),
	.cout(\inst3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~5 .extended_lut = "off";
defparam \inst3|Add0~5 .lut_mask = 64'h0000FF0000000015;
defparam \inst3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N44
dffeas \inst3|PC[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[14] .is_wysiwyg = "true";
defparam \inst3|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout  = ( \inst3|PC [13] & ( !\inst3|PC [15] & ( \inst3|PC [14] ) ) )

	.dataa(gnd),
	.datab(!\inst3|PC [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst3|PC [13]),
	.dataf(!\inst3|PC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2 .lut_mask = 64'h0000333300000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout )))) 
// ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h000055000A220A22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \inst1|WideOr5~0 (
// Equation(s):
// \inst1|WideOr5~0_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  $ (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr5~0 .extended_lut = "off";
defparam \inst1|WideOr5~0 .lut_mask = 64'h0909090900000000;
defparam \inst1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N54
cyclonev_lcell_comb \inst3|Add0~66 (
// Equation(s):
// \inst3|Add0~66_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (!\inst1|Decoder1~3_combout ) # (\inst|rf4|am4|Mux0~4_combout ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (\inst1|Decoder1~3_combout  & \inst|rf4|am4|Mux0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\inst1|Decoder1~3_combout ),
	.datac(!\inst|rf4|am4|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~66 .extended_lut = "off";
defparam \inst3|Add0~66 .lut_mask = 64'h03030303CFCFCFCF;
defparam \inst3|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y9_N45
cyclonev_lcell_comb \inst3|Add0~9 (
// Equation(s):
// \inst3|Add0~9_sumout  = SUM(( \inst3|PC [15] ) + ( (\inst1|WideOr5~0_combout  & (\inst3|Add0~66_combout  & ((\inst2|add_offset~0_combout ) # (\inst1|Decoder1~4_combout )))) ) + ( \inst3|Add0~6  ))

	.dataa(!\inst1|WideOr5~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst2|add_offset~0_combout ),
	.datad(!\inst3|PC [15]),
	.datae(gnd),
	.dataf(!\inst3|Add0~66_combout ),
	.datag(gnd),
	.cin(\inst3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~9 .extended_lut = "off";
defparam \inst3|Add0~9 .lut_mask = 64'h0000FFEA000000FF;
defparam \inst3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N47
dffeas \inst3|PC[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[15] .is_wysiwyg = "true";
defparam \inst3|PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N5
dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst3|PC [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y22_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ),
	.datad(gnd),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h0404040400002222;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datag(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1 .extended_lut = "on";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h5F555F5577555555;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y18_N12
cyclonev_lcell_comb \inst1|Selector2~0 (
// Equation(s):
// \inst1|Selector2~0_combout  = ( \inst|m241|OU[11]~0_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout 
//  & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout )))) ) ) ) # ( !\inst|m241|OU[11]~0_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout  ) ) ) # ( \inst|m241|OU[11]~0_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ))) ) ) ) # ( !\inst|m241|OU[11]~0_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[11]~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector2~0 .extended_lut = "off";
defparam \inst1|Selector2~0 .lut_mask = 64'h00FF005F00FF01FB;
defparam \inst1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N30
cyclonev_lcell_comb \inst|rf4|am4|Mux2~0 (
// Equation(s):
// \inst|rf4|am4|Mux2~0_combout  = ( \inst1|Selector3~0_combout  & ( \inst|rf4|S163|Q [13] & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S162|Q [13]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S164|Q [13])) ) ) ) # ( !\inst1|Selector3~0_combout  & ( 
// \inst|rf4|S163|Q [13] & ( (\inst|rf4|S161|Q [13]) # (\inst1|Selector2~0_combout ) ) ) ) # ( \inst1|Selector3~0_combout  & ( !\inst|rf4|S163|Q [13] & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S162|Q [13]))) # (\inst1|Selector2~0_combout  & 
// (\inst|rf4|S164|Q [13])) ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst|rf4|S163|Q [13] & ( (!\inst1|Selector2~0_combout  & \inst|rf4|S161|Q [13]) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S164|Q [13]),
	.datac(!\inst|rf4|S161|Q [13]),
	.datad(!\inst|rf4|S162|Q [13]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst|rf4|S163|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~0 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \inst|rf4|am4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y11_N3
cyclonev_lcell_comb \inst|rf4|am4|Mux2~3 (
// Equation(s):
// \inst|rf4|am4|Mux2~3_combout  = ( \inst1|Selector3~0_combout  & ( \inst|rf4|S1614|Q [13] & ( (!\inst1|Selector2~0_combout ) # (\inst|rf4|S1616|Q [13]) ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst|rf4|S1614|Q [13] & ( (!\inst1|Selector2~0_combout  & 
// ((\inst|rf4|S1613|Q [13]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1615|Q [13])) ) ) ) # ( \inst1|Selector3~0_combout  & ( !\inst|rf4|S1614|Q [13] & ( (\inst1|Selector2~0_combout  & \inst|rf4|S1616|Q [13]) ) ) ) # ( !\inst1|Selector3~0_combout  & ( 
// !\inst|rf4|S1614|Q [13] & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S1613|Q [13]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1615|Q [13])) ) ) )

	.dataa(!\inst|rf4|S1615|Q [13]),
	.datab(!\inst1|Selector2~0_combout ),
	.datac(!\inst|rf4|S1616|Q [13]),
	.datad(!\inst|rf4|S1613|Q [13]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst|rf4|S1614|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~3 .lut_mask = 64'h11DD030311DDCFCF;
defparam \inst|rf4|am4|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y13_N36
cyclonev_lcell_comb \inst|rf4|am4|Mux2~2 (
// Equation(s):
// \inst|rf4|am4|Mux2~2_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1612|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1611|Q [13] ) ) ) # ( \inst1|Selector3~0_combout 
//  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1610|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S169|Q [13] ) ) )

	.dataa(!\inst|rf4|S1612|Q [13]),
	.datab(!\inst|rf4|S1611|Q [13]),
	.datac(!\inst|rf4|S1610|Q [13]),
	.datad(!\inst|rf4|S169|Q [13]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \inst|rf4|am4|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N24
cyclonev_lcell_comb \inst|rf4|am4|Mux2~1 (
// Equation(s):
// \inst|rf4|am4|Mux2~1_combout  = ( \inst|rf4|S168|Q [13] & ( \inst|rf4|S167|Q [13] & ( ((!\inst1|Selector3~0_combout  & (\inst|rf4|S165|Q [13])) # (\inst1|Selector3~0_combout  & ((\inst|rf4|S166|Q [13])))) # (\inst1|Selector2~0_combout ) ) ) ) # ( 
// !\inst|rf4|S168|Q [13] & ( \inst|rf4|S167|Q [13] & ( (!\inst1|Selector3~0_combout  & (((\inst1|Selector2~0_combout )) # (\inst|rf4|S165|Q [13]))) # (\inst1|Selector3~0_combout  & (((!\inst1|Selector2~0_combout  & \inst|rf4|S166|Q [13])))) ) ) ) # ( 
// \inst|rf4|S168|Q [13] & ( !\inst|rf4|S167|Q [13] & ( (!\inst1|Selector3~0_combout  & (\inst|rf4|S165|Q [13] & (!\inst1|Selector2~0_combout ))) # (\inst1|Selector3~0_combout  & (((\inst|rf4|S166|Q [13]) # (\inst1|Selector2~0_combout )))) ) ) ) # ( 
// !\inst|rf4|S168|Q [13] & ( !\inst|rf4|S167|Q [13] & ( (!\inst1|Selector2~0_combout  & ((!\inst1|Selector3~0_combout  & (\inst|rf4|S165|Q [13])) # (\inst1|Selector3~0_combout  & ((\inst|rf4|S166|Q [13]))))) ) ) )

	.dataa(!\inst|rf4|S165|Q [13]),
	.datab(!\inst1|Selector3~0_combout ),
	.datac(!\inst1|Selector2~0_combout ),
	.datad(!\inst|rf4|S166|Q [13]),
	.datae(!\inst|rf4|S168|Q [13]),
	.dataf(!\inst|rf4|S167|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \inst|rf4|am4|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N6
cyclonev_lcell_comb \inst|rf4|am4|Mux2~4 (
// Equation(s):
// \inst|rf4|am4|Mux2~4_combout  = ( \inst|rf4|am4|Mux2~2_combout  & ( \inst|rf4|am4|Mux2~1_combout  & ( (!\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout )) # (\inst|rf4|am4|Mux2~0_combout ))) # (\inst1|Selector1~0_combout  & 
// (((!\inst1|Selector0~0_combout ) # (\inst|rf4|am4|Mux2~3_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux2~2_combout  & ( \inst|rf4|am4|Mux2~1_combout  & ( (!\inst1|Selector1~0_combout  & (\inst|rf4|am4|Mux2~0_combout  & ((!\inst1|Selector0~0_combout )))) # 
// (\inst1|Selector1~0_combout  & (((!\inst1|Selector0~0_combout ) # (\inst|rf4|am4|Mux2~3_combout )))) ) ) ) # ( \inst|rf4|am4|Mux2~2_combout  & ( !\inst|rf4|am4|Mux2~1_combout  & ( (!\inst1|Selector1~0_combout  & (((\inst1|Selector0~0_combout )) # 
// (\inst|rf4|am4|Mux2~0_combout ))) # (\inst1|Selector1~0_combout  & (((\inst|rf4|am4|Mux2~3_combout  & \inst1|Selector0~0_combout )))) ) ) ) # ( !\inst|rf4|am4|Mux2~2_combout  & ( !\inst|rf4|am4|Mux2~1_combout  & ( (!\inst1|Selector1~0_combout  & 
// (\inst|rf4|am4|Mux2~0_combout  & ((!\inst1|Selector0~0_combout )))) # (\inst1|Selector1~0_combout  & (((\inst|rf4|am4|Mux2~3_combout  & \inst1|Selector0~0_combout )))) ) ) )

	.dataa(!\inst|rf4|am4|Mux2~0_combout ),
	.datab(!\inst1|Selector1~0_combout ),
	.datac(!\inst|rf4|am4|Mux2~3_combout ),
	.datad(!\inst1|Selector0~0_combout ),
	.datae(!\inst|rf4|am4|Mux2~2_combout ),
	.dataf(!\inst|rf4|am4|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~4 .lut_mask = 64'h440344CF770377CF;
defparam \inst|rf4|am4|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout  = ( \inst|rf4|am4|Mux2~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N2
dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N27
cyclonev_lcell_comb \inst|m242|OU[15]~0 (
// Equation(s):
// \inst|m242|OU[15]~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(gnd),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[15]~0 .extended_lut = "off";
defparam \inst|m242|OU[15]~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \inst|m242|OU[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) ) ) 
// ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))) 
// ) ) ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))) ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h44770C0C44773F3F;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \inst|m242|OU[15]~1 (
// Equation(s):
// \inst|m242|OU[15]~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0_combout  & ( (\inst|m242|OU[15]~0_combout  & 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 ) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0_combout  
// ) ) # ( \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0_combout  & ( (\inst|m242|OU[15]~0_combout  & 
// \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 ) ) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ( !\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0_combout  
// & ( (\inst|m242|OU[15]~0_combout  & \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 ) ) ) )

	.dataa(!\inst|m242|OU[15]~0_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[15]~1 .extended_lut = "off";
defparam \inst|m242|OU[15]~1 .lut_mask = 64'h11111111FFFF1111;
defparam \inst|m242|OU[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \inst|m242|OU[15]~2 (
// Equation(s):
// \inst|m242|OU[15]~2_combout  = ( \inst1|WideOr3~0_combout  & ( \inst|rf4|am4|Mux15~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & (\inst1|WideOr2~0_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & ((\inst|rf4|am4|Mux13~4_combout ))) ) ) ) # ( !\inst1|WideOr3~0_combout  & ( \inst|rf4|am4|Mux15~4_combout  & ( \inst|rf4|am4|Mux13~4_combout  ) ) ) # ( 
// \inst1|WideOr3~0_combout  & ( !\inst|rf4|am4|Mux15~4_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout  & \inst|rf4|am4|Mux13~4_combout ) ) ) ) # ( !\inst1|WideOr3~0_combout  & ( 
// !\inst|rf4|am4|Mux15~4_combout  & ( \inst|rf4|am4|Mux13~4_combout  ) ) )

	.dataa(!\inst1|WideOr2~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~2_combout ),
	.datac(!\inst|rf4|am4|Mux13~4_combout ),
	.datad(gnd),
	.datae(!\inst1|WideOr3~0_combout ),
	.dataf(!\inst|rf4|am4|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[15]~2 .extended_lut = "off";
defparam \inst|m242|OU[15]~2 .lut_mask = 64'h0F0F03030F0F4747;
defparam \inst|m242|OU[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N36
cyclonev_lcell_comb \inst|m242|OU[15]~3 (
// Equation(s):
// \inst|m242|OU[15]~3_combout  = ( \inst|fu|al16|m2|OU[15]~19_combout  & ( \inst1|Decoder1~1_combout  & ( \inst|m242|OU[15]~1_combout  ) ) ) # ( !\inst|fu|al16|m2|OU[15]~19_combout  & ( \inst1|Decoder1~1_combout  & ( \inst|m242|OU[15]~1_combout  ) ) ) # ( 
// \inst|fu|al16|m2|OU[15]~19_combout  & ( !\inst1|Decoder1~1_combout  & ( (!\inst1|Decoder0~0_combout ) # (\inst|m242|OU[15]~2_combout ) ) ) ) # ( !\inst|fu|al16|m2|OU[15]~19_combout  & ( !\inst1|Decoder1~1_combout  & ( (\inst|m242|OU[15]~2_combout  & 
// \inst1|Decoder0~0_combout ) ) ) )

	.dataa(!\inst|m242|OU[15]~1_combout ),
	.datab(!\inst|m242|OU[15]~2_combout ),
	.datac(!\inst1|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\inst|fu|al16|m2|OU[15]~19_combout ),
	.dataf(!\inst1|Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[15]~3 .extended_lut = "off";
defparam \inst|m242|OU[15]~3 .lut_mask = 64'h0303F3F355555555;
defparam \inst|m242|OU[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N38
dffeas \inst|rf4|S1612|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m242|OU[15]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \inst|rf4|am4|Mux0~2 (
// Equation(s):
// \inst|rf4|am4|Mux0~2_combout  = ( \inst|rf4|S169|Q [15] & ( \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S1610|Q [15]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1612|Q [15])) ) ) ) # ( !\inst|rf4|S169|Q [15] & ( 
// \inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout  & ((\inst|rf4|S1610|Q [15]))) # (\inst1|Selector2~0_combout  & (\inst|rf4|S1612|Q [15])) ) ) ) # ( \inst|rf4|S169|Q [15] & ( !\inst1|Selector3~0_combout  & ( (!\inst1|Selector2~0_combout ) # 
// (\inst|rf4|S1611|Q [15]) ) ) ) # ( !\inst|rf4|S169|Q [15] & ( !\inst1|Selector3~0_combout  & ( (\inst1|Selector2~0_combout  & \inst|rf4|S1611|Q [15]) ) ) )

	.dataa(!\inst|rf4|S1612|Q [15]),
	.datab(!\inst1|Selector2~0_combout ),
	.datac(!\inst|rf4|S1610|Q [15]),
	.datad(!\inst|rf4|S1611|Q [15]),
	.datae(!\inst|rf4|S169|Q [15]),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~2 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \inst|rf4|am4|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y11_N12
cyclonev_lcell_comb \inst|rf4|am4|Mux0~3 (
// Equation(s):
// \inst|rf4|am4|Mux0~3_combout  = ( \inst1|Selector2~0_combout  & ( \inst1|Selector3~0_combout  & ( \inst|rf4|S1616|Q [15] ) ) ) # ( !\inst1|Selector2~0_combout  & ( \inst1|Selector3~0_combout  & ( \inst|rf4|S1614|Q [15] ) ) ) # ( \inst1|Selector2~0_combout 
//  & ( !\inst1|Selector3~0_combout  & ( \inst|rf4|S1615|Q [15] ) ) ) # ( !\inst1|Selector2~0_combout  & ( !\inst1|Selector3~0_combout  & ( \inst|rf4|S1613|Q [15] ) ) )

	.dataa(!\inst|rf4|S1614|Q [15]),
	.datab(!\inst|rf4|S1615|Q [15]),
	.datac(!\inst|rf4|S1613|Q [15]),
	.datad(!\inst|rf4|S1616|Q [15]),
	.datae(!\inst1|Selector2~0_combout ),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \inst|rf4|am4|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N24
cyclonev_lcell_comb \inst|rf4|am4|Mux0~1 (
// Equation(s):
// \inst|rf4|am4|Mux0~1_combout  = ( \inst|rf4|S166|Q [15] & ( \inst|rf4|S168|Q [15] & ( ((!\inst1|Selector2~0_combout  & (\inst|rf4|S165|Q [15])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S167|Q [15])))) # (\inst1|Selector3~0_combout ) ) ) ) # ( 
// !\inst|rf4|S166|Q [15] & ( \inst|rf4|S168|Q [15] & ( (!\inst1|Selector2~0_combout  & (\inst|rf4|S165|Q [15] & (!\inst1|Selector3~0_combout ))) # (\inst1|Selector2~0_combout  & (((\inst|rf4|S167|Q [15]) # (\inst1|Selector3~0_combout )))) ) ) ) # ( 
// \inst|rf4|S166|Q [15] & ( !\inst|rf4|S168|Q [15] & ( (!\inst1|Selector2~0_combout  & (((\inst1|Selector3~0_combout )) # (\inst|rf4|S165|Q [15]))) # (\inst1|Selector2~0_combout  & (((!\inst1|Selector3~0_combout  & \inst|rf4|S167|Q [15])))) ) ) ) # ( 
// !\inst|rf4|S166|Q [15] & ( !\inst|rf4|S168|Q [15] & ( (!\inst1|Selector3~0_combout  & ((!\inst1|Selector2~0_combout  & (\inst|rf4|S165|Q [15])) # (\inst1|Selector2~0_combout  & ((\inst|rf4|S167|Q [15]))))) ) ) )

	.dataa(!\inst1|Selector2~0_combout ),
	.datab(!\inst|rf4|S165|Q [15]),
	.datac(!\inst1|Selector3~0_combout ),
	.datad(!\inst|rf4|S167|Q [15]),
	.datae(!\inst|rf4|S166|Q [15]),
	.dataf(!\inst|rf4|S168|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~1 .lut_mask = 64'h20702A7A25752F7F;
defparam \inst|rf4|am4|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N0
cyclonev_lcell_comb \inst|rf4|am4|Mux0~0 (
// Equation(s):
// \inst|rf4|am4|Mux0~0_combout  = ( \inst1|Selector2~0_combout  & ( \inst1|Selector3~0_combout  & ( \inst|rf4|S164|Q [15] ) ) ) # ( !\inst1|Selector2~0_combout  & ( \inst1|Selector3~0_combout  & ( \inst|rf4|S162|Q [15] ) ) ) # ( \inst1|Selector2~0_combout  
// & ( !\inst1|Selector3~0_combout  & ( \inst|rf4|S163|Q [15] ) ) ) # ( !\inst1|Selector2~0_combout  & ( !\inst1|Selector3~0_combout  & ( \inst|rf4|S161|Q [15] ) ) )

	.dataa(!\inst|rf4|S163|Q [15]),
	.datab(!\inst|rf4|S161|Q [15]),
	.datac(!\inst|rf4|S162|Q [15]),
	.datad(!\inst|rf4|S164|Q [15]),
	.datae(!\inst1|Selector2~0_combout ),
	.dataf(!\inst1|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~0 .lut_mask = 64'h333355550F0F00FF;
defparam \inst|rf4|am4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \inst|rf4|am4|Mux0~4 (
// Equation(s):
// \inst|rf4|am4|Mux0~4_combout  = ( \inst|rf4|am4|Mux0~0_combout  & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & ((\inst|rf4|am4|Mux0~1_combout ))) # (\inst1|Selector0~0_combout  & (\inst|rf4|am4|Mux0~3_combout )) ) ) ) # ( 
// !\inst|rf4|am4|Mux0~0_combout  & ( \inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout  & ((\inst|rf4|am4|Mux0~1_combout ))) # (\inst1|Selector0~0_combout  & (\inst|rf4|am4|Mux0~3_combout )) ) ) ) # ( \inst|rf4|am4|Mux0~0_combout  & ( 
// !\inst1|Selector1~0_combout  & ( (!\inst1|Selector0~0_combout ) # (\inst|rf4|am4|Mux0~2_combout ) ) ) ) # ( !\inst|rf4|am4|Mux0~0_combout  & ( !\inst1|Selector1~0_combout  & ( (\inst|rf4|am4|Mux0~2_combout  & \inst1|Selector0~0_combout ) ) ) )

	.dataa(!\inst|rf4|am4|Mux0~2_combout ),
	.datab(!\inst1|Selector0~0_combout ),
	.datac(!\inst|rf4|am4|Mux0~3_combout ),
	.datad(!\inst|rf4|am4|Mux0~1_combout ),
	.datae(!\inst|rf4|am4|Mux0~0_combout ),
	.dataf(!\inst1|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~4 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \inst|rf4|am4|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3] = ( !\inst|rf4|am4|Mux2~4_combout  & ( (!\inst|rf4|am4|Mux0~4_combout  & (\inst1|Decoder1~0_combout  & !\inst|rf4|am4|Mux1~4_combout )) ) )

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(gnd),
	.datac(!\inst1|Decoder1~0_combout ),
	.datad(!\inst|rf4|am4|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\inst|rf4|am4|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w[3] .lut_mask = 64'h0A000A0000000000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N36
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h470047CC473347FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N12
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h220F220F220FFF0F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N14
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h0A225F220A775F77;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N54
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h000F550FCC0FDD0F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N56
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N15
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h0055CC550F55CF55;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N50
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h30503F50305F3F5F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N54
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h0A0A33330AFF3333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N56
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N39
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N0
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h0505FF0533333333;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N2
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h4444444477777777;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N32
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'hAA88AA8800000000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N57
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 .lut_mask = 64'h00000F0F00CC0F0F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N17
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 64'h000F000F000F000F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h0000CCC40C0CC0C0;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h0F000F001E001E00;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N59
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000000000080008;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0A080A08A080A080;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h0F0F00000B1E0000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N22
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(gnd),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h9090000010108F8F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h20202020ACACACAC;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h000F000A303F202A;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 .lut_mask = 64'h11111B1B1B1B1B1B;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h0E0E0E0E00EE00EE;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N52
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h8844884422002200;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0F000A0033332222;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N7
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0882088204260426;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h000E000EEE0EEE0E;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N49
dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h35050F0F55550F0F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0 .lut_mask = 64'h00550055085D085D;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N4
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N57
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h6060606060006000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N58
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N30
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h3060306030600000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N41
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0000000000030003;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0C080C08C080C080;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N44
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N39
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000000000200020;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N21
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 .lut_mask = 64'hC0C0C0C080808080;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N5
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h00050004FFFACCC8;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N35
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N51
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h8828882888198819;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h204C204C000A000A;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h0A080A085F4C5F4C;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 64'h0505050527AF27AF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N10
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(gnd),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'hF00030000C0F300F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h05040504AF8CAF8C;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N7
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h0A080A085F4C5F4C;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N16
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE_q ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0004000490349034;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h05040504AF8CAF8C;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N13
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X44_Y12_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y11_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y10_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X62_Y12_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N6
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h04C434F407C737F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_width = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_last_address = 4095;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y11_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y9_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X20_Y10_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y10_N0
cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "../rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|altsyncram_4pj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N0
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h404C434F707C737F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N24
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h0033F0F355555555;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y10_N26
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y10_N42
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h555F3333000F3333;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y10_N44
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N20
dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h003F0F0F80BF0F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0505050527272727;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hF1F0FFFFF3F0FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y23_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
