// Seed: 4158014495
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input logic id_5
);
  assign id_2 = id_0;
  assign id_1 = id_3 | id_4;
  assign id_1 = id_5;
  always_ff id_1 = 1;
  assign id_1 = id_5;
  wire id_7;
  always id_1 <= -1;
  initial begin : LABEL_0
    `define pp_8 0
    id_2 = 1;
  end
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
