

================================================================
== Vivado HLS Report for 'sobel'
================================================================
* Date:           Tue Jun 13 19:07:50 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Sobel_Kernel_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  5767641|  6828505|  5767642|  6828506|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+-------------------+-----------+-----------+-----------------+----------+
        |                        |      Latency      |     Iteration     |  Initiation Interval  |       Trip      |          |
        |        Loop Name       |   min   |   max   |      Latency      |  achieved |   target  |      Count      | Pipelined|
        +------------------------+---------+---------+-------------------+-----------+-----------+-----------------+----------+
        |- Loop 1                |  5767640|  6828504| 1441910 ~ 1707126 |          -|          -|                4|    no    |
        | + memcpy..in_pointer   |   133121|   133121|                  3|          1|          1|           133120|    yes   |
        | + main_comp_L          |   523305|   523305|                 46|          4|          1|           130816|    yes   |
        | + memcpy.out_pointer.  |        0|   262144|                  3|          1|          1|    0 ~ 262143   |    yes   |
        | + memcpy..in_pointer   |   133121|   133121|                  3|          1|          1|           133120|    yes   |
        | + main_comp_L          |   523305|   523305|                 46|          4|          1|           130816|    yes   |
        | + memcpy.out_pointer.  |   129025|   132097|                  3|          1|          1| 129024 ~ 132096 |    yes   |
        +------------------------+---------+---------+-------------------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|   2745|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      0|    3452|   4393|
|Memory           |      256|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    594|
|Register         |        -|      -|    1239|     38|
+-----------------+---------+-------+--------+-------+
|Total            |      260|      4|    4691|   7770|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       92|      1|       4|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+------+------+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+-------------------------+---------+-------+------+------+
    |sobel_CONTROL_BUS_s_axi_U  |sobel_CONTROL_BUS_s_axi  |        0|      0|   112|   168|
    |sobel_INPUT_r_m_axi_U      |sobel_INPUT_r_m_axi      |        2|      0|   548|   700|
    |sobel_OUTPUT_r_m_axi_U     |sobel_OUTPUT_r_m_axi     |        2|      0|   548|   700|
    |sobel_dsqrt_64ns_cud_U2    |sobel_dsqrt_64ns_cud     |        0|      0|  1832|  2180|
    |sobel_sitodp_32s_bkb_U1    |sobel_sitodp_32s_bkb     |        0|      0|   412|   645|
    +---------------------------+-------------------------+---------+-------+------+------+
    |Total                      |                         |        4|      0|  3452|  4393|
    +---------------------------+-------------------------+---------+-------+------+------+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |sobel_mac_muladd_eOg_U4  |sobel_mac_muladd_eOg  | i0 + i1 * i1 |
    |sobel_mac_muladd_eOg_U6  |sobel_mac_muladd_eOg  | i0 + i1 * i1 |
    |sobel_mul_mul_11sdEe_U3  |sobel_mul_mul_11sdEe  |    i0 * i0   |
    |sobel_mul_mul_11sdEe_U5  |sobel_mul_mul_11sdEe  |    i0 * i0   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------+-----------------+---------+---+----+--------+-----+------+-------------+
    |    Memory   |      Module     | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-------------+-----------------+---------+---+----+--------+-----+------+-------------+
    |image_in_U   |sobel_image_in   |      128|  0|   0|  133120|    8|     1|      1064960|
    |image_out_U  |sobel_image_out  |      128|  0|   0|  132096|    8|     1|      1056768|
    +-------------+-----------------+---------+---+----+--------+-----+------+-------------+
    |Total        |                 |      256|  0|   0|  265216|   16|     2|      2121728|
    +-------------+-----------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |conv1_1_1_fu_1665_p2             |     +    |      0|  0|   11|          11|          11|
    |conv1_1_fu_953_p2                |     +    |      0|  0|   11|          11|          11|
    |conv1_3_1_fu_1706_p2             |     +    |      0|  0|    4|          11|          11|
    |conv1_3_fu_994_p2                |     +    |      0|  0|    4|          11|          11|
    |conv2_1_1_fu_1671_p2             |     +    |      0|  0|    9|           9|           9|
    |conv2_1_fu_959_p2                |     +    |      0|  0|    9|           9|           9|
    |conv2_4_1_fu_1726_p2             |     +    |      0|  0|   11|          11|          11|
    |conv2_4_fu_1014_p2               |     +    |      0|  0|   11|          11|          11|
    |i_1_1_dup_fu_1415_p2             |     +    |      0|  0|    8|           1|           8|
    |i_1_dup_fu_703_p2                |     +    |      0|  0|    8|           1|           8|
    |in_pointer2_sum7_fu_1357_p2      |     +    |      0|  0|   33|          33|          33|
    |in_pointer2_sum_fu_645_p2        |     +    |      0|  0|   33|          33|          33|
    |indvar_flatten_next8_fu_1395_p2  |     +    |      0|  0|   17|          17|           1|
    |indvar_flatten_next_fu_683_p2    |     +    |      0|  0|   17|          17|           1|
    |indvar_next1_1_fu_2019_p2        |     +    |      0|  0|   18|          18|           1|
    |indvar_next1_fu_1324_p2          |     +    |      0|  0|   32|          32|           1|
    |indvar_next_1_fu_1378_p2         |     +    |      0|  0|   18|          18|           1|
    |indvar_next_fu_666_p2            |     +    |      0|  0|   18|          18|           1|
    |j_1_1_fu_1481_p2                 |     +    |      0|  0|   10|          10|           1|
    |j_1_fu_769_p2                    |     +    |      0|  0|   10|          10|           1|
    |k_1_1_fu_2036_p2                 |     +    |      0|  0|    4|           4|           2|
    |out_pointer4_sum9_fu_1971_p2     |     +    |      0|  0|   34|          34|          34|
    |out_pointer4_sum_fu_1282_p2      |     +    |      0|  0|   33|          33|          33|
    |sh_assign_2_fu_1785_p2           |     +    |      0|  0|   12|          11|          12|
    |sh_assign_fu_1073_p2             |     +    |      0|  0|   12|          11|          12|
    |tmp13_fu_1544_p2                 |     +    |      0|  0|   12|          12|          12|
    |tmp14_fu_1580_p2                 |     +    |      0|  0|   11|          11|          11|
    |tmp15_fu_1451_p2                 |     +    |      0|  0|   10|           2|          10|
    |tmp3_fu_832_p2                   |     +    |      0|  0|   12|          12|          12|
    |tmp6_fu_868_p2                   |     +    |      0|  0|   11|          11|          11|
    |tmp7_fu_739_p2                   |     +    |      0|  0|   10|           2|          10|
    |tmp_10_fu_878_p2                 |     +    |      0|  0|   18|          18|          18|
    |tmp_12_1_fu_1554_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_14_fu_758_p2                 |     +    |      0|  0|   19|          19|          19|
    |tmp_15_1_fu_1590_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_16_fu_792_p2                 |     +    |      0|  0|   19|          19|          19|
    |tmp_19_fu_892_p2                 |     +    |      0|  0|   18|          18|          18|
    |tmp_21_fu_819_p2                 |     +    |      0|  0|   18|          18|          18|
    |tmp_22_1_fu_1470_p2              |     +    |      0|  0|   19|          19|          19|
    |tmp_23_fu_855_p2                 |     +    |      0|  0|   18|          18|          18|
    |tmp_25_1_fu_1504_p2              |     +    |      0|  0|   19|          19|          19|
    |tmp_29_1_fu_1604_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_32_fu_1330_p2                |     +    |      0|  0|   32|          32|          32|
    |tmp_33_1_fu_1531_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_37_1_fu_1567_p2              |     +    |      0|  0|   18|          18|          18|
    |tmp_51_1_fu_2025_p2              |     +    |      0|  0|   18|          18|          11|
    |tmp_8_fu_842_p2                  |     +    |      0|  0|   18|          18|          18|
    |conv1_2_1_fu_1701_p2             |     -    |      0|  0|    4|          11|          11|
    |conv1_2_fu_989_p2                |     -    |      0|  0|    4|          11|          11|
    |conv1_fu_943_p2                  |     -    |      0|  0|    9|           9|           9|
    |conv1_s_fu_1655_p2               |     -    |      0|  0|    9|           9|           9|
    |conv2_2_1_fu_1681_p2             |     -    |      0|  0|    4|          10|          10|
    |conv2_2_fu_969_p2                |     -    |      0|  0|    4|          10|          10|
    |conv2_3_1_fu_1687_p2             |     -    |      0|  0|    4|          10|          10|
    |conv2_3_fu_975_p2                |     -    |      0|  0|    4|          10|          10|
    |p_Val2_7_i_i1_fu_1871_p2         |     -    |      0|  0|   32|           1|          32|
    |p_Val2_7_i_i_fu_1159_p2          |     -    |      0|  0|   32|           1|          32|
    |tmp1_fu_802_p2                   |     -    |      0|  0|    9|           9|           9|
    |tmp8_1_fu_1622_p2                |     -    |      0|  0|    9|           9|           9|
    |tmp8_fu_910_p2                   |     -    |      0|  0|    9|           9|           9|
    |tmp_43_fu_1514_p2                |     -    |      0|  0|    9|           9|           9|
    |tmp_i_i1_23_fu_1799_p2           |     -    |      0|  0|   11|          10|          11|
    |tmp_i_i_11_fu_1087_p2            |     -    |      0|  0|   11|          10|          11|
    |or_cond_fu_1228_p2               |    and   |      0|  0|    1|           1|           1|
    |exitcond2_fu_623_p2              |   icmp   |      0|  0|    2|           4|           5|
    |exitcond3_1_fu_1372_p2           |   icmp   |      0|  0|    7|          18|          18|
    |exitcond3_fu_660_p2              |   icmp   |      0|  0|    7|          18|          18|
    |exitcond4_1_fu_2014_p2           |   icmp   |      0|  0|    7|          19|          19|
    |exitcond4_fu_1319_p2             |   icmp   |      0|  0|   11|          32|          32|
    |exitcond_flatten9_fu_1389_p2     |   icmp   |      0|  0|    6|          17|          10|
    |exitcond_flatten_fu_677_p2       |   icmp   |      0|  0|    6|          17|          10|
    |exitcond_fu_689_p2               |   icmp   |      0|  0|    4|          10|           2|
    |exitcond_s_fu_1401_p2            |   icmp   |      0|  0|    4|          10|           2|
    |icmp1_fu_1892_p2                 |   icmp   |      0|  0|    9|          24|           1|
    |icmp_fu_1180_p2                  |   icmp   |      0|  0|    9|          24|           1|
    |tmp_10_1_fu_1939_p2              |   icmp   |      0|  0|    2|           3|           2|
    |tmp_5_fu_1216_p2                 |   icmp   |      0|  0|    2|           4|           1|
    |tmp_6_1_fu_1925_p2               |   icmp   |      0|  0|    2|           3|           2|
    |tmp_6_fu_1222_p2                 |   icmp   |      0|  0|    2|           4|           3|
    |tmp_s_fu_1243_p2                 |   icmp   |      0|  0|    2|           4|           1|
    |tmp_55_i_i1_fu_1829_p2           |   lshr   |      0|  0|  157|          53|          53|
    |tmp_55_i_i_fu_1117_p2            |   lshr   |      0|  0|  157|          53|          53|
    |k_1_s_fu_1340_p2                 |    or    |      0|  0|    5|           3|           1|
    |target_off_1_1_fu_1930_p2        |    or    |      0|  0|   26|          20|          11|
    |target_off_1_fu_1234_p2          |    or    |      0|  0|   26|          20|          11|
    |tmp_3_fu_1265_p2                 |    or    |      0|  0|    1|           1|           1|
    |tmp_8_1_cast_mid2_v_fu_1437_p2   |    or    |      0|  0|   23|          18|           1|
    |tmp_8_cast_mid2_v_fu_725_p2      |    or    |      0|  0|   23|          18|           1|
    |tmp_9_1_cast_mid2_v_fu_1487_p2   |    or    |      0|  0|   23|          18|          10|
    |tmp_9_cast_mid2_v_fu_775_p2      |    or    |      0|  0|   23|          18|          10|
    |j_mid2_17_fu_1407_p3             |  select  |      0|  0|   10|           1|           1|
    |j_mid2_fu_695_p3                 |  select  |      0|  0|   10|           1|           1|
    |offset_3_fu_1271_p3              |  select  |      0|  0|   19|           1|          18|
    |p_Val2_11_fu_1876_p3             |  select  |      0|  0|   32|           1|          32|
    |p_Val2_3_fu_1151_p3              |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_1164_p3              |  select  |      0|  0|   32|           1|          32|
    |p_Val2_9_fu_1863_p3              |  select  |      0|  0|   32|           1|          32|
    |p_offset_1_cast1_fu_1959_p3      |  select  |      0|  0|   18|           1|          18|
    |p_offset_1_cast_fu_1998_p3       |  select  |      0|  0|   18|           1|          18|
    |p_offset_1_fu_1991_p3            |  select  |      0|  0|   18|           1|          18|
    |p_source_off_fu_1297_p3          |  select  |      0|  0|   12|           1|          12|
    |p_target_off_1_fu_1944_p3        |  select  |      0|  0|   32|           1|          20|
    |p_target_off_fu_1249_p3          |  select  |      0|  0|   32|           1|           1|
    |sh_assign_1_fu_1097_p3           |  select  |      0|  0|   12|           1|          12|
    |sh_assign_3_fu_1809_p3           |  select  |      0|  0|   12|           1|          12|
    |source_off_3_fu_1304_p3          |  select  |      0|  0|   12|           1|          11|
    |target_off_3_1_fu_1951_p3        |  select  |      0|  0|   32|           1|          32|
    |target_off_3_fu_1257_p3          |  select  |      0|  0|   32|           1|          32|
    |tmp_24_mid2_v_v_fu_709_p3        |  select  |      0|  0|    8|           1|           8|
    |tmp_7_1_mid2_v_v_fu_1421_p3      |  select  |      0|  0|    8|           1|           8|
    |tmp_57_i_i1_fu_1835_p2           |    shl   |      0|  0|  429|         136|         136|
    |tmp_57_i_i_fu_1123_p2            |    shl   |      0|  0|  429|         136|         136|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0| 2745|        1605|        1736|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |INPUT_r_ARADDR                   |  32|          3|   32|         96|
    |INPUT_r_blk_n_AR                 |   1|          2|    1|          2|
    |INPUT_r_blk_n_R                  |   1|          2|    1|          2|
    |OUTPUT_r_AWADDR                  |  32|          3|   32|         96|
    |OUTPUT_r_AWLEN                   |  32|          3|   32|         96|
    |OUTPUT_r_blk_n_AW                |   1|          2|    1|          2|
    |OUTPUT_r_blk_n_B                 |   1|          2|    1|          2|
    |OUTPUT_r_blk_n_W                 |   1|          2|    1|          2|
    |ap_NS_fsm                        |  72|         41|    1|         41|
    |ap_enable_reg_pp0_iter2          |   1|          2|    1|          2|
    |ap_enable_reg_pp1_iter11         |   1|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |   1|          2|    1|          2|
    |ap_enable_reg_pp4_iter11         |   1|          2|    1|          2|
    |ap_enable_reg_pp5_iter2          |   1|          2|    1|          2|
    |ap_sig_ioackin_INPUT_r_ARREADY   |   1|          2|    1|          2|
    |ap_sig_ioackin_OUTPUT_r_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_OUTPUT_r_WREADY   |   1|          2|    1|          2|
    |grp_fu_566_p0                    |  32|          3|   32|         96|
    |i_phi_fu_481_p4                  |   8|          2|    8|         16|
    |i_reg_477                        |   8|          2|    8|         16|
    |i_s_phi_fu_537_p4                |   8|          2|    8|         16|
    |i_s_reg_533                      |   8|          2|    8|         16|
    |image_in_address0                |  36|         10|   18|        180|
    |image_in_address1                |  36|         10|   18|        180|
    |image_out_address0               |  18|          7|   18|        126|
    |image_out_d0                     |   8|          4|    8|         32|
    |indvar1_1_reg_555                |  18|          2|   18|         36|
    |indvar1_reg_499                  |  32|          2|   32|         64|
    |indvar_1_phi_fu_514_p4           |  18|          2|   18|         36|
    |indvar_1_reg_510                 |  18|          2|   18|         36|
    |indvar_flatten7_phi_fu_526_p4    |  17|          2|   17|         34|
    |indvar_flatten7_reg_522          |  17|          2|   17|         34|
    |indvar_flatten_phi_fu_470_p4     |  17|          2|   17|         34|
    |indvar_flatten_reg_466           |  17|          2|   17|         34|
    |indvar_phi_fu_458_p4             |  18|          2|   18|         36|
    |indvar_reg_454                   |  18|          2|   18|         36|
    |j_phi_fu_492_p4                  |  10|          2|   10|         20|
    |j_reg_488                        |  10|          2|   10|         20|
    |j_s_phi_fu_548_p4                |  10|          2|   10|         20|
    |j_s_reg_544                      |  10|          2|   10|         20|
    |k_reg_442                        |   4|          2|    4|          8|
    |reg_580                          |   8|          2|    8|         16|
    |reg_585                          |   8|          2|    8|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 594|        154|  487|       1535|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |INPUT_addr_1_reg_2333                           |  32|   0|   32|          0|
    |INPUT_addr_reg_2114                             |  32|   0|   32|          0|
    |OUTPUT_addr_1_reg_2503                          |  32|   0|   32|          0|
    |OUTPUT_addr_reg_2293                            |  32|   0|   32|          0|
    |ap_CS_fsm                                       |  40|   0|   40|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter10                        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter11                        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter8                         |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter9                         |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                         |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond3_reg_2120    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_indvar_reg_454        |  18|   0|   18|          0|
    |ap_pipeline_reg_pp2_iter1_exitcond4_reg_2308    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter1_exitcond3_1_reg_2339  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter1_indvar_1_reg_510      |  18|   0|   18|          0|
    |ap_pipeline_reg_pp5_iter1_exitcond4_1_reg_2513  |   1|   0|    1|          0|
    |ap_reg_ioackin_INPUT_r_ARREADY                  |   1|   0|    1|          0|
    |ap_reg_ioackin_OUTPUT_r_AWREADY                 |   1|   0|    1|          0|
    |ap_reg_ioackin_OUTPUT_r_WREADY                  |   1|   0|    1|          0|
    |conv1_1_1_reg_2448                              |  11|   0|   11|          0|
    |conv1_1_reg_2229                                |  11|   0|   11|          0|
    |conv1_3_1_reg_2458                              |  11|   0|   11|          0|
    |conv1_3_reg_2239                                |  11|   0|   11|          0|
    |conv2_3_1_reg_2453                              |  10|   0|   10|          0|
    |conv2_3_reg_2234                                |  10|   0|   10|          0|
    |exitcond3_1_reg_2339                            |   1|   0|    1|          0|
    |exitcond3_reg_2120                              |   1|   0|    1|          0|
    |exitcond4_1_reg_2513                            |   1|   0|    1|          0|
    |exitcond4_reg_2308                              |   1|   0|    1|          0|
    |exitcond_flatten9_reg_2348                      |   1|   0|    1|          0|
    |exitcond_flatten_reg_2129                       |   1|   0|    1|          0|
    |i_reg_477                                       |   8|   0|    8|          0|
    |i_s_reg_533                                     |   8|   0|    8|          0|
    |indvar1_1_reg_555                               |  18|   0|   18|          0|
    |indvar1_reg_499                                 |  32|   0|   32|          0|
    |indvar_1_reg_510                                |  18|   0|   18|          0|
    |indvar_flatten7_reg_522                         |  17|   0|   17|          0|
    |indvar_flatten_next8_reg_2352                   |  17|   0|   17|          0|
    |indvar_flatten_next_reg_2133                    |  17|   0|   17|          0|
    |indvar_flatten_reg_466                          |  17|   0|   17|          0|
    |indvar_next_1_reg_2343                          |  18|   0|   18|          0|
    |indvar_next_reg_2124                            |  18|   0|   18|          0|
    |indvar_reg_454                                  |  18|   0|   18|          0|
    |j_1_1_reg_2398                                  |  10|   0|   10|          0|
    |j_1_reg_2179                                    |  10|   0|   10|          0|
    |j_cast1_18_reg_2383                             |  10|   0|   19|          9|
    |j_cast1_reg_2164                                |  10|   0|   19|          9|
    |j_mid2_17_reg_2357                              |  10|   0|   10|          0|
    |j_mid2_reg_2138                                 |  10|   0|   10|          0|
    |j_reg_488                                       |  10|   0|   10|          0|
    |j_s_reg_544                                     |  10|   0|   10|          0|
    |k_1_1_reg_2527                                  |   4|   0|    4|          0|
    |k_1_s_reg_2322                                  |   2|   0|    3|          1|
    |k_reg_442                                       |   4|   0|    4|          0|
    |offset_3_cast_reg_2303                          |   8|   0|   32|         24|
    |offset_3_reg_2288                               |   8|   0|   19|         11|
    |offset_cast_reg_2096                            |   8|   0|   19|         11|
    |offset_fu_212                                   |   8|   0|   18|         10|
    |or_cond_reg_2273                                |   1|   0|    1|          0|
    |p_1_reg_2468                                    |  22|   0|   22|          0|
    |p_Result_2_reg_2478                             |   1|   0|    1|          0|
    |p_Result_s_reg_2259                             |   1|   0|    1|          0|
    |p_Val2_3_reg_2264                               |  32|   0|   32|          0|
    |p_Val2_9_reg_2483                               |  32|   0|   32|          0|
    |p_offset_1_cast1_reg_2498                       |   8|   0|   32|         24|
    |p_offset_1_cast_reg_2508                        |   8|   0|   19|         11|
    |p_reg_2249                                      |  22|   0|   22|          0|
    |reg_574                                         |   8|   0|    8|          0|
    |reg_580                                         |   8|   0|    8|          0|
    |reg_585                                         |   8|   0|    8|          0|
    |reg_590                                         |  64|   0|   64|          0|
    |reg_595                                         |  64|   0|   64|          0|
    |reg_599                                         |   8|   0|    8|          0|
    |source_off_3_cast_reg_2298                      |   1|   0|   32|         31|
    |target_off_3_reg_2278                           |  32|   0|   32|          0|
    |target_off_fu_216                               |  32|   0|   32|          0|
    |tmp1_reg_2189                                   |   9|   0|    9|          0|
    |tmp21_reg_2413                                  |  10|   0|   11|          1|
    |tmp4_reg_2194                                   |  10|   0|   11|          1|
    |tmp8_1_reg_2443                                 |   9|   0|    9|          0|
    |tmp8_reg_2224                                   |   9|   0|    9|          0|
    |tmp_1_1_reg_2328                                |   2|   0|   20|         18|
    |tmp_1_reg_2109                                  |   3|   0|   20|         17|
    |tmp_24_mid2_reg_2154                            |   8|   0|   18|         10|
    |tmp_24_mid2_v_v_reg_2147                        |   8|   0|    8|          0|
    |tmp_27_reg_2244                                 |  22|   0|   22|          0|
    |tmp_2_reg_2104                                  |   3|   0|    3|          0|
    |tmp_3_reg_2283                                  |   1|   0|    1|          0|
    |tmp_41_1_reg_2463                               |  22|   0|   22|          0|
    |tmp_43_reg_2408                                 |   9|   0|    9|          0|
    |tmp_6_1_reg_2492                                |   1|   0|    1|          0|
    |tmp_7_1_mid2_reg_2373                           |   8|   0|   18|         10|
    |tmp_7_1_mid2_v_v_reg_2366                       |   8|   0|    8|          0|
    |tmp_7_cast1_reg_2080                            |  34|   0|   34|          0|
    |tmp_7_cast_reg_2085                             |  33|   0|   33|          0|
    |tmp_8_cast_reg_2090                             |  33|   0|   33|          0|
    |exitcond_flatten9_reg_2348                      |   0|   1|    1|          0|
    |exitcond_flatten_reg_2129                       |   0|   1|    1|          0|
    |j_mid2_17_reg_2357                              |   0|  10|   10|          0|
    |j_mid2_reg_2138                                 |   0|  10|   10|          0|
    |tmp_24_mid2_v_v_reg_2147                        |   0|   8|    8|          0|
    |tmp_7_1_mid2_v_v_reg_2366                       |   0|   8|    8|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1239|  38| 1475|        198|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |     sobel    | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |     sobel    | return value |
|interrupt                  | out |    1| ap_ctrl_hs |     sobel    | return value |
|m_axi_INPUT_r_AWVALID      | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWREADY      |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWADDR       | out |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWID         | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWLEN        | out |    8|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWSIZE       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWBURST      | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWLOCK       | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWCACHE      | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWPROT       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWQOS        | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWREGION     | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_AWUSER       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WVALID       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WREADY       |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WDATA        | out |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WSTRB        | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WLAST        | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WID          | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_WUSER        | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARVALID      | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARREADY      |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARADDR       | out |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARID         | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARLEN        | out |    8|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARSIZE       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARBURST      | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARLOCK       | out |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARCACHE      | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARPROT       | out |    3|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARQOS        | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARREGION     | out |    4|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_ARUSER       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RVALID       |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RREADY       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RDATA        |  in |   32|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RLAST        |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RID          |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RUSER        |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_RRESP        |  in |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BVALID       |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BREADY       | out |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BRESP        |  in |    2|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BID          |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_INPUT_r_BUSER        |  in |    1|    m_axi   |    INPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWVALID     | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWREADY     |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWADDR      | out |   32|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWID        | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWLEN       | out |    8|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWSIZE      | out |    3|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWBURST     | out |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWLOCK      | out |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWCACHE     | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWPROT      | out |    3|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWQOS       | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWREGION    | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_AWUSER      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WVALID      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WREADY      |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WDATA       | out |   32|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WSTRB       | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WLAST       | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WID         | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_WUSER       | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARVALID     | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARREADY     |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARADDR      | out |   32|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARID        | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARLEN       | out |    8|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARSIZE      | out |    3|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARBURST     | out |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARLOCK      | out |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARCACHE     | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARPROT      | out |    3|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARQOS       | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARREGION    | out |    4|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_ARUSER      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RVALID      |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RREADY      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RDATA       |  in |   32|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RLAST       |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RID         |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RUSER       |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_RRESP       |  in |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BVALID      |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BREADY      | out |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BRESP       |  in |    2|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BID         |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
|m_axi_OUTPUT_r_BUSER       |  in |    1|    m_axi   |   OUTPUT_r   |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

