; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 input 1 reset
4 const 1 1
5 state 1 impl_PC_valid
6 init 1 5 4
7 sort bitvec 32
8 uext 7 5 31
9 const 7 00000000000000000000000000000001
10 eq 1 8 9
11 not 1 10
12 output 11 prop_neg
13 not 1 10
14 and 1 4 13
15 bad 14
16 uext 1 10 0 prop
17 const 1 0
18 ite 1 17 17 5
19 ite 1 3 4 18
20 next 1 5 19
; end of yosys output
