/*------------------------------------------------------------
(C) Copyright Marvell International Ltd.
All Rights Reserved
------------------------------------------------------------*/

/*
 * ppa_fw_accelerator_commands_FalconImage01.c
 *
 *  PPA fw accelerator commands function
 *
 */

/* ==========================
  Include headers section
  =========================== */
#ifdef ASIC_SIMULATION
#ifdef _VISUALC
    #pragma warning(disable: 4214) /* nonstandard extension used : bit field types other than int */
    #pragma warning(disable: 4245) /* 'function' : conversion from 'int' to 'uint32_t', signed/unsigned mismatch */
#endif /*_VISUALC*/
#endif /*ASIC_SIMULATION*/

#ifdef ASIC_SIMULATION
    #include "asicSimulation/SKernel/sEmbeddedCpu/firmware/falcon_pha/Image01/ppa_fw_image_info.h"
    #include "asicSimulation/SKernel/sEmbeddedCpu/firmware/falcon_pha/ppa_fw_base_types.h"
    #include "asicSimulation/SKernel/sEmbeddedCpu/firmware/falcon_pha/ppa_fw_defs.h"
    #include "asicSimulation/SKernel/sEmbeddedCpu/firmware/falcon_pha/Image01/ppa_fw_accelerator_commands.h"
#else
    #include "ppa_fw_image_info.h"
    #include "ppa_fw_base_types.h"
    #include "ppa_fw_defs.h"
    #include "ppa_fw_accelerator_commands.h"
#endif /*ASIC_SIMULATION*/

#ifndef ASIC_SIMULATION
/********************************************************************************************************************//**
* funcname        pragma_flush_memory
* inparam         None
* return          None
* description     Activate compiler pragma flush_memory command.
*                 Command to flush memory (~5 cycles) 
 ************************************************************************************************************************/
INLINE void pragma_flush_memory(){  
    #pragma flush_memory 
}
#endif /*!ASIC_SIMULATION*/

/************************************************************************************************************************
 * funcname        load_accelerator_commands
 * inparam         None
 * return          None
 * description     Load accelerator commands into SP memory
 ************************************************************************************************************************/
void PPA_FW(load_accelerator_commands)() {
    ACCEL_CMD_LOAD(COPY_BYTES_THR1_SRv6_End_Node_OFFSET32_PKT_srv6_seg0__dip0_high_LEN16_TO_PKT_IPv6_Header__dip0_high_OFFSET,              COPY_BYTES_THR1_SRv6_End_Node_OFFSET32_PKT_srv6_seg0__dip0_high_LEN16_TO_PKT_IPv6_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR2_SRv6_Source_Node_1_segment_LEN32_FROM_PKT_IPv6_Header__version_OFFSET,                           SHIFTLEFT_24_BYTES_THR2_SRv6_Source_Node_1_segment_LEN32_FROM_PKT_IPv6_Header__version_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR2_SRv6_Source_Node_1_segment_LEN8_FROM_PKT_IPv6_Header__version_PLUS32_OFFSET,                     SHIFTLEFT_24_BYTES_THR2_SRv6_Source_Node_1_segment_LEN8_FROM_PKT_IPv6_Header__version_PLUS32_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR2_SRv6_Source_Node_1_segment_PKT_IPv6_Header__sip0_high_MINUS24_LEN16_TO_PKT_SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR2_SRv6_Source_Node_1_segment_PKT_IPv6_Header__sip0_high_MINUS24_LEN16_TO_PKT_SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR2_SRv6_Source_Node_1_segment_PKT_IPv6_Header__next_header_MINUS24_LEN2_TO_PKT_SRv6_Header__next_header_OFFSET, COPY_BYTES_THR2_SRv6_Source_Node_1_segment_PKT_IPv6_Header__next_header_MINUS24_LEN2_TO_PKT_SRv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x2_LEN8_TO_PKT_SRv6_Header__hdr_ext_len_OFFSET,                         COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x2_LEN8_TO_PKT_SRv6_Header__hdr_ext_len_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x401_LEN11_TO_PKT_SRv6_Header__routing_type_PLUS5_OFFSET,               COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x401_LEN11_TO_PKT_SRv6_Header__routing_type_PLUS5_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x0_LEN8_TO_PKT_SRv6_Header__last_entry_OFFSET,                          COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x0_LEN8_TO_PKT_SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR2_SRv6_Source_Node_1_segment_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_OFFSET,      COPY_BYTES_THR2_SRv6_Source_Node_1_segment_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x18_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET,                     ADD_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x18_LEN16_TO_PKT_IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x2B_LEN8_TO_PKT_IPv6_Header__next_header_OFFSET,                        COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x2B_LEN8_TO_PKT_IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x18_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET,          COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x18_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_16_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_LEN32_FROM_PKT_mac_header__mac_da_47_32_OFFSET,         SHIFTLEFT_16_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_LEN32_FROM_PKT_mac_header__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_16_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_LEN32_FROM_PKT_mac_header__mac_da_47_32_PLUS32_OFFSET,  SHIFTLEFT_16_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_LEN32_FROM_PKT_mac_header__mac_da_47_32_PLUS32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_16_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_LEN6_FROM_PKT_mac_header__mac_da_47_32_PLUS64_OFFSET,   SHIFTLEFT_16_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_LEN6_FROM_PKT_mac_header__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_PKT_IPv6_Header__sip0_high_MINUS16_LEN16_TO_PKT_SRv6_Segment2_Header__dip0_high_OFFSET, COPY_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_PKT_IPv6_Header__sip0_high_MINUS16_LEN16_TO_PKT_SRv6_Segment2_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_OFFSET, COPY_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CONST_0x1_LEN16_TO_PKT_eDSA_fwd_w3__Trg_ePort_15_0_OFFSET,        ADD_BITS_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CONST_0x1_LEN16_TO_PKT_eDSA_fwd_w3__Trg_ePort_15_0_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CONST_0x10_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET, COPY_BITS_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CONST_0x10_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CONST_0x0_LEN1_TO_PKT_eDSA_fwd_w2__IsTrgPhyPortValid_OFFSET,     COPY_BITS_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CONST_0x0_LEN1_TO_PKT_eDSA_fwd_w2__IsTrgPhyPortValid_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_OFFSET, SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_OFFSET, SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET, SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_OFFSET, SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET, SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_OFFSET, SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_OFFSET, COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_OFFSET, COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x38_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_OFFSET, ADD_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x38_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x38_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_OFFSET, ADD_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x38_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_OFFSET, COPY_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_OFFSET, COPY_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_CONST_0xF2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET, COPY_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_CONST_0xF2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_OFFSET, SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_OFFSET, SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET, SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_OFFSET, SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET, SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_OFFSET, SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_OFFSET, COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_OFFSET, COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x28_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_OFFSET, ADD_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x28_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x28_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_OFFSET, ADD_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x28_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_OFFSET, COPY_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_OFFSET, COPY_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_CONST_0xE2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET, COPY_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_CONST_0xE2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_mac_header_outer__mac_da_47_32_OFFSET, COPY_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_mac_header_outer__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x2_LEN2_TO_PKT_extended_DSA_w0_ToAnalyzer__TagCommand_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x2_LEN2_TO_PKT_extended_DSA_w0_ToAnalyzer__TagCommand_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrg_Tagged_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrg_Tagged_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__Extend0_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__Extend0_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__CFI_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__CFI_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_up_LEN3_TO_PKT_extended_DSA_w0_ToAnalyzer__UP_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_up_LEN3_TO_PKT_extended_DSA_w0_ToAnalyzer__UP_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_vid_LEN12_TO_PKT_extended_DSA_w0_ToAnalyzer__VID_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_vid_LEN12_TO_PKT_extended_DSA_w0_ToAnalyzer__VID_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_OFFSET, COPY_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTRIGHT_16_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET,         SHIFTRIGHT_16_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN12_FROM_PKT_mac_header__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS6_LEN4_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_PLUS1_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS6_LEN4_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_PLUS1_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_15_0_PLUS13_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_15_0_PLUS13_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS10_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS10_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS11_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS11_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_cfi_PLUS1_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_cfi_PLUS1_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS13_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__RxSniff_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS13_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__RxSniff_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_15_0_PLUS2_LEN2_TO_PKT_extended_DSA_w1_ToAnalyzer__DropOnSource_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_15_0_PLUS2_LEN2_TO_PKT_extended_DSA_w1_ToAnalyzer__DropOnSource_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x08_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET,        COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x08_LEN8_TO_PKT_ethertype_header__ethertype_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET,                      COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x10_LEN8_TO_PKT_GRE_header__C_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET,                     COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET,               COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET, COPY_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET,          COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET,           COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET,        COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET,        COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x2A_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,       ADD_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x2A_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv4_Header__total_length_PLUS2_OFFSET, COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv4_Header__total_length_PLUS2_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x14_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET,          ADD_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x14_LEN16_TO_PKT_IPv4_Header__total_length_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__version_OFFSET,                    CSUM_LOAD_NEW_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__version_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN2_FROM_PKT_IPv4_Header__ttl_OFFSET,                        CSUM_LOAD_NEW_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN2_FROM_PKT_IPv4_Header__ttl_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__sip_high_OFFSET,                   CSUM_LOAD_NEW_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__sip_high_VALUE);
    ACCEL_CMD_LOAD(CSUM_STORE_IP_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_TO_PKT_IPv4_Header__header_checksum_OFFSET,                   CSUM_STORE_IP_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_TO_PKT_IPv4_Header__header_checksum_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_mac_header_outer__mac_da_47_32_OFFSET, COPY_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_mac_header_outer__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x2_LEN2_TO_PKT_extended_DSA_w0_ToAnalyzer__TagCommand_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x2_LEN2_TO_PKT_extended_DSA_w0_ToAnalyzer__TagCommand_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrg_Tagged_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrg_Tagged_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__CFI_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__CFI_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_up_LEN3_TO_PKT_extended_DSA_w0_ToAnalyzer__UP_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_up_LEN3_TO_PKT_extended_DSA_w0_ToAnalyzer__UP_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__Extend0_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__Extend0_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_vid_LEN12_TO_PKT_extended_DSA_w0_ToAnalyzer__VID_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_vid_LEN12_TO_PKT_extended_DSA_w0_ToAnalyzer__VID_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_OFFSET, COPY_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTRIGHT_16_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET,         SHIFTRIGHT_16_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_LEN12_FROM_PKT_mac_header__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS6_LEN4_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_PLUS1_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS6_LEN4_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_PLUS1_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_15_0_PLUS13_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_15_0_PLUS13_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS10_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS10_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS11_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS11_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_cfi_PLUS1_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_cfi_PLUS1_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS13_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__RxSniff_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS13_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__RxSniff_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_15_0_PLUS2_LEN2_TO_PKT_extended_DSA_w1_ToAnalyzer__DropOnSource_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_15_0_PLUS2_LEN2_TO_PKT_extended_DSA_w1_ToAnalyzer__DropOnSource_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x86_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET,        COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x86_LEN8_TO_PKT_ethertype_header__ethertype_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0xdd_LEN8_TO_PKT_ethertype_header__ethertype_PLUS8_OFFSET,  COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0xdd_LEN8_TO_PKT_ethertype_header__ethertype_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET,                      COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x10_LEN8_TO_PKT_GRE_header__C_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET,                     COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET,               COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET, COPY_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET,          COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET,           COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET,        COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET,        COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x3E_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,       ADD_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x3E_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv6_Header__payload_length_PLUS2_OFFSET, COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv6_Header__payload_length_PLUS2_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_no_vlan__mac_header_outer__mac_da_47_32_OFFSET, COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_no_vlan__mac_header_outer__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_LEN16_TO_PKT_with_vlan__mac_header_outer__mac_da_47_32_OFFSET, COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_LEN16_TO_PKT_with_vlan__mac_header_outer__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_OFFSET, COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTRIGHT_16_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET,     SHIFTRIGHT_16_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN12_FROM_PKT_mac_header__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x08_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET,    COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x08_LEN8_TO_PKT_ethertype_header__ethertype_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET,                  COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x10_LEN8_TO_PKT_GRE_header__C_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET,                 COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET,           COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET, COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET,    COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET,    COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET,      COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET,       COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv4_Header__total_length_PLUS2_OFFSET, COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv4_Header__total_length_PLUS2_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x14_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET,      ADD_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x14_LEN16_TO_PKT_IPv4_Header__total_length_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x22_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,   ADD_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x22_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x26_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,   ADD_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x26_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__version_OFFSET,                CSUM_LOAD_NEW_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__version_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN2_FROM_PKT_IPv4_Header__ttl_OFFSET,                    CSUM_LOAD_NEW_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN2_FROM_PKT_IPv4_Header__ttl_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__sip_high_OFFSET,               CSUM_LOAD_NEW_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__sip_high_VALUE);
    ACCEL_CMD_LOAD(CSUM_STORE_IP_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_TO_PKT_IPv4_Header__header_checksum_OFFSET,               CSUM_STORE_IP_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_TO_PKT_IPv4_Header__header_checksum_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x86_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET,    COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x86_LEN8_TO_PKT_ethertype_header__ethertype_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0xdd_LEN8_TO_PKT_ethertype_header__ethertype_PLUS8_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0xdd_LEN8_TO_PKT_ethertype_header__ethertype_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv6_Header__payload_length_PLUS2_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv6_Header__payload_length_PLUS2_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x36_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,   ADD_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x36_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_no_vlan__mac_header_outer__mac_da_47_32_OFFSET, COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_no_vlan__mac_header_outer__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x3a_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,   ADD_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x3a_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_LEN16_TO_PKT_with_vlan__mac_header_outer__mac_da_47_32_OFFSET, COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_LEN16_TO_PKT_with_vlan__mac_header_outer__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_OFFSET, COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTRIGHT_16_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET,     SHIFTRIGHT_16_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_LEN12_FROM_PKT_mac_header__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET,                  COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x10_LEN8_TO_PKT_GRE_header__C_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET,                 COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET,           COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET, COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET,    COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET,    COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET,      COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET, COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET,       COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR10_Cc_Erspan_TypeII_SrcDevMirroring_CFG_HA_Table_reserved_space__reserved_0_PLUS29_LEN3_TO_PKT_eDSA_w2_ToAnalyzer__Reserved_PLUS6_OFFSET, COPY_BITS_THR10_Cc_Erspan_TypeII_SrcDevMirroring_CFG_HA_Table_reserved_space__reserved_0_PLUS29_LEN3_TO_PKT_eDSA_w2_ToAnalyzer__Reserved_PLUS6_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR10_Cc_Erspan_TypeII_SrcDevMirroring_CONST_0x1_LEN1_TO_PKT_eDSA_w2_ToAnalyzer__Reserved_PLUS9_OFFSET,        COPY_BITS_THR10_Cc_Erspan_TypeII_SrcDevMirroring_CONST_0x1_LEN1_TO_PKT_eDSA_w2_ToAnalyzer__Reserved_PLUS9_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR12_MPLS_SR_NO_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET,                                            COPY_BITS_THR12_MPLS_SR_NO_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                     SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                     SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET,                                           COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x0_LEN10_TO_PKT_MPLS_label_8__label_val_OFFSET,                                    COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x0_LEN10_TO_PKT_MPLS_label_8__label_val_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x7_LEN10_TO_PKT_MPLS_label_8__label_val_PLUS10_OFFSET,                             COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x7_LEN10_TO_PKT_MPLS_label_8__label_val_PLUS10_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x0_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET,                                           COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x0_LEN1_TO_PKT_MPLS_label_8__BoS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR13_MPLS_SR_ONE_EL_DESC_phal2ppa__packet_hash_LEN12_TO_PKT_MPLS_label_8__label_val_PLUS8_OFFSET,             COPY_BITS_THR13_MPLS_SR_ONE_EL_DESC_phal2ppa__packet_hash_LEN12_TO_PKT_MPLS_label_8__label_val_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__label_val_OFFSET,                                     COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__label_val_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x30_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET,                     COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x30_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(SUB_BITS_THR13_MPLS_SR_ONE_EL_PKT_MPLS_data__EL1_ofst_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET,         SUB_BITS_THR13_MPLS_SR_ONE_EL_PKT_MPLS_data__EL1_ofst_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_LEN4_TO_PKT_expansion_space__reserved_8_OFFSET,          COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_LEN4_TO_PKT_expansion_space__reserved_8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS4_LEN4_TO_PKT_expansion_space__reserved_8_PLUS4_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS4_LEN4_TO_PKT_expansion_space__reserved_8_PLUS4_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS8_LEN4_TO_PKT_expansion_space__reserved_8_PLUS8_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS8_LEN4_TO_PKT_expansion_space__reserved_8_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS12_LEN4_TO_PKT_expansion_space__reserved_8_PLUS12_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS12_LEN4_TO_PKT_expansion_space__reserved_8_PLUS12_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS16_LEN4_TO_PKT_expansion_space__reserved_8_PLUS16_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS16_LEN4_TO_PKT_expansion_space__reserved_8_PLUS16_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS20_LEN4_TO_PKT_expansion_space__reserved_8_PLUS20_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS20_LEN4_TO_PKT_expansion_space__reserved_8_PLUS20_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS24_LEN4_TO_PKT_expansion_space__reserved_8_PLUS24_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS24_LEN4_TO_PKT_expansion_space__reserved_8_PLUS24_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS28_LEN4_TO_PKT_expansion_space__reserved_8_PLUS28_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS28_LEN4_TO_PKT_expansion_space__reserved_8_PLUS28_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS32_LEN4_TO_PKT_expansion_space__reserved_8_PLUS32_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS32_LEN4_TO_PKT_expansion_space__reserved_8_PLUS32_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS36_LEN4_TO_PKT_expansion_space__reserved_8_PLUS36_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS36_LEN4_TO_PKT_expansion_space__reserved_8_PLUS36_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS40_LEN4_TO_PKT_expansion_space__reserved_8_PLUS40_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS40_LEN4_TO_PKT_expansion_space__reserved_8_PLUS40_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS44_LEN4_TO_PKT_expansion_space__reserved_8_PLUS44_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS44_LEN4_TO_PKT_expansion_space__reserved_8_PLUS44_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS48_LEN4_TO_PKT_expansion_space__reserved_8_PLUS48_OFFSET, COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS48_LEN4_TO_PKT_expansion_space__reserved_8_PLUS48_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                     SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                     SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                    SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                              SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                              SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                             SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                             SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                             SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                             SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                             SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                             SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET,                                           COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x0_LEN10_TO_PKT_MPLS_label_8__label_val_OFFSET,                                    COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x0_LEN10_TO_PKT_MPLS_label_8__label_val_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x7_LEN10_TO_PKT_MPLS_label_8__label_val_PLUS10_OFFSET,                             COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x7_LEN10_TO_PKT_MPLS_label_8__label_val_PLUS10_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x0_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET,                                           COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x0_LEN1_TO_PKT_MPLS_label_8__BoS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR14_MPLS_SR_TWO_EL_DESC_phal2ppa__packet_hash_LEN12_TO_PKT_MPLS_label_8__label_val_PLUS8_OFFSET,             COPY_BITS_THR14_MPLS_SR_TWO_EL_DESC_phal2ppa__packet_hash_LEN12_TO_PKT_MPLS_label_8__label_val_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__label_val_OFFSET,                                     COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__label_val_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x30_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET,                     COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x30_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(SUB_BITS_THR14_MPLS_SR_TWO_EL_PKT_MPLS_data__EL1_ofst_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET,         SUB_BITS_THR14_MPLS_SR_TWO_EL_PKT_MPLS_data__EL1_ofst_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_LEN4_TO_PKT_expansion_space__reserved_8_OFFSET,          COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_LEN4_TO_PKT_expansion_space__reserved_8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS4_LEN4_TO_PKT_expansion_space__reserved_8_PLUS4_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS4_LEN4_TO_PKT_expansion_space__reserved_8_PLUS4_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS8_LEN4_TO_PKT_expansion_space__reserved_8_PLUS8_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS8_LEN4_TO_PKT_expansion_space__reserved_8_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS12_LEN4_TO_PKT_expansion_space__reserved_8_PLUS12_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS12_LEN4_TO_PKT_expansion_space__reserved_8_PLUS12_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS16_LEN4_TO_PKT_expansion_space__reserved_8_PLUS16_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS16_LEN4_TO_PKT_expansion_space__reserved_8_PLUS16_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS20_LEN4_TO_PKT_expansion_space__reserved_8_PLUS20_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS20_LEN4_TO_PKT_expansion_space__reserved_8_PLUS20_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS24_LEN4_TO_PKT_expansion_space__reserved_8_PLUS24_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS24_LEN4_TO_PKT_expansion_space__reserved_8_PLUS24_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS28_LEN4_TO_PKT_expansion_space__reserved_8_PLUS28_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS28_LEN4_TO_PKT_expansion_space__reserved_8_PLUS28_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS32_LEN4_TO_PKT_expansion_space__reserved_8_PLUS32_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS32_LEN4_TO_PKT_expansion_space__reserved_8_PLUS32_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS36_LEN4_TO_PKT_expansion_space__reserved_8_PLUS36_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS36_LEN4_TO_PKT_expansion_space__reserved_8_PLUS36_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS40_LEN4_TO_PKT_expansion_space__reserved_8_PLUS40_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS40_LEN4_TO_PKT_expansion_space__reserved_8_PLUS40_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS44_LEN4_TO_PKT_expansion_space__reserved_8_PLUS44_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS44_LEN4_TO_PKT_expansion_space__reserved_8_PLUS44_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS48_LEN4_TO_PKT_expansion_space__reserved_8_PLUS48_OFFSET, COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS48_LEN4_TO_PKT_expansion_space__reserved_8_PLUS48_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                   SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                   SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                  SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                  SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                  SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                  SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                  SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_OFFSET,                                  SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                            SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                            SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                           SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                           SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                           SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                           SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                           SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET,                           SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_MINUS8_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET,                           SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_MINUS16_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET,                           SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_MINUS16_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET,                          SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_MINUS16_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET,                          SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_MINUS16_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET,                          SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_MINUS16_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET,                          SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_MINUS16_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET,                          SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_MINUS16_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET,                          SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_MINUS16_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET,                                         COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x0_LEN10_TO_PKT_MPLS_label_8__label_val_OFFSET,                                  COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x0_LEN10_TO_PKT_MPLS_label_8__label_val_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x7_LEN10_TO_PKT_MPLS_label_8__label_val_PLUS10_OFFSET,                           COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x7_LEN10_TO_PKT_MPLS_label_8__label_val_PLUS10_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x0_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET,                                         COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x0_LEN1_TO_PKT_MPLS_label_8__BoS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR15_MPLS_SR_THREE_EL_DESC_phal2ppa__packet_hash_LEN12_TO_PKT_MPLS_label_8__label_val_PLUS8_OFFSET,           COPY_BITS_THR15_MPLS_SR_THREE_EL_DESC_phal2ppa__packet_hash_LEN12_TO_PKT_MPLS_label_8__label_val_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__label_val_OFFSET,                                   COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__label_val_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x30_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET,                   COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x30_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(SUB_BITS_THR15_MPLS_SR_THREE_EL_PKT_MPLS_data__EL1_ofst_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET,       SUB_BITS_THR15_MPLS_SR_THREE_EL_PKT_MPLS_data__EL1_ofst_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_LEN4_TO_PKT_MPLS_label_2__label_val_OFFSET,            COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_LEN4_TO_PKT_MPLS_label_2__label_val_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS4_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS4_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS4_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS4_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS8_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS8_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS8_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS12_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS12_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS12_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS12_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS16_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS16_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS16_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS16_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS20_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS20_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS20_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS20_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS24_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS24_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS24_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS24_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS28_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS28_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS28_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS28_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS32_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS32_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS32_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS32_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS36_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS36_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS36_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS36_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS40_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS40_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS40_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS40_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS44_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS44_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS44_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS44_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS48_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS48_OFFSET, COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS48_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS48_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_28_BYTES_THR46_SFLOW_IPv4_LEN28_FROM_PKT_IPv4_Header__version_OFFSET,                                          SHIFTLEFT_28_BYTES_THR46_SFLOW_IPv4_LEN28_FROM_PKT_IPv4_Header__version_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR46_SFLOW_IPv4_CONST_0x5_LEN3_TO_PKT_sflow_ipv4_header__version_PLUS29_OFFSET,                               COPY_BITS_THR46_SFLOW_IPv4_CONST_0x5_LEN3_TO_PKT_sflow_ipv4_header__version_PLUS29_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR46_SFLOW_IPv4_CONST_0x1_LEN1_TO_PKT_sflow_ipv4_header__agent_ip_version_PLUS31_OFFSET,                      COPY_BITS_THR46_SFLOW_IPv4_CONST_0x1_LEN1_TO_PKT_sflow_ipv4_header__agent_ip_version_PLUS31_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR46_SFLOW_IPv4_CFG_sflow_ipv4_template__agent_ip_address_LEN4_TO_PKT_sflow_ipv4_header__agent_ip_address_OFFSET, COPY_BYTES_THR46_SFLOW_IPv4_CFG_sflow_ipv4_template__agent_ip_address_LEN4_TO_PKT_sflow_ipv4_header__agent_ip_address_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR46_SFLOW_IPv4_DESC_phal2ppa__pha_metadata_LEN4_TO_PKT_sflow_ipv4_header__sub_agent_id_OFFSET,              COPY_BYTES_THR46_SFLOW_IPv4_DESC_phal2ppa__pha_metadata_LEN4_TO_PKT_sflow_ipv4_header__sub_agent_id_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR46_SFLOW_IPv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_sflow_ipv4_header__sequence_number_OFFSET,             COPY_BYTES_THR46_SFLOW_IPv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_sflow_ipv4_header__sequence_number_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR46_SFLOW_IPv4_CONST_0x1_LEN1_TO_PKT_sflow_ipv4_header__samples_number_PLUS31_OFFSET,                        COPY_BITS_THR46_SFLOW_IPv4_CONST_0x1_LEN1_TO_PKT_sflow_ipv4_header__samples_number_PLUS31_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_OLD_THR46_SFLOW_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_OFFSET,                                           CSUM_LOAD_OLD_THR46_SFLOW_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR46_SFLOW_IPv4_CONST_0x1C_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET,                                      ADD_BITS_THR46_SFLOW_IPv4_CONST_0x1C_LEN16_TO_PKT_IPv4_Header__total_length_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR46_SFLOW_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_OFFSET,                                           CSUM_LOAD_NEW_THR46_SFLOW_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_OLD_THR46_SFLOW_IPv4_LEN2_FROM_PKT_IPv4_Header__header_checksum_OFFSET,                                        CSUM_LOAD_OLD_THR46_SFLOW_IPv4_LEN2_FROM_PKT_IPv4_Header__header_checksum_VALUE);
    ACCEL_CMD_LOAD(CSUM_STORE_IP_THR46_SFLOW_IPv4_TO_PKT_IPv4_Header__header_checksum_OFFSET,                                               CSUM_STORE_IP_THR46_SFLOW_IPv4_TO_PKT_IPv4_Header__header_checksum_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR46_SFLOW_IPv4_CONST_0x1C_LEN16_TO_PKT_udp_header__Length_OFFSET,                                             ADD_BITS_THR46_SFLOW_IPv4_CONST_0x1C_LEN16_TO_PKT_udp_header__Length_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR47_SFLOW_IPv6_LEN32_FROM_PKT_IPv6_Header__version_OFFSET,                                          SHIFTLEFT_40_BYTES_THR47_SFLOW_IPv6_LEN32_FROM_PKT_IPv6_Header__version_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR47_SFLOW_IPv6_LEN16_FROM_PKT_IPv6_Header__version_PLUS32_OFFSET,                                   SHIFTLEFT_40_BYTES_THR47_SFLOW_IPv6_LEN16_FROM_PKT_IPv6_Header__version_PLUS32_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR47_SFLOW_IPv6_CONST_0x5_LEN3_TO_PKT_sflow_ipv6_header__version_PLUS29_OFFSET,                               COPY_BITS_THR47_SFLOW_IPv6_CONST_0x5_LEN3_TO_PKT_sflow_ipv6_header__version_PLUS29_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR47_SFLOW_IPv6_CONST_0x2_LEN2_TO_PKT_sflow_ipv6_header__agent_ip_version_PLUS30_OFFSET,                      COPY_BITS_THR47_SFLOW_IPv6_CONST_0x2_LEN2_TO_PKT_sflow_ipv6_header__agent_ip_version_PLUS30_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR47_SFLOW_IPv6_CFG_sflow_ipv6_template__agent_ip_address_127_96_LEN16_TO_PKT_sflow_ipv6_header__agent_ip_address_127_96_OFFSET, COPY_BYTES_THR47_SFLOW_IPv6_CFG_sflow_ipv6_template__agent_ip_address_127_96_LEN16_TO_PKT_sflow_ipv6_header__agent_ip_address_127_96_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR47_SFLOW_IPv6_DESC_phal2ppa__pha_metadata_LEN4_TO_PKT_sflow_ipv6_header__sub_agent_id_OFFSET,              COPY_BYTES_THR47_SFLOW_IPv6_DESC_phal2ppa__pha_metadata_LEN4_TO_PKT_sflow_ipv6_header__sub_agent_id_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR47_SFLOW_IPv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_sflow_ipv6_header__sequence_number_OFFSET,             COPY_BYTES_THR47_SFLOW_IPv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_sflow_ipv6_header__sequence_number_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR47_SFLOW_IPv6_CONST_0x1_LEN1_TO_PKT_sflow_ipv6_header__samples_number_PLUS31_OFFSET,                        COPY_BITS_THR47_SFLOW_IPv6_CONST_0x1_LEN1_TO_PKT_sflow_ipv6_header__samples_number_PLUS31_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR47_SFLOW_IPv6_CONST_0x28_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET,                                    ADD_BITS_THR47_SFLOW_IPv6_CONST_0x28_LEN16_TO_PKT_IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR47_SFLOW_IPv6_CONST_0x28_LEN16_TO_PKT_udp_header__Length_OFFSET,                                             ADD_BITS_THR47_SFLOW_IPv6_CONST_0x28_LEN16_TO_PKT_udp_header__Length_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR48_SRV6_Best_Effort_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_IPv6_Header__dip3_low_OFFSET,           COPY_BITS_THR48_SRV6_Best_Effort_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_IPv6_Header__dip3_low_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR48_SRV6_Best_Effort_PKT_IPv6_Header__dip3_low_LEN2_TO_PKT_IPv6_Header__dip2_low_OFFSET,                    COPY_BYTES_THR48_SRV6_Best_Effort_PKT_IPv6_Header__dip3_low_LEN2_TO_PKT_IPv6_Header__dip2_low_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_IPv6_Header__dip3_low_OFFSET, COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_IPv6_Header__dip3_low_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_LEN32_FROM_PKT_IPv6_Header__version_OFFSET,                        SHIFTLEFT_24_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_LEN32_FROM_PKT_IPv6_Header__version_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_LEN8_FROM_PKT_IPv6_Header__version_PLUS32_OFFSET,                  SHIFTLEFT_24_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_LEN8_FROM_PKT_IPv6_Header__version_PLUS32_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_PKT_IPv6_Header__sip0_high_MINUS24_LEN16_TO_PKT_SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_PKT_IPv6_Header__sip0_high_MINUS24_LEN16_TO_PKT_SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x401_LEN11_TO_PKT_SRv6_Header__routing_type_PLUS5_OFFSET,            COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x401_LEN11_TO_PKT_SRv6_Header__routing_type_PLUS5_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_PKT_IPv6_Header__next_header_MINUS24_LEN2_TO_PKT_SRv6_Header__next_header_OFFSET, COPY_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_PKT_IPv6_Header__next_header_MINUS24_LEN2_TO_PKT_SRv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x2_LEN8_TO_PKT_SRv6_Header__hdr_ext_len_OFFSET,                      COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x2_LEN8_TO_PKT_SRv6_Header__hdr_ext_len_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x0_LEN8_TO_PKT_SRv6_Header__last_entry_OFFSET,                       COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x0_LEN8_TO_PKT_SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_OFFSET,   COPY_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x18_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET,                  ADD_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x18_LEN16_TO_PKT_IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x2B_LEN8_TO_PKT_IPv6_Header__next_header_OFFSET,                     COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x2B_LEN8_TO_PKT_IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x18_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET,       COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x18_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_16_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_LEN32_FROM_PKT_mac_header__mac_da_47_32_OFFSET,         SHIFTLEFT_16_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_LEN32_FROM_PKT_mac_header__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_16_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_LEN32_FROM_PKT_mac_header__mac_da_47_32_PLUS32_OFFSET,  SHIFTLEFT_16_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_LEN32_FROM_PKT_mac_header__mac_da_47_32_PLUS32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_16_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_LEN6_FROM_PKT_mac_header__mac_da_47_32_PLUS64_OFFSET,   SHIFTLEFT_16_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_LEN6_FROM_PKT_mac_header__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_PKT_IPv6_Header__sip0_high_MINUS16_LEN16_TO_PKT_SRv6_Segment2_Header__dip0_high_OFFSET, COPY_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_PKT_IPv6_Header__sip0_high_MINUS16_LEN16_TO_PKT_SRv6_Segment2_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_OFFSET, COPY_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CONST_0x1_LEN16_TO_PKT_eDSA_fwd_w3__Trg_ePort_15_0_OFFSET,        ADD_BITS_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CONST_0x1_LEN16_TO_PKT_eDSA_fwd_w3__Trg_ePort_15_0_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CONST_0x0_LEN1_TO_PKT_eDSA_fwd_w2__IsTrgPhyPortValid_OFFSET,     COPY_BITS_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CONST_0x0_LEN1_TO_PKT_eDSA_fwd_w2__IsTrgPhyPortValid_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CONST_0x10_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET, COPY_BITS_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CONST_0x10_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_OFFSET, SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_OFFSET, SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET, SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_OFFSET, SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET, SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_OFFSET, SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_OFFSET, COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_OFFSET, COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_no_vlan__IPv6_Header__dip3_low_OFFSET, COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_no_vlan__IPv6_Header__dip3_low_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_with_vlan__IPv6_Header__dip3_low_OFFSET, COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_with_vlan__IPv6_Header__dip3_low_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x38_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_OFFSET, ADD_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x38_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x38_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_OFFSET, ADD_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x38_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_OFFSET, COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_OFFSET, COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_CONST_0xF2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET, COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_CONST_0xF2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_OFFSET, SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_OFFSET, SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET, SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_OFFSET, SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET, SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_VALUE);
    ACCEL_CMD_LOAD(SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_OFFSET, SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_OFFSET, COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_OFFSET, COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_no_vlan__IPv6_Header__dip3_low_OFFSET, COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_no_vlan__IPv6_Header__dip3_low_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_with_vlan__IPv6_Header__dip3_low_OFFSET, COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_with_vlan__IPv6_Header__dip3_low_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x28_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_OFFSET, ADD_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x28_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x28_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_OFFSET, ADD_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x28_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_OFFSET, COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_OFFSET, COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_OFFSET, COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_CONST_0xE2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET, COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_CONST_0xE2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR61_save_target_port_info_DESC_phal2ppa__trg_dev_PLUS2_LEN8_TO_DESC_phal2ppa__copy_reserved_PLUS2_OFFSET,    COPY_BITS_THR61_save_target_port_info_DESC_phal2ppa__trg_dev_PLUS2_LEN8_TO_DESC_phal2ppa__copy_reserved_PLUS2_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR61_save_target_port_info_DESC_phal2ppa__trg_phy_port_PLUS2_LEN8_TO_DESC_phal2ppa__copy_reserved_PLUS10_OFFSET, COPY_BITS_THR61_save_target_port_info_DESC_phal2ppa__trg_phy_port_PLUS2_LEN8_TO_DESC_phal2ppa__copy_reserved_PLUS10_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR62_enhanced_sFlow_fill_remain_IPv4_DESC_phal2ppa__pha_metadata_LEN2_TO_PKT_enhanced_sflow_rx_ts_shim_header__ip_high_OFFSET, COPY_BYTES_THR62_enhanced_sFlow_fill_remain_IPv4_DESC_phal2ppa__pha_metadata_LEN2_TO_PKT_enhanced_sflow_rx_ts_shim_header__ip_high_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN6_FROM_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_47_32_OFFSET, CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN6_FROM_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_47_32_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN4_FROM_PKT_enhanced_sflow_rx_ts_shim_header__reserved_OFFSET,     CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN4_FROM_PKT_enhanced_sflow_rx_ts_shim_header__reserved_VALUE);
    ACCEL_CMD_LOAD(CSUM_STORE_IP_THR62_enhanced_sFlow_fill_remain_IPv4_TO_PKT_enhanced_sflow_rx_ts_shim_header__checksum_PLUS2_OFFSET,      CSUM_STORE_IP_THR62_enhanced_sFlow_fill_remain_IPv4_TO_PKT_enhanced_sflow_rx_ts_shim_header__checksum_PLUS2_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR62_enhanced_sFlow_fill_remain_IPv4_DESC_phal2ppa__pha_metadata_PLUS2_LEN2_TO_PKT_enhanced_sflow_tx_ts_shim_header__ip_low_OFFSET, COPY_BYTES_THR62_enhanced_sFlow_fill_remain_IPv4_DESC_phal2ppa__pha_metadata_PLUS2_LEN2_TO_PKT_enhanced_sflow_tx_ts_shim_header__ip_low_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN6_FROM_PKT_enhanced_sflow_tx_ts_shim_header__tx_timestamp_47_32_OFFSET, CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN6_FROM_PKT_enhanced_sflow_tx_ts_shim_header__tx_timestamp_47_32_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN4_FROM_PKT_enhanced_sflow_tx_ts_shim_header__reserved_OFFSET,     CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN4_FROM_PKT_enhanced_sflow_tx_ts_shim_header__reserved_VALUE);
    ACCEL_CMD_LOAD(CSUM_STORE_IP_THR62_enhanced_sFlow_fill_remain_IPv4_TO_PKT_enhanced_sflow_tx_ts_shim_header__checksum_PLUS2_OFFSET,      CSUM_STORE_IP_THR62_enhanced_sFlow_fill_remain_IPv4_TO_PKT_enhanced_sflow_tx_ts_shim_header__checksum_PLUS2_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR62_enhanced_sFlow_fill_remain_IPv4_CONST_0x1_LEN1_TO_DESC_phal2ppa__egress_checksum_mode_OFFSET,            COPY_BITS_THR62_enhanced_sFlow_fill_remain_IPv4_CONST_0x1_LEN1_TO_DESC_phal2ppa__egress_checksum_mode_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR62_enhanced_sFlow_fill_remain_IPv4_CONST_0x2C_LEN16_TO_PKT_udp_header__Length_OFFSET,                        ADD_BITS_THR62_enhanced_sFlow_fill_remain_IPv4_CONST_0x2C_LEN16_TO_PKT_udp_header__Length_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_OLD_THR62_enhanced_sFlow_fill_remain_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_OFFSET,                      CSUM_LOAD_OLD_THR62_enhanced_sFlow_fill_remain_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR62_enhanced_sFlow_fill_remain_IPv4_CONST_0x2C_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET,                 ADD_BITS_THR62_enhanced_sFlow_fill_remain_IPv4_CONST_0x2C_LEN16_TO_PKT_IPv4_Header__total_length_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_OFFSET,                      CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_OLD_THR62_enhanced_sFlow_fill_remain_IPv4_LEN2_FROM_PKT_IPv4_Header__header_checksum_OFFSET,                   CSUM_LOAD_OLD_THR62_enhanced_sFlow_fill_remain_IPv4_LEN2_FROM_PKT_IPv4_Header__header_checksum_VALUE);
    ACCEL_CMD_LOAD(CSUM_STORE_IP_THR62_enhanced_sFlow_fill_remain_IPv4_TO_PKT_IPv4_Header__header_checksum_OFFSET,                          CSUM_STORE_IP_THR62_enhanced_sFlow_fill_remain_IPv4_TO_PKT_IPv4_Header__header_checksum_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR63_enhanced_sFlow_fill_remain_IPv6_DESC_phal2ppa__pha_metadata_LEN2_TO_PKT_enhanced_sflow_rx_ts_shim_header__ip_high_OFFSET, COPY_BYTES_THR63_enhanced_sFlow_fill_remain_IPv6_DESC_phal2ppa__pha_metadata_LEN2_TO_PKT_enhanced_sflow_rx_ts_shim_header__ip_high_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN6_FROM_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_47_32_OFFSET, CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN6_FROM_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_47_32_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN4_FROM_PKT_enhanced_sflow_rx_ts_shim_header__reserved_OFFSET,     CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN4_FROM_PKT_enhanced_sflow_rx_ts_shim_header__reserved_VALUE);
    ACCEL_CMD_LOAD(CSUM_STORE_IP_THR63_enhanced_sFlow_fill_remain_IPv6_TO_PKT_enhanced_sflow_rx_ts_shim_header__checksum_PLUS2_OFFSET,      CSUM_STORE_IP_THR63_enhanced_sFlow_fill_remain_IPv6_TO_PKT_enhanced_sflow_rx_ts_shim_header__checksum_PLUS2_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR63_enhanced_sFlow_fill_remain_IPv6_DESC_phal2ppa__pha_metadata_PLUS2_LEN2_TO_PKT_enhanced_sflow_tx_ts_shim_header__ip_low_OFFSET, COPY_BYTES_THR63_enhanced_sFlow_fill_remain_IPv6_DESC_phal2ppa__pha_metadata_PLUS2_LEN2_TO_PKT_enhanced_sflow_tx_ts_shim_header__ip_low_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN6_FROM_PKT_enhanced_sflow_tx_ts_shim_header__tx_timestamp_47_32_OFFSET, CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN6_FROM_PKT_enhanced_sflow_tx_ts_shim_header__tx_timestamp_47_32_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN4_FROM_PKT_enhanced_sflow_tx_ts_shim_header__reserved_OFFSET,     CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN4_FROM_PKT_enhanced_sflow_tx_ts_shim_header__reserved_VALUE);
    ACCEL_CMD_LOAD(CSUM_STORE_IP_THR63_enhanced_sFlow_fill_remain_IPv6_TO_PKT_enhanced_sflow_tx_ts_shim_header__checksum_PLUS2_OFFSET,      CSUM_STORE_IP_THR63_enhanced_sFlow_fill_remain_IPv6_TO_PKT_enhanced_sflow_tx_ts_shim_header__checksum_PLUS2_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR63_enhanced_sFlow_fill_remain_IPv6_CONST_0x1_LEN1_TO_DESC_phal2ppa__egress_checksum_mode_OFFSET,            COPY_BITS_THR63_enhanced_sFlow_fill_remain_IPv6_CONST_0x1_LEN1_TO_DESC_phal2ppa__egress_checksum_mode_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR63_enhanced_sFlow_fill_remain_IPv6_CONST_0x2C_LEN16_TO_PKT_udp_header__Length_OFFSET,                        ADD_BITS_THR63_enhanced_sFlow_fill_remain_IPv6_CONST_0x2C_LEN16_TO_PKT_udp_header__Length_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR63_enhanced_sFlow_fill_remain_IPv6_CONST_0x2C_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET,               ADD_BITS_THR63_enhanced_sFlow_fill_remain_IPv6_CONST_0x2C_LEN16_TO_PKT_IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x08_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET,           COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x08_LEN8_TO_PKT_ethertype_header__ethertype_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET,                         COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x10_LEN8_TO_PKT_GRE_header__C_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET,                        COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET,                  COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET,   COPY_BYTES_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_srcTrgPortEntry__targetPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_OFFSET, COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_srcTrgPortEntry__targetPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_srcTrgPortEntry__srcPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_OFFSET, COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_srcTrgPortEntry__srcPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET,             COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_DESC_phal2ppa__qos_mapped_up_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET, COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_DESC_phal2ppa__qos_mapped_up_LEN3_TO_PKT_ERSPAN_type_II_header__COS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET,              COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv4_Header__total_length_PLUS2_OFFSET, COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv4_Header__total_length_PLUS2_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x24_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET,             ADD_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x24_LEN16_TO_PKT_IPv4_Header__total_length_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__version_OFFSET,                       CSUM_LOAD_NEW_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__version_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_LEN2_FROM_PKT_IPv4_Header__ttl_OFFSET,                           CSUM_LOAD_NEW_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_LEN2_FROM_PKT_IPv4_Header__ttl_VALUE);
    ACCEL_CMD_LOAD(CSUM_LOAD_NEW_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__sip_high_OFFSET,                      CSUM_LOAD_NEW_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__sip_high_VALUE);
    ACCEL_CMD_LOAD(CSUM_STORE_IP_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_TO_PKT_IPv4_Header__header_checksum_OFFSET,                      CSUM_STORE_IP_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_TO_PKT_IPv4_Header__header_checksum_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_erspan_template__mac_da_47_32_LEN12_TO_PKT_IPv4_Header__version_MINUS14_OFFSET, COPY_BYTES_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_erspan_template__mac_da_47_32_LEN12_TO_PKT_IPv4_Header__version_MINUS14_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x32_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,          ADD_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x32_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_erspan_template__mac_da_47_32_LEN16_TO_PKT_IPv4_Header__version_MINUS18_OFFSET, COPY_BYTES_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_erspan_template__mac_da_47_32_LEN16_TO_PKT_IPv4_Header__version_MINUS18_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x36_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,          ADD_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x36_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x86_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET,           COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x86_LEN8_TO_PKT_ethertype_header__ethertype_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0xDD_LEN8_TO_PKT_ethertype_header__ethertype_PLUS8_OFFSET,     COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0xDD_LEN8_TO_PKT_ethertype_header__ethertype_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET,                         COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x10_LEN8_TO_PKT_GRE_header__C_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET,                        COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET,                  COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET,   COPY_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_srcTrgPortEntry__targetPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_OFFSET, COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_srcTrgPortEntry__targetPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_srcTrgPortEntry__srcPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_OFFSET, COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_srcTrgPortEntry__srcPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET,             COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_DESC_phal2ppa__qos_mapped_up_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET, COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_DESC_phal2ppa__qos_mapped_up_LEN3_TO_PKT_ERSPAN_type_II_header__COS_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET,              COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv6_Header__payload_length_PLUS2_OFFSET, COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv6_Header__payload_length_PLUS2_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x10_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET,           ADD_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x10_LEN16_TO_PKT_IPv6_Header__payload_length_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_erspan_template__mac_da_47_32_LEN12_TO_PKT_IPv6_Header__version_MINUS14_OFFSET, COPY_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_erspan_template__mac_da_47_32_LEN12_TO_PKT_IPv6_Header__version_MINUS14_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x3A_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,          ADD_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x3A_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_erspan_template__mac_da_47_32_LEN16_TO_PKT_IPv6_Header__version_MINUS18_OFFSET, COPY_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_erspan_template__mac_da_47_32_LEN16_TO_PKT_IPv6_Header__version_MINUS18_VALUE);
    ACCEL_CMD_LOAD(ADD_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x3E_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET,          ADD_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x3E_LEN14_TO_DESC_phal2ppa__egress_byte_count_VALUE);
    ACCEL_CMD_LOAD(SHIFTRIGHT_12_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET,            SHIFTRIGHT_12_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_LEN12_FROM_PKT_mac_header__mac_da_47_32_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__reserved_0_LEN12_TO_PKT_enhanced_sflow_shim_header__version_OFFSET, COPY_BYTES_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__reserved_0_LEN12_TO_PKT_enhanced_sflow_shim_header__version_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_CONST_0x5_LEN3_TO_PKT_enhanced_sflow_shim_header__version_PLUS29_OFFSET,                  COPY_BITS_THR66_enhanced_sFlow_CONST_0x5_LEN3_TO_PKT_enhanced_sflow_shim_header__version_PLUS29_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__src_device_id_LEN8_TO_PKT_enhanced_sflow_shim_header__src_modid_OFFSET, COPY_BITS_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__src_device_id_LEN8_TO_PKT_enhanced_sflow_shim_header__src_modid_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__orig_src_eport_PLUS5_LEN8_TO_PKT_enhanced_sflow_shim_header__src_port_OFFSET, COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__orig_src_eport_PLUS5_LEN8_TO_PKT_enhanced_sflow_shim_header__src_port_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__copy_reserved_PLUS2_LEN16_TO_PKT_enhanced_sflow_shim_header__dst_modid_OFFSET, COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__copy_reserved_PLUS2_LEN16_TO_PKT_enhanced_sflow_shim_header__dst_modid_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__reserved_0_LEN12_TO_PKT_enhanced_sflow_rx_ts_shim_header__checksum_OFFSET, COPY_BYTES_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__reserved_0_LEN12_TO_PKT_enhanced_sflow_rx_ts_shim_header__checksum_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__timestamp_PLUS2_LEN14_TO_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_31_16_PLUS2_OFFSET, COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__timestamp_PLUS2_LEN14_TO_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_31_16_PLUS2_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__timestamp_PLUS16_LEN16_TO_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_15_0_OFFSET, COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__timestamp_PLUS16_LEN16_TO_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_15_0_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__orig_src_eport_PLUS6_LEN7_TO_PKT_enhanced_sflow_rx_ts_shim_header__port_number_OFFSET, COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__orig_src_eport_PLUS6_LEN7_TO_PKT_enhanced_sflow_rx_ts_shim_header__port_number_VALUE);
    ACCEL_CMD_LOAD(COPY_BYTES_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__reserved_0_LEN12_TO_PKT_enhanced_sflow_tx_ts_shim_header__checksum_PLUS2_OFFSET, COPY_BYTES_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__reserved_0_LEN12_TO_PKT_enhanced_sflow_tx_ts_shim_header__checksum_PLUS2_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__trg_phy_port_PLUS3_LEN7_TO_PKT_enhanced_sflow_tx_ts_shim_header__port_number_OFFSET, COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__trg_phy_port_PLUS3_LEN7_TO_PKT_enhanced_sflow_tx_ts_shim_header__port_number_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_CONST_0x1_LEN1_TO_PKT_enhanced_sflow_tx_ts_shim_header__port_direction_OFFSET,            COPY_BITS_THR66_enhanced_sFlow_CONST_0x1_LEN1_TO_PKT_enhanced_sflow_tx_ts_shim_header__port_direction_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_CONST_0x1_LEN1_TO_DESC_phal2ppa__mac_timestamping_en_OFFSET,                              COPY_BITS_THR66_enhanced_sFlow_CONST_0x1_LEN1_TO_DESC_phal2ppa__mac_timestamping_en_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_CONST_0x0_LEN3_TO_DESC_phal2ppa__ptp_packet_format_OFFSET,                                COPY_BITS_THR66_enhanced_sFlow_CONST_0x0_LEN3_TO_DESC_phal2ppa__ptp_packet_format_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_CONST_0x4_LEN4_TO_DESC_phal2ppa__ptp_action_OFFSET,                                       COPY_BITS_THR66_enhanced_sFlow_CONST_0x4_LEN4_TO_DESC_phal2ppa__ptp_action_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_CONST_0x2_LEN3_TO_DESC_phal2ppa__timestamp_mask_profile_OFFSET,                           COPY_BITS_THR66_enhanced_sFlow_CONST_0x2_LEN3_TO_DESC_phal2ppa__timestamp_mask_profile_VALUE);
    ACCEL_CMD_LOAD(COPY_BITS_THR66_enhanced_sFlow_CONST_0x22_LEN8_TO_DESC_phal2ppa__timestamp_offset_OFFSET,                                COPY_BITS_THR66_enhanced_sFlow_CONST_0x22_LEN8_TO_DESC_phal2ppa__timestamp_offset_VALUE);
__PRAGMA_FLUSH_MEMORY

}


#ifdef ASIC_SIMULATION
/************************************************************************************************************************
 * FALCON PHA threads accelerator commands table
 * Includes name, offset and thread ID for each accelerator command
 ************************************************************************************************************************/

#define FALCON_ENUM_NAME_AND_VALUE(var) STR(enum_##var),var
ACCEL_INFO_STC accelInfoArrFalconImage01[] =
{

/*************** THR1_SRv6_End_Node *******************/
    { FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR1_SRv6_End_Node_OFFSET32_PKT_srv6_seg0__dip0_high_LEN16_TO_PKT_IPv6_Header__dip0_high_OFFSET),             1}

/*************** THR2_SRv6_Source_Node_1_segment *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR2_SRv6_Source_Node_1_segment_LEN32_FROM_PKT_IPv6_Header__version_OFFSET),                          2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR2_SRv6_Source_Node_1_segment_LEN8_FROM_PKT_IPv6_Header__version_PLUS32_OFFSET),                    2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR2_SRv6_Source_Node_1_segment_PKT_IPv6_Header__sip0_high_MINUS24_LEN16_TO_PKT_SRv6_Segment0_Header__dip0_high_OFFSET), 2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR2_SRv6_Source_Node_1_segment_PKT_IPv6_Header__next_header_MINUS24_LEN2_TO_PKT_SRv6_Header__next_header_OFFSET), 2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x2_LEN8_TO_PKT_SRv6_Header__hdr_ext_len_OFFSET),                        2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x401_LEN11_TO_PKT_SRv6_Header__routing_type_PLUS5_OFFSET),              2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x0_LEN8_TO_PKT_SRv6_Header__last_entry_OFFSET),                         2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR2_SRv6_Source_Node_1_segment_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_OFFSET),     2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x18_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET),                    2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x2B_LEN8_TO_PKT_IPv6_Header__next_header_OFFSET),                       2}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR2_SRv6_Source_Node_1_segment_CONST_0x18_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET),         2}

/*************** THR3_SRv6_Source_Node_First_Pass_2_3_segments *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_16_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_LEN32_FROM_PKT_mac_header__mac_da_47_32_OFFSET),        3}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_16_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_LEN32_FROM_PKT_mac_header__mac_da_47_32_PLUS32_OFFSET), 3}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_16_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_LEN6_FROM_PKT_mac_header__mac_da_47_32_PLUS64_OFFSET),  3}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_PKT_IPv6_Header__sip0_high_MINUS16_LEN16_TO_PKT_SRv6_Segment2_Header__dip0_high_OFFSET), 3}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_OFFSET), 3}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CONST_0x1_LEN16_TO_PKT_eDSA_fwd_w3__Trg_ePort_15_0_OFFSET),       3}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CONST_0x10_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET), 3}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR3_SRv6_Source_Node_First_Pass_2_3_segments_CONST_0x0_LEN1_TO_PKT_eDSA_fwd_w2__IsTrgPhyPortValid_OFFSET),    3}

/*************** THR4_SRv6_Source_Node_Second_Pass_3_segments *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x38_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x38_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR4_SRv6_Source_Node_Second_Pass_3_segments_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_OFFSET), 4}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR4_SRv6_Source_Node_Second_Pass_3_segments_CONST_0xF2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET), 4}

/*************** THR5_SRv6_Source_Node_Second_Pass_2_segments *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x28_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x28_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR5_SRv6_Source_Node_Second_Pass_2_segments_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_OFFSET), 5}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR5_SRv6_Source_Node_Second_Pass_2_segments_CONST_0xE2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET), 5}

/*************** THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_mac_header_outer__mac_da_47_32_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x2_LEN2_TO_PKT_extended_DSA_w0_ToAnalyzer__TagCommand_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrg_Tagged_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__Extend0_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__CFI_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_up_LEN3_TO_PKT_extended_DSA_w0_ToAnalyzer__UP_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_vid_LEN12_TO_PKT_extended_DSA_w0_ToAnalyzer__VID_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTRIGHT_16_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET),        6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS6_LEN4_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_PLUS1_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_15_0_PLUS13_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS10_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS11_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_cfi_PLUS1_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS13_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__RxSniff_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_15_0_PLUS2_LEN2_TO_PKT_extended_DSA_w1_ToAnalyzer__DropOnSource_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x08_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET),       6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET),                     6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET),                    6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET),              6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET),         6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET),          6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET),       6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET),       6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x2A_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),      6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv4_Header__total_length_PLUS2_OFFSET), 6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_CONST_0x14_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET),         6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__version_OFFSET),                   6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN2_FROM_PKT_IPv4_Header__ttl_OFFSET),                       6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__sip_high_OFFSET),                  6}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_STORE_IP_THR6_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv4_TO_PKT_IPv4_Header__header_checksum_OFFSET),                  6}

/*************** THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_mac_header_outer__mac_da_47_32_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x2_LEN2_TO_PKT_extended_DSA_w0_ToAnalyzer__TagCommand_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrg_Tagged_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__CFI_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_up_LEN3_TO_PKT_extended_DSA_w0_ToAnalyzer__UP_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__Extend0_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_vid_LEN12_TO_PKT_extended_DSA_w0_ToAnalyzer__VID_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTRIGHT_16_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET),        7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS6_LEN4_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_PLUS1_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_15_0_PLUS13_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Dev_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS10_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_cfi_LEN1_TO_PKT_extended_DSA_w1_ToAnalyzer__SrcTrgAnalyzer_Port_5_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS11_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_cfi_PLUS1_LEN5_TO_PKT_extended_DSA_w0_ToAnalyzer__SrcTrgAnalyzer_Port_4_0_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS13_LEN1_TO_PKT_extended_DSA_w0_ToAnalyzer__RxSniff_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_15_0_PLUS2_LEN2_TO_PKT_extended_DSA_w1_ToAnalyzer__DropOnSource_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x86_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET),       7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0xdd_LEN8_TO_PKT_ethertype_header__ethertype_PLUS8_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET),                     7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET),                    7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET),              7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET),         7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET),          7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET),       7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET),       7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_CONST_0x3E_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),      7}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR7_Cc_Erspan_TypeII_TrgDevLcMirroring_Ipv6_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv6_Header__payload_length_PLUS2_OFFSET), 7}

/*************** THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_no_vlan__mac_header_outer__mac_da_47_32_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_LEN16_TO_PKT_with_vlan__mac_header_outer__mac_da_47_32_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTRIGHT_16_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET),    8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x08_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET),   8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET),                 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET),                8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET),          8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET),   8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET),   8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET),     8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET),      8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv4_Header__total_length_PLUS2_OFFSET), 8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x14_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET),     8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x22_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),  8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_CONST_0x26_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),  8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__version_OFFSET),               8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN2_FROM_PKT_IPv4_Header__ttl_OFFSET),                   8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__sip_high_OFFSET),              8}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_STORE_IP_THR8_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv4_TO_PKT_IPv4_Header__header_checksum_OFFSET),              8}

/*************** THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x86_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET),   9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0xdd_LEN8_TO_PKT_ethertype_header__ethertype_PLUS8_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv6_Header__payload_length_PLUS2_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x36_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),  9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_LEN12_TO_PKT_no_vlan__mac_header_outer__mac_da_47_32_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x3a_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),  9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_LEN16_TO_PKT_with_vlan__mac_header_outer__mac_da_47_32_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_PKT_eDSA_w0_ToAnalyzer__TagCommand_LEN16_TO_CFG_cc_erspan_template__mac_da_47_32_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTRIGHT_16_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET),    9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET),                 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET),                9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET),          9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS7_LEN3_TO_PKT_ERSPAN_type_II_header__Index_PLUS3_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x1_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET),   9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS15_LEN14_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS6_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_31_16_PLUS11_LEN1_TO_PKT_ERSPAN_type_II_header__Index_PLUS12_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_sa_47_32_PLUS4_LEN2_TO_PKT_ERSPAN_type_II_header__Index_PLUS13_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS8_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x2_LEN2_TO_PKT_ERSPAN_type_II_header__Index_OFFSET),   9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__vlan_vid_PLUS5_LEN7_TO_PKT_ERSPAN_type_II_header__Index_PLUS8_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_47_32_PLUS3_LEN5_TO_PKT_ERSPAN_type_II_header__Index_PLUS15_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET),     9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CFG_cc_erspan_template__mac_da_31_16_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET), 9}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR9_Cc_Erspan_TypeII_TrgDevDirectMirroring_Ipv6_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET),      9}

/*************** THR10_Cc_Erspan_TypeII_SrcDevMirroring *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR10_Cc_Erspan_TypeII_SrcDevMirroring_CFG_HA_Table_reserved_space__reserved_0_PLUS29_LEN3_TO_PKT_eDSA_w2_ToAnalyzer__Reserved_PLUS6_OFFSET), 10}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR10_Cc_Erspan_TypeII_SrcDevMirroring_CONST_0x1_LEN1_TO_PKT_eDSA_w2_ToAnalyzer__Reserved_PLUS9_OFFSET),       10}

/*************** THR12_MPLS_SR_NO_EL *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR12_MPLS_SR_NO_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET),                                           12}

/*************** THR13_MPLS_SR_ONE_EL *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                    13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                    13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR13_MPLS_SR_ONE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET),                                          13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x0_LEN10_TO_PKT_MPLS_label_8__label_val_OFFSET),                                   13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x7_LEN10_TO_PKT_MPLS_label_8__label_val_PLUS10_OFFSET),                            13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x0_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET),                                          13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR13_MPLS_SR_ONE_EL_DESC_phal2ppa__packet_hash_LEN12_TO_PKT_MPLS_label_8__label_val_PLUS8_OFFSET),            13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__label_val_OFFSET),                                    13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR13_MPLS_SR_ONE_EL_CONST_0x30_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET),                    13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SUB_BITS_THR13_MPLS_SR_ONE_EL_PKT_MPLS_data__EL1_ofst_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET),        13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_LEN4_TO_PKT_expansion_space__reserved_8_OFFSET),         13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS4_LEN4_TO_PKT_expansion_space__reserved_8_PLUS4_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS8_LEN4_TO_PKT_expansion_space__reserved_8_PLUS8_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS12_LEN4_TO_PKT_expansion_space__reserved_8_PLUS12_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS16_LEN4_TO_PKT_expansion_space__reserved_8_PLUS16_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS20_LEN4_TO_PKT_expansion_space__reserved_8_PLUS20_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS24_LEN4_TO_PKT_expansion_space__reserved_8_PLUS24_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS28_LEN4_TO_PKT_expansion_space__reserved_8_PLUS28_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS32_LEN4_TO_PKT_expansion_space__reserved_8_PLUS32_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS36_LEN4_TO_PKT_expansion_space__reserved_8_PLUS36_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS40_LEN4_TO_PKT_expansion_space__reserved_8_PLUS40_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS44_LEN4_TO_PKT_expansion_space__reserved_8_PLUS44_OFFSET), 13}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR13_MPLS_SR_ONE_EL_PKT_expansion_space__reserved_7_PLUS48_LEN4_TO_PKT_expansion_space__reserved_8_PLUS48_OFFSET), 13}

/*************** THR14_MPLS_SR_TWO_EL *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                    14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                    14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                   14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                             14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                             14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                            14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                            14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                            14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                            14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                            14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR14_MPLS_SR_TWO_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                            14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET),                                          14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x0_LEN10_TO_PKT_MPLS_label_8__label_val_OFFSET),                                   14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x7_LEN10_TO_PKT_MPLS_label_8__label_val_PLUS10_OFFSET),                            14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x0_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET),                                          14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR14_MPLS_SR_TWO_EL_DESC_phal2ppa__packet_hash_LEN12_TO_PKT_MPLS_label_8__label_val_PLUS8_OFFSET),            14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__label_val_OFFSET),                                    14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR14_MPLS_SR_TWO_EL_CONST_0x30_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET),                    14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SUB_BITS_THR14_MPLS_SR_TWO_EL_PKT_MPLS_data__EL1_ofst_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET),        14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_LEN4_TO_PKT_expansion_space__reserved_8_OFFSET),         14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS4_LEN4_TO_PKT_expansion_space__reserved_8_PLUS4_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS8_LEN4_TO_PKT_expansion_space__reserved_8_PLUS8_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS12_LEN4_TO_PKT_expansion_space__reserved_8_PLUS12_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS16_LEN4_TO_PKT_expansion_space__reserved_8_PLUS16_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS20_LEN4_TO_PKT_expansion_space__reserved_8_PLUS20_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS24_LEN4_TO_PKT_expansion_space__reserved_8_PLUS24_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS28_LEN4_TO_PKT_expansion_space__reserved_8_PLUS28_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS32_LEN4_TO_PKT_expansion_space__reserved_8_PLUS32_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS36_LEN4_TO_PKT_expansion_space__reserved_8_PLUS36_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS40_LEN4_TO_PKT_expansion_space__reserved_8_PLUS40_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS44_LEN4_TO_PKT_expansion_space__reserved_8_PLUS44_OFFSET), 14}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR14_MPLS_SR_TWO_EL_PKT_expansion_space__reserved_7_PLUS48_LEN4_TO_PKT_expansion_space__reserved_8_PLUS48_OFFSET), 14}

/*************** THR15_MPLS_SR_THREE_EL *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                  15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                  15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_OFFSET),                                 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                           15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                           15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_MINUS8_OFFSET),                          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN4_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET),                          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN8_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET),                          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN12_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET),                         15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN16_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET),                         15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN20_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET),                         15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN24_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET),                         15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN28_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET),                         15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_8_BYTES_THR15_MPLS_SR_THREE_EL_LEN32_FROM_PKT_MPLS_label_1__label_val_MINUS16_OFFSET),                         15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET),                                        15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x0_LEN10_TO_PKT_MPLS_label_8__label_val_OFFSET),                                 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x7_LEN10_TO_PKT_MPLS_label_8__label_val_PLUS10_OFFSET),                          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x0_LEN1_TO_PKT_MPLS_label_8__BoS_OFFSET),                                        15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR15_MPLS_SR_THREE_EL_DESC_phal2ppa__packet_hash_LEN12_TO_PKT_MPLS_label_8__label_val_PLUS8_OFFSET),          15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x1_LEN1_TO_PKT_MPLS_label_8__label_val_OFFSET),                                  15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR15_MPLS_SR_THREE_EL_CONST_0x30_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET),                  15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SUB_BITS_THR15_MPLS_SR_THREE_EL_PKT_MPLS_data__EL1_ofst_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET),      15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_LEN4_TO_PKT_MPLS_label_2__label_val_OFFSET),           15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS4_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS4_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS8_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS8_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS12_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS12_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS16_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS16_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS20_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS20_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS24_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS24_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS28_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS28_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS32_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS32_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS36_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS36_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS40_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS40_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS44_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS44_OFFSET), 15}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR15_MPLS_SR_THREE_EL_PKT_expansion_space__reserved_7_PLUS48_LEN4_TO_PKT_MPLS_label_2__label_val_PLUS48_OFFSET), 15}

/*************** THR46_SFLOW_IPv4 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_28_BYTES_THR46_SFLOW_IPv4_LEN28_FROM_PKT_IPv4_Header__version_OFFSET),                                         46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR46_SFLOW_IPv4_CONST_0x5_LEN3_TO_PKT_sflow_ipv4_header__version_PLUS29_OFFSET),                              46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR46_SFLOW_IPv4_CONST_0x1_LEN1_TO_PKT_sflow_ipv4_header__agent_ip_version_PLUS31_OFFSET),                     46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR46_SFLOW_IPv4_CFG_sflow_ipv4_template__agent_ip_address_LEN4_TO_PKT_sflow_ipv4_header__agent_ip_address_OFFSET), 46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR46_SFLOW_IPv4_DESC_phal2ppa__pha_metadata_LEN4_TO_PKT_sflow_ipv4_header__sub_agent_id_OFFSET),             46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR46_SFLOW_IPv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_sflow_ipv4_header__sequence_number_OFFSET),            46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR46_SFLOW_IPv4_CONST_0x1_LEN1_TO_PKT_sflow_ipv4_header__samples_number_PLUS31_OFFSET),                       46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_OLD_THR46_SFLOW_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_OFFSET),                                          46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR46_SFLOW_IPv4_CONST_0x1C_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET),                                     46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR46_SFLOW_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_OFFSET),                                          46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_OLD_THR46_SFLOW_IPv4_LEN2_FROM_PKT_IPv4_Header__header_checksum_OFFSET),                                       46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_STORE_IP_THR46_SFLOW_IPv4_TO_PKT_IPv4_Header__header_checksum_OFFSET),                                              46}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR46_SFLOW_IPv4_CONST_0x1C_LEN16_TO_PKT_udp_header__Length_OFFSET),                                            46}

/*************** THR47_SFLOW_IPv6 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR47_SFLOW_IPv6_LEN32_FROM_PKT_IPv6_Header__version_OFFSET),                                         47}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR47_SFLOW_IPv6_LEN16_FROM_PKT_IPv6_Header__version_PLUS32_OFFSET),                                  47}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR47_SFLOW_IPv6_CONST_0x5_LEN3_TO_PKT_sflow_ipv6_header__version_PLUS29_OFFSET),                              47}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR47_SFLOW_IPv6_CONST_0x2_LEN2_TO_PKT_sflow_ipv6_header__agent_ip_version_PLUS30_OFFSET),                     47}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR47_SFLOW_IPv6_CFG_sflow_ipv6_template__agent_ip_address_127_96_LEN16_TO_PKT_sflow_ipv6_header__agent_ip_address_127_96_OFFSET), 47}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR47_SFLOW_IPv6_DESC_phal2ppa__pha_metadata_LEN4_TO_PKT_sflow_ipv6_header__sub_agent_id_OFFSET),             47}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR47_SFLOW_IPv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_sflow_ipv6_header__sequence_number_OFFSET),            47}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR47_SFLOW_IPv6_CONST_0x1_LEN1_TO_PKT_sflow_ipv6_header__samples_number_PLUS31_OFFSET),                       47}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR47_SFLOW_IPv6_CONST_0x28_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET),                                   47}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR47_SFLOW_IPv6_CONST_0x28_LEN16_TO_PKT_udp_header__Length_OFFSET),                                            47}

/*************** THR48_SRV6_Best_Effort *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR48_SRV6_Best_Effort_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_IPv6_Header__dip3_low_OFFSET),          48}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR48_SRV6_Best_Effort_PKT_IPv6_Header__dip3_low_LEN2_TO_PKT_IPv6_Header__dip2_low_OFFSET),                   48}

/*************** THR49_SRV6_Source_Node_1_CONTAINER *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_IPv6_Header__dip3_low_OFFSET), 49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_LEN32_FROM_PKT_IPv6_Header__version_OFFSET),                       49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_LEN8_FROM_PKT_IPv6_Header__version_PLUS32_OFFSET),                 49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_PKT_IPv6_Header__sip0_high_MINUS24_LEN16_TO_PKT_SRv6_Segment0_Header__dip0_high_OFFSET), 49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x401_LEN11_TO_PKT_SRv6_Header__routing_type_PLUS5_OFFSET),           49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_PKT_IPv6_Header__next_header_MINUS24_LEN2_TO_PKT_SRv6_Header__next_header_OFFSET), 49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x2_LEN8_TO_PKT_SRv6_Header__hdr_ext_len_OFFSET),                     49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x0_LEN8_TO_PKT_SRv6_Header__last_entry_OFFSET),                      49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR49_SRV6_Source_Node_1_CONTAINER_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_OFFSET),  49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x18_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET),                 49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x2B_LEN8_TO_PKT_IPv6_Header__next_header_OFFSET),                    49}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR49_SRV6_Source_Node_1_CONTAINER_CONST_0x18_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET),      49}

/*************** THR50_SRV6_Source_Node_First_Pass_1_CONTAINER *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_16_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_LEN32_FROM_PKT_mac_header__mac_da_47_32_OFFSET),        50}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_16_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_LEN32_FROM_PKT_mac_header__mac_da_47_32_PLUS32_OFFSET), 50}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_16_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_LEN6_FROM_PKT_mac_header__mac_da_47_32_PLUS64_OFFSET),  50}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_PKT_IPv6_Header__sip0_high_MINUS16_LEN16_TO_PKT_SRv6_Segment2_Header__dip0_high_OFFSET), 50}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CFG_ipv6_sip_template__val_0_LEN16_TO_PKT_IPv6_Header__sip0_high_OFFSET), 50}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CONST_0x1_LEN16_TO_PKT_eDSA_fwd_w3__Trg_ePort_15_0_OFFSET),       50}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CONST_0x0_LEN1_TO_PKT_eDSA_fwd_w2__IsTrgPhyPortValid_OFFSET),    50}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR50_SRV6_Source_Node_First_Pass_1_CONTAINER_CONST_0x10_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET), 50}

/*************** THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_40_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS40_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_no_vlan__IPv6_Header__dip3_low_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_with_vlan__IPv6_Header__dip3_low_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x38_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x38_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_no_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_OFFSET8_PKT_with_vlan__Generic_TS_Data__data_31_28_MINUS40_LEN32_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_OFFSET), 51}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR51_SRV6_Source_Node_Second_Pass_3_CONTAINER_CONST_0xF2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET), 51}

/*************** THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS32_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN12_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN32_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS76_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_LEN16_FROM_PKT_no_vlan__Generic_TS_Data__mac_da_47_32_PLUS64_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTLEFT_24_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_LEN32_FROM_PKT_with_vlan__Generic_TS_Data__mac_da_47_32_PLUS80_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_no_vlan__SRv6_Header__last_entry_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_35_32_MINUS24_LEN4_TO_PKT_with_vlan__SRv6_Header__last_entry_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_no_vlan__IPv6_Header__dip3_low_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_DESC_phal2ppa__copy_reserved_PLUS8_LEN10_TO_PKT_with_vlan__IPv6_Header__dip3_low_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x28_LEN16_TO_PKT_no_vlan__IPv6_Header__payload_length_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x28_LEN16_TO_PKT_with_vlan__IPv6_Header__payload_length_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x2B_LEN8_TO_PKT_no_vlan__IPv6_Header__next_header_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_CONST_0x2B_LEN8_TO_PKT_with_vlan__IPv6_Header__next_header_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_no_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_no_vlan__SRv6_Segment0_Header__dip0_high_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_OFFSET24_PKT_with_vlan__Generic_TS_Data__data_15_12_MINUS24_LEN16_TO_PKT_with_vlan__SRv6_Segment0_Header__dip0_high_OFFSET), 52}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR52_SRV6_Source_Node_Second_Pass_2_CONTAINER_CONST_0xE2_LEN8_TO_DESC_ppa_internal_desc__fw_bc_modification_OFFSET), 52}

/*************** THR61_save_target_port_info *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR61_save_target_port_info_DESC_phal2ppa__trg_dev_PLUS2_LEN8_TO_DESC_phal2ppa__copy_reserved_PLUS2_OFFSET),   61}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR61_save_target_port_info_DESC_phal2ppa__trg_phy_port_PLUS2_LEN8_TO_DESC_phal2ppa__copy_reserved_PLUS10_OFFSET), 61}

/*************** THR62_enhanced_sFlow_fill_remain_IPv4 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR62_enhanced_sFlow_fill_remain_IPv4_DESC_phal2ppa__pha_metadata_LEN2_TO_PKT_enhanced_sflow_rx_ts_shim_header__ip_high_OFFSET), 62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN6_FROM_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_47_32_OFFSET), 62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN4_FROM_PKT_enhanced_sflow_rx_ts_shim_header__reserved_OFFSET),    62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_STORE_IP_THR62_enhanced_sFlow_fill_remain_IPv4_TO_PKT_enhanced_sflow_rx_ts_shim_header__checksum_PLUS2_OFFSET),     62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR62_enhanced_sFlow_fill_remain_IPv4_DESC_phal2ppa__pha_metadata_PLUS2_LEN2_TO_PKT_enhanced_sflow_tx_ts_shim_header__ip_low_OFFSET), 62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN6_FROM_PKT_enhanced_sflow_tx_ts_shim_header__tx_timestamp_47_32_OFFSET), 62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN4_FROM_PKT_enhanced_sflow_tx_ts_shim_header__reserved_OFFSET),    62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_STORE_IP_THR62_enhanced_sFlow_fill_remain_IPv4_TO_PKT_enhanced_sflow_tx_ts_shim_header__checksum_PLUS2_OFFSET),     62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR62_enhanced_sFlow_fill_remain_IPv4_CONST_0x1_LEN1_TO_DESC_phal2ppa__egress_checksum_mode_OFFSET),           62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR62_enhanced_sFlow_fill_remain_IPv4_CONST_0x2C_LEN16_TO_PKT_udp_header__Length_OFFSET),                       62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_OLD_THR62_enhanced_sFlow_fill_remain_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_OFFSET),                     62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR62_enhanced_sFlow_fill_remain_IPv4_CONST_0x2C_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET),                62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR62_enhanced_sFlow_fill_remain_IPv4_LEN2_FROM_PKT_IPv4_Header__total_length_OFFSET),                     62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_OLD_THR62_enhanced_sFlow_fill_remain_IPv4_LEN2_FROM_PKT_IPv4_Header__header_checksum_OFFSET),                  62}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_STORE_IP_THR62_enhanced_sFlow_fill_remain_IPv4_TO_PKT_IPv4_Header__header_checksum_OFFSET),                         62}

/*************** THR63_enhanced_sFlow_fill_remain_IPv6 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR63_enhanced_sFlow_fill_remain_IPv6_DESC_phal2ppa__pha_metadata_LEN2_TO_PKT_enhanced_sflow_rx_ts_shim_header__ip_high_OFFSET), 63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN6_FROM_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_47_32_OFFSET), 63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN4_FROM_PKT_enhanced_sflow_rx_ts_shim_header__reserved_OFFSET),    63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_STORE_IP_THR63_enhanced_sFlow_fill_remain_IPv6_TO_PKT_enhanced_sflow_rx_ts_shim_header__checksum_PLUS2_OFFSET),     63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR63_enhanced_sFlow_fill_remain_IPv6_DESC_phal2ppa__pha_metadata_PLUS2_LEN2_TO_PKT_enhanced_sflow_tx_ts_shim_header__ip_low_OFFSET), 63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN6_FROM_PKT_enhanced_sflow_tx_ts_shim_header__tx_timestamp_47_32_OFFSET), 63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR63_enhanced_sFlow_fill_remain_IPv6_LEN4_FROM_PKT_enhanced_sflow_tx_ts_shim_header__reserved_OFFSET),    63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_STORE_IP_THR63_enhanced_sFlow_fill_remain_IPv6_TO_PKT_enhanced_sflow_tx_ts_shim_header__checksum_PLUS2_OFFSET),     63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR63_enhanced_sFlow_fill_remain_IPv6_CONST_0x1_LEN1_TO_DESC_phal2ppa__egress_checksum_mode_OFFSET),           63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR63_enhanced_sFlow_fill_remain_IPv6_CONST_0x2C_LEN16_TO_PKT_udp_header__Length_OFFSET),                       63}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR63_enhanced_sFlow_fill_remain_IPv6_CONST_0x2C_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET),              63}

/*************** THR64_Erspan_TypeII_SameDevMirroring_Ipv4 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x08_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET),          64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET),                        64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET),                       64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET),                 64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET),  64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_srcTrgPortEntry__targetPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_OFFSET), 64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_srcTrgPortEntry__srcPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_OFFSET), 64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET),            64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_DESC_phal2ppa__qos_mapped_up_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET), 64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET),             64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv4_Header__total_length_PLUS2_OFFSET), 64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x24_LEN16_TO_PKT_IPv4_Header__total_length_OFFSET),            64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__version_OFFSET),                      64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_LEN2_FROM_PKT_IPv4_Header__ttl_OFFSET),                          64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_LOAD_NEW_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_LEN8_FROM_PKT_IPv4_Header__sip_high_OFFSET),                     64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( CSUM_STORE_IP_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_TO_PKT_IPv4_Header__header_checksum_OFFSET),                     64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_erspan_template__mac_da_47_32_LEN12_TO_PKT_IPv4_Header__version_MINUS14_OFFSET), 64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x32_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),         64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CFG_erspan_template__mac_da_47_32_LEN16_TO_PKT_IPv4_Header__version_MINUS18_OFFSET), 64}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR64_Erspan_TypeII_SameDevMirroring_Ipv4_CONST_0x36_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),         64}

/*************** THR65_Erspan_TypeII_SameDevMirroring_Ipv6 *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x86_LEN8_TO_PKT_ethertype_header__ethertype_OFFSET),          65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0xDD_LEN8_TO_PKT_ethertype_header__ethertype_PLUS8_OFFSET),    65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x10_LEN8_TO_PKT_GRE_header__C_OFFSET),                        65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x88_LEN8_TO_PKT_GRE_header__NP_OFFSET),                       65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0xBE_LEN8_TO_PKT_GRE_header__NP_PLUS8_OFFSET),                 65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_DESC_phal2ppa__lm_counter_LEN4_TO_PKT_GRE_header__Seq_num_OFFSET),  65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_srcTrgPortEntry__targetPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_OFFSET), 65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_srcTrgPortEntry__srcPortEntry_LEN16_TO_PKT_ERSPAN_type_II_header__Index_PLUS4_OFFSET), 65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x1_LEN4_TO_PKT_ERSPAN_type_II_header__Ver_OFFSET),            65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_DESC_phal2ppa__qos_mapped_up_LEN3_TO_PKT_ERSPAN_type_II_header__COS_OFFSET), 65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x6_LEN3_TO_PKT_ERSPAN_type_II_header__En_OFFSET),             65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_DESC_phal2ppa__egress_byte_count_LEN14_TO_PKT_IPv6_Header__payload_length_PLUS2_OFFSET), 65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x10_LEN16_TO_PKT_IPv6_Header__payload_length_OFFSET),          65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_erspan_template__mac_da_47_32_LEN12_TO_PKT_IPv6_Header__version_MINUS14_OFFSET), 65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x3A_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),         65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CFG_erspan_template__mac_da_47_32_LEN16_TO_PKT_IPv6_Header__version_MINUS18_OFFSET), 65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( ADD_BITS_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_CONST_0x3E_LEN14_TO_DESC_phal2ppa__egress_byte_count_OFFSET),         65}
    ,{ FALCON_ENUM_NAME_AND_VALUE( SHIFTRIGHT_12_BYTES_THR65_Erspan_TypeII_SameDevMirroring_Ipv6_LEN12_FROM_PKT_mac_header__mac_da_47_32_OFFSET),           65}

/*************** THR66_enhanced_sFlow *******************/
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__reserved_0_LEN12_TO_PKT_enhanced_sflow_shim_header__version_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_CONST_0x5_LEN3_TO_PKT_enhanced_sflow_shim_header__version_PLUS29_OFFSET),                 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__src_device_id_LEN8_TO_PKT_enhanced_sflow_shim_header__src_modid_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__orig_src_eport_PLUS5_LEN8_TO_PKT_enhanced_sflow_shim_header__src_port_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__copy_reserved_PLUS2_LEN16_TO_PKT_enhanced_sflow_shim_header__dst_modid_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__reserved_0_LEN12_TO_PKT_enhanced_sflow_rx_ts_shim_header__checksum_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__timestamp_PLUS2_LEN14_TO_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_31_16_PLUS2_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__timestamp_PLUS16_LEN16_TO_PKT_enhanced_sflow_rx_ts_shim_header__rx_timestamp_15_0_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__orig_src_eport_PLUS6_LEN7_TO_PKT_enhanced_sflow_rx_ts_shim_header__port_number_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BYTES_THR66_enhanced_sFlow_CFG_enhanced_sflow_template__reserved_0_LEN12_TO_PKT_enhanced_sflow_tx_ts_shim_header__checksum_PLUS2_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_DESC_phal2ppa__trg_phy_port_PLUS3_LEN7_TO_PKT_enhanced_sflow_tx_ts_shim_header__port_number_OFFSET), 66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_CONST_0x1_LEN1_TO_PKT_enhanced_sflow_tx_ts_shim_header__port_direction_OFFSET),           66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_CONST_0x1_LEN1_TO_DESC_phal2ppa__mac_timestamping_en_OFFSET),                             66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_CONST_0x0_LEN3_TO_DESC_phal2ppa__ptp_packet_format_OFFSET),                               66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_CONST_0x4_LEN4_TO_DESC_phal2ppa__ptp_action_OFFSET),                                      66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_CONST_0x2_LEN3_TO_DESC_phal2ppa__timestamp_mask_profile_OFFSET),                          66}
    ,{ FALCON_ENUM_NAME_AND_VALUE( COPY_BITS_THR66_enhanced_sFlow_CONST_0x22_LEN8_TO_DESC_phal2ppa__timestamp_offset_OFFSET),                               66}
/*************** Last Entry *******************/
    /*must be last*/
    ,{NULL , 0 , 0}
};
#endif /*ASIC_SIMULATION*/

