

================================================================
== Vitis HLS Report for 'multi_stage_mul_x0_update_m_t_a'
================================================================
* Date:           Thu Dec 12 16:24:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|      0|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|      0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------+-----+-----+------------+---------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  multi_stage_mul_x0_update_m_t_a|  return value|
|ap_return_0  |  out|  129|  ap_ctrl_hs|  multi_stage_mul_x0_update_m_t_a|  return value|
|ap_return_1  |  out|  129|  ap_ctrl_hs|  multi_stage_mul_x0_update_m_t_a|  return value|
|ap_return_2  |  out|  129|  ap_ctrl_hs|  multi_stage_mul_x0_update_m_t_a|  return value|
|m_V_write    |   in|  129|     ap_none|                        m_V_write|        scalar|
|t_V_read     |   in|  128|     ap_none|                         t_V_read|        scalar|
|a_V_read     |   in|  129|     ap_none|                         a_V_read|        scalar|
+-------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%a_V_read_1 = read i129 @_ssdm_op_Read.ap_auto.i129, i129 %a_V_read" [rsa.cpp:118]   --->   Operation 2 'read' 'a_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%t_V_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %t_V_read" [rsa.cpp:118]   --->   Operation 3 'read' 't_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%m_V_write_read = read i129 @_ssdm_op_Read.ap_auto.i129, i129 %m_V_write" [rsa.cpp:118]   --->   Operation 4 'read' 'm_V_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V = partselect i128 @_ssdm_op_PartSelect.i128.i129.i32.i32, i129 %a_V_read_1, i32 1, i32 128"   --->   Operation 5 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1669 = sext i128 %r_V"   --->   Operation 6 'sext' 'sext_ln1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_1 = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i128.i1, i128 %t_V_read_1, i1 0"   --->   Operation 7 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv = insertvalue i387 <undef>, i129 %m_V_write_read" [rsa.cpp:123]   --->   Operation 8 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i387 %mrv, i129 %r_V_1" [rsa.cpp:123]   --->   Operation 9 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i387 %mrv_1, i129 %sext_ln1669" [rsa.cpp:123]   --->   Operation 10 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln123 = ret i387 %mrv_2" [rsa.cpp:123]   --->   Operation 11 'ret' 'ret_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_V_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_V_read_1     (read          ) [ 00]
t_V_read_1     (read          ) [ 00]
m_V_write_read (read          ) [ 00]
r_V            (partselect    ) [ 00]
sext_ln1669    (sext          ) [ 00]
r_V_1          (bitconcatenate) [ 00]
mrv            (insertvalue   ) [ 00]
mrv_1          (insertvalue   ) [ 00]
mrv_2          (insertvalue   ) [ 00]
ret_ln123      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_V_write">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V_write"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i129"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i129.i128.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="a_V_read_1_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="129" slack="0"/>
<pin id="24" dir="0" index="1" bw="129" slack="0"/>
<pin id="25" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read_1/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="t_V_read_1_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="128" slack="0"/>
<pin id="30" dir="0" index="1" bw="128" slack="0"/>
<pin id="31" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_V_read_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="m_V_write_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="129" slack="0"/>
<pin id="36" dir="0" index="1" bw="129" slack="0"/>
<pin id="37" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_V_write_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="r_V_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="129" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="0" index="3" bw="9" slack="0"/>
<pin id="45" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sext_ln1669_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="128" slack="0"/>
<pin id="52" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1669/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="r_V_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="129" slack="0"/>
<pin id="56" dir="0" index="1" bw="128" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mrv_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="387" slack="0"/>
<pin id="64" dir="0" index="1" bw="129" slack="0"/>
<pin id="65" dir="1" index="2" bw="387" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mrv_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="387" slack="0"/>
<pin id="70" dir="0" index="1" bw="129" slack="0"/>
<pin id="71" dir="1" index="2" bw="387" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mrv_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="387" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="0"/>
<pin id="77" dir="1" index="2" bw="387" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="22" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="53"><net_src comp="40" pin="4"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="28" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="34" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="54" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="50" pin="1"/><net_sink comp="74" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: multi_stage_mul_x0_update_m_t_a : m_V_write | {1 }
	Port: multi_stage_mul_x0_update_m_t_a : t_V_read | {1 }
	Port: multi_stage_mul_x0_update_m_t_a : a_V_read | {1 }
  - Chain level:
	State 1
		sext_ln1669 : 1
		mrv_1 : 1
		mrv_2 : 2
		ret_ln123 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|          |   a_V_read_1_read_fu_22   |
|   read   |   t_V_read_1_read_fu_28   |
|          | m_V_write_read_read_fu_34 |
|----------|---------------------------|
|partselect|         r_V_fu_40         |
|----------|---------------------------|
|   sext   |     sext_ln1669_fu_50     |
|----------|---------------------------|
|bitconcatenate|        r_V_1_fu_54        |
|----------|---------------------------|
|          |         mrv_fu_62         |
|insertvalue|        mrv_1_fu_68        |
|          |        mrv_2_fu_74        |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
