// Seed: 3137554941
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_2.id_6 = 0;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wand id_1;
  xor primCall (id_1, id_6, id_3, id_4);
  assign id_1 = id_3.id_4;
  logic id_6;
  ;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
module module_2 (
    input supply0 id_0,
    output logic id_1,
    input wand id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri0 id_6
);
  assign id_1 = -1;
  always_comb id_1 <= id_2;
  wire [1 : ~  -1] id_8, id_9;
  wire [1 : 1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
