Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 21:18:06 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.042        0.000                      0                   17        0.210        0.000                      0                   17        1.300        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.800}        3.600           277.778         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.042        0.000                      0                   17        0.210        0.000                      0                   17        1.300        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.904ns (25.624%)  route 2.624ns (74.376%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.633 - 3.600 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 f  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.430     5.177    Xn_reg_n_0_[5][0]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.105     5.282 r  Y[2]_i_18/O
                         net (fo=5, routed)           0.569     5.851    Y[2]_i_18_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I0_O)        0.105     5.956 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.600     6.556    Y[2]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.105     6.661 r  Y[2]_i_2/O
                         net (fo=3, routed)           0.561     7.222    Y[2]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.105     7.327 r  Y[4]_i_8/O
                         net (fo=2, routed)           0.463     7.790    Y[4]_i_8_n_0
    SLICE_X1Y109         LUT5 (Prop_lut5_I0_O)        0.105     7.895 r  Y[3]_i_1/O
                         net (fo=1, routed)           0.000     7.895    Y0[3]
    SLICE_X1Y109         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.633    CLK_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.308     7.940    
                         clock uncertainty           -0.035     7.905    
    SLICE_X1Y109         FDRE (Setup_fdre_C_D)        0.032     7.937    Y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.904ns (26.343%)  route 2.528ns (73.657%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 7.630 - 3.600 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 f  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.430     5.177    Xn_reg_n_0_[5][0]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.105     5.282 r  Y[2]_i_18/O
                         net (fo=5, routed)           0.569     5.851    Y[2]_i_18_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I0_O)        0.105     5.956 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.600     6.556    Y[2]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.105     6.661 r  Y[2]_i_2/O
                         net (fo=3, routed)           0.561     7.222    Y[2]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.105     7.327 r  Y[4]_i_8/O
                         net (fo=2, routed)           0.367     7.694    Y[4]_i_8_n_0
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.105     7.799 r  Y[4]_i_2/O
                         net (fo=1, routed)           0.000     7.799    Y0[4]
    SLICE_X4Y108         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.457     7.630    CLK_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.294     7.923    
                         clock uncertainty           -0.035     7.888    
    SLICE_X4Y108         FDRE (Setup_fdre_C_D)        0.032     7.920    Y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.799ns (26.273%)  route 2.242ns (73.727%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.633 - 3.600 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 f  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.430     5.177    Xn_reg_n_0_[5][0]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.105     5.282 r  Y[2]_i_18/O
                         net (fo=5, routed)           0.569     5.851    Y[2]_i_18_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I0_O)        0.105     5.956 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.600     6.556    Y[2]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.105     6.661 r  Y[2]_i_2/O
                         net (fo=3, routed)           0.643     7.304    Y[2]_i_2_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.105     7.409 r  Y[2]_i_1/O
                         net (fo=1, routed)           0.000     7.409    Y0[2]
    SLICE_X2Y109         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.633    CLK_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.308     7.940    
                         clock uncertainty           -0.035     7.905    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)        0.074     7.979    Y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.799ns (27.114%)  route 2.148ns (72.886%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.634 - 3.600 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.518     5.266    Xn_reg[4]__0[0]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.105     5.371 r  Y[1]_i_5/O
                         net (fo=6, routed)           0.279     5.649    Y[1]_i_5_n_0
    SLICE_X5Y107         LUT3 (Prop_lut3_I0_O)        0.105     5.754 r  Y[2]_i_10/O
                         net (fo=4, routed)           0.937     6.691    Y[2]_i_10_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I0_O)        0.105     6.796 r  Y[1]_i_2/O
                         net (fo=1, routed)           0.414     7.210    Y[1]_i_2_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I0_O)        0.105     7.315 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     7.315    Y0[1]
    SLICE_X2Y105         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.634    CLK_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.308     7.941    
                         clock uncertainty           -0.035     7.906    
    SLICE_X2Y105         FDRE (Setup_fdre_C_D)        0.072     7.978    Y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.859ns (46.745%)  route 0.979ns (53.255%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.634 - 3.600 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.518     5.266    Xn_reg[4]__0[0]
    SLICE_X2Y107         LUT6 (Prop_lut6_I0_O)        0.105     5.371 r  Y[1]_i_5/O
                         net (fo=6, routed)           0.345     5.716    Y[1]_i_5_n_0
    SLICE_X3Y106         LUT5 (Prop_lut5_I2_O)        0.108     5.824 r  Y[0]_i_2/O
                         net (fo=1, routed)           0.115     5.939    Y[0]_i_2_n_0
    SLICE_X3Y106         LUT3 (Prop_lut3_I0_O)        0.267     6.206 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.206    Y0[0]
    SLICE_X3Y106         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.634    CLK_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.308     7.941    
                         clock uncertainty           -0.035     7.906    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.032     7.938    Y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.379ns (35.436%)  route 0.691ns (64.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.633 - 3.600 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.691     5.438    Xn_reg[4]__0[0]
    SLICE_X3Y108         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.633    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism              0.308     7.940    
                         clock uncertainty           -0.035     7.905    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)       -0.047     7.858    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.379ns (35.309%)  route 0.694ns (64.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.634 - 3.600 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[2][0]/Q
                         net (fo=8, routed)           0.694     5.442    Xn_reg[2]__0[0]
    SLICE_X1Y106         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.634    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism              0.311     7.944    
                         clock uncertainty           -0.035     7.909    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)       -0.042     7.867    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.379ns (35.789%)  route 0.680ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.634 - 3.600 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[3][1]/Q
                         net (fo=7, routed)           0.680     5.427    Xn_reg[3]__0[1]
    SLICE_X0Y107         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.634    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism              0.308     7.941    
                         clock uncertainty           -0.035     7.906    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.047     7.859    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.496ns  (required time - arrival time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.433ns (43.204%)  route 0.569ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.634 - 3.600 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     4.801 r  Xn_reg[2][1]/Q
                         net (fo=5, routed)           0.569     5.371    Xn_reg[2]__0[1]
    SLICE_X1Y106         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.634    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism              0.308     7.941    
                         clock uncertainty           -0.035     7.906    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)       -0.039     7.867    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.379ns (39.149%)  route 0.589ns (60.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.633 - 3.600 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[3][2]/Q
                         net (fo=4, routed)           0.589     5.336    Xn_reg[3]__0[2]
    SLICE_X0Y108         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    L22                                               0.000     3.600 r  CLK (IN)
                         net (fo=0)                   0.000     3.600    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.362 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     6.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.633    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism              0.308     7.940    
                         clock uncertainty           -0.035     7.905    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)       -0.047     7.858    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  2.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.566%)  route 0.155ns (52.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[4][1]/Q
                         net (fo=6, routed)           0.155     1.856    Xn_reg[4]__0[1]
    SLICE_X1Y108         FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070     1.645    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.619%)  route 0.182ns (56.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][2]/Q
                         net (fo=4, routed)           0.182     1.883    Xn_reg[1]__0[2]
    SLICE_X2Y106         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.052     1.628    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.230%)  route 0.209ns (59.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.655     1.560    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Xn_reg[3][0]/Q
                         net (fo=11, routed)          0.209     1.911    Xn_reg[3]__0[0]
    SLICE_X3Y107         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.072     1.647    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.241%)  route 0.191ns (53.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.655     1.560    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Xn_reg[2][2]/Q
                         net (fo=4, routed)           0.191     1.915    Xn_reg[2]__0[2]
    SLICE_X0Y106         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.072     1.648    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.731%)  route 0.221ns (54.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.221     1.921    Xn_reg[1]__0[1]
    SLICE_X2Y105         LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.966    Y0[1]
    SLICE_X2Y105         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  Y_reg[1]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.120     1.696    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.285%)  route 0.248ns (63.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.248     1.948    Xn_reg[1]__0[0]
    SLICE_X0Y106         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.066     1.642    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.299%)  route 0.270ns (65.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.655     1.560    CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Xn_reg[3][2]/Q
                         net (fo=4, routed)           0.270     1.971    Xn_reg[3]__0[2]
    SLICE_X0Y108         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.070     1.645    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.418%)  route 0.269ns (65.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[4][2]/Q
                         net (fo=5, routed)           0.269     1.969    Xn_reg[4]__0[2]
    SLICE_X2Y107         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.063     1.638    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.965%)  route 0.274ns (66.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.274     1.974    Xn_reg[1]__0[1]
    SLICE_X2Y106         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.063     1.639    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.902%)  route 0.331ns (70.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.331     2.031    Xn_reg[4]__0[0]
    SLICE_X3Y108         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.070     1.645    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.386    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.800 }
Period(ns):         3.600
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         3.600       2.008      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X3Y107   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X3Y107   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X3Y107   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X0Y106   Xn_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X2Y106   Xn_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X2Y106   Xn_reg[2][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X1Y106   Xn_reg[3][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X1Y106   Xn_reg[3][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X0Y106   Xn_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X3Y107   Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X3Y107   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X3Y107   Xn_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X0Y106   Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X2Y106   Xn_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X2Y106   Xn_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X1Y106   Xn_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X1Y106   Xn_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X0Y106   Xn_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X3Y107   Xn_reg[4][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X3Y107   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X3Y107   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X3Y107   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X0Y106   Xn_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X2Y106   Xn_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X2Y106   Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X1Y106   Xn_reg[3][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X1Y106   Xn_reg[3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X0Y106   Xn_reg[3][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X3Y107   Xn_reg[4][0]/C



