# DualCore-RISCV
Design 2 core RISC-V with icache, dcache running in parallel, sharing memory without conflict by using NoC instead of bus and then use HLS (High-Level Synthesis) to describe the system in C/C++ language and synthesize to hardware (FPGA), then integrate AI accelerator for speed up.
