#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Apr 12 11:10:47 2021
# Process ID: 9232
# Log file: D:/Document FPGA/ThayThuy/FPGA/Virtex_4_ML402/Control_led/control_led/planAhead_run_1/planAhead.log
# Journal file: D:/Document FPGA/ThayThuy/FPGA/Virtex_4_ML402/Control_led/control_led/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/Document FPGA/ThayThuy/FPGA/Virtex_4_ML402/Control_led/control_led/pa.fromNetlist.tcl}
startgroup
set_property package_pin G5 [get_ports {led[8]}]
endgroup
set_property iostandard LVCMOS25 [get_ports [list {led[8]}]]
set_property package_pin "" [get_ports [list  {led[8]}]]
startgroup
set_property package_pin G5 [get_ports {led[8]}]
endgroup
set_property iostandard LVCMOS25 [get_ports [list {led[7]}]]
set_property iostandard LVCMOS25 [get_ports [list {led[6]}]]
save_constraints
refresh_design
refresh_design
