{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533942064552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533942064568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 10 18:01:04 2018 " "Processing started: Fri Aug 10 18:01:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533942064568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533942064568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533942064568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533942065598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533942065598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-FSM " "Found design unit 1: lab1-FSM" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533942082428 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533942082428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533942082428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Lab1.vhd(28) " "VHDL Subtype or Type Declaration warning at Lab1.vhd(28): subtype or type has null range" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 28 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Lab1.vhd(29) " "VHDL Subtype or Type Declaration warning at Lab1.vhd(29): subtype or type has null range" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 29 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Lab1.vhd(30) " "VHDL Subtype or Type Declaration warning at Lab1.vhd(30): subtype or type has null range" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 30 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display_left1 Lab1.vhd(18) " "VHDL Signal Declaration warning at Lab1.vhd(18): used implicit default value for signal \"display_left1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 Lab1.vhd(29) " "Verilog HDL or VHDL warning at Lab1.vhd(29): object \"r1\" assigned a value but never read" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Lab1.vhd(40) " "VHDL warning at Lab1.vhd(40): ignored assignment of value to null range" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 40 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lab1.vhd(42) " "VHDL Process Statement warning at Lab1.vhd(42): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lab1.vhd(44) " "VHDL Process Statement warning at Lab1.vhd(44): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Lab1.vhd(45) " "VHDL warning at Lab1.vhd(45): ignored assignment of value to null range" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 45 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "syn_unsi.vhd(117) " "VHDL warning at syn_unsi.vhd(117): ignored assignment of value to null range" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Lab1.vhd(49) " "VHDL warning at Lab1.vhd(49): ignored assignment of value to null range" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 49 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "syn_unsi.vhd(153) " "VHDL warning at syn_unsi.vhd(153): ignored assignment of value to null range" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "Lab1.vhd(51) " "VHDL warning at Lab1.vhd(51): ignored assignment of value to null range" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 51 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 "|Lab1"}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "0 7 to 0 number Lab1.vhd(65) " "VHDL error at Lab1.vhd(65): index value 0 is outside the range (7 to 0) of object \"number\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 65 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533942082475 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533942082749 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 10 18:01:22 2018 " "Processing ended: Fri Aug 10 18:01:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533942082749 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533942082749 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533942082749 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533942082749 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533942083547 ""}
