Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Administrator/Desktop/111/bbb/cputest_isim_beh.exe -prj C:/Users/Administrator/Desktop/111/bbb/cputest_beh.prj work.cputest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/pc.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/mux32.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/extnd2.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/and.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/aluop.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/add.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/RegFile.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/mux5.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/INST_ROM.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/fetch.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/extnd.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/DATA_RAM.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/control.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/alu2.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/cpu.v" into library work
Analyzing Verilog file "C:/Users/Administrator/Desktop/111/bbb/cputest.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module and2
Compiling module extnd2
Compiling module add
Compiling module mux32
Compiling module pc
Compiling module fetch
Compiling module INST_ROM
Compiling module aluop
Compiling module control
Compiling module RegFile
Compiling module mux5
Compiling module alu2
Compiling module extnd
Compiling module DATA_RAM
Compiling module cpu
Compiling module cputest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable C:/Users/Administrator/Desktop/111/bbb/cputest_isim_beh.exe
Fuse Memory Usage: 28732 KB
Fuse CPU Usage: 218 ms
