============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  05:25:10 pm
  Module:                 booth_radix4_multiplier
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (128 ps) Late External Delay Assertion at pin PP10[47]
          Group: I2O
     Startpoint: (R) B[21]
          Clock: (R) VCLK
       Endpoint: (F) PP10[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     505                  
             Slack:=     128                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_42_1   
  output_delay             133             counter.sdc_line_14_1871_1 

#------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  B[21]                                     -       -     R     (arrival)      7  3.1     0     0     533    (-,-) 
  g13462/Y                                  -       A->Y  F     INVX1          2  0.7     5     6     540    (-,-) 
  g13145__5795/Y                            -       B0->Y R     AOI211XL      25  7.7   257   157     697    (-,-) 
  g13141/Y                                  -       A->Y  F     INVX1          2  0.6    55    86     782    (-,-) 
  g13457/Y                                  -       A->Y  R     INVXL          8  2.4    37    36     819    (-,-) 
  g13429__2703/Y                            -       A1->Y R     AO22XL         3  1.3    18    45     864    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1325/Y -       B->Y  F     NOR3BX1        3  1.0    15    16     880    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1322/Y -       B->Y  R     NAND2X1        3  1.1    14    13     894    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1319/Y -       AN->Y R     NAND2BX1       5  1.9    18    24     917    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1312/Y -       B->Y  F     NOR2X1         3  1.0    12    14     931    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1303/Y -       B->Y  R     NAND2XL        2  0.8    16    13     944    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1297/Y -       B->Y  F     NOR2X1         3  0.8    12    12     956    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1280/Y -       B->Y  R     NAND2XL        3  1.1    18    15     971    (-,-) 
  minus_35_46_I11_Y_minus_34_46_I11_g1267/Y -       B->Y  F     NOR2XL         2  0.7    14    14     986    (-,-) 
  g32930/Y                                  -       B->Y  R     XOR2XL         1  0.5     9    27    1012    (-,-) 
  g29996__3772/Y                            -       C0->Y F     OAI221X1       1  0.0    30    26    1038    (-,-) 
  PP10[47]                                  -       -     F     (port)         -    -     -     0    1038    (-,-) 
#------------------------------------------------------------------------------------------------------------------

