// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Scoreboard(	// ventus/src/pipeline/scoreboard.scala:100:7
  input         clock,	// ventus/src/pipeline/scoreboard.scala:100:7
                reset,	// ventus/src/pipeline/scoreboard.scala:100:7
  input  [31:0] io_ibuffer_if_ctrl_inst,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_ibuffer_if_ctrl_wid,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_ibuffer_if_ctrl_fp,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_ibuffer_if_ctrl_branch,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_ibuffer_if_ctrl_simt_stack,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_simt_stack_op,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_barrier,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_ibuffer_if_ctrl_csr,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_ibuffer_if_ctrl_reverse,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_ibuffer_if_ctrl_sel_alu2,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_sel_alu1,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_ibuffer_if_ctrl_isvec,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_ibuffer_if_ctrl_sel_alu3,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_ibuffer_if_ctrl_mask,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [3:0]  io_ibuffer_if_ctrl_sel_imm,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_ibuffer_if_ctrl_mem_whb,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_ibuffer_if_ctrl_mem_unsigned,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [5:0]  io_ibuffer_if_ctrl_alu_fn,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_ibuffer_if_ctrl_force_rm_rtz,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_is_vls12,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_mem,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_mul,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_tc,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_disable_mask,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_custom_signal_0,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_ibuffer_if_ctrl_mem_cmd,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_mop,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [7:0]  io_ibuffer_if_ctrl_reg_idx1,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_reg_idx2,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_reg_idx3,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_reg_idxw,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_ibuffer_if_ctrl_wvd,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_fence,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_sfu,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_readmask,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_writemask,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_wxd,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [31:0] io_ibuffer_if_ctrl_pc,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [6:0]  io_ibuffer_if_ctrl_imm_ext,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [7:0]  io_ibuffer_if_ctrl_spike_info_sm_id,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [31:0] io_ibuffer_if_ctrl_spike_info_pc,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_spike_info_inst,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_ibuffer_if_ctrl_atomic,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_aq,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_ibuffer_if_ctrl_rl,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [31:0] io_if_ctrl_inst,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_if_ctrl_wid,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_ctrl_fp,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_if_ctrl_branch,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_ctrl_simt_stack,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_simt_stack_op,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_barrier,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_if_ctrl_csr,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_ctrl_reverse,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_if_ctrl_sel_alu2,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_sel_alu1,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_ctrl_isvec,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_if_ctrl_sel_alu3,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_ctrl_mask,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [3:0]  io_if_ctrl_sel_imm,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_if_ctrl_mem_whb,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_ctrl_mem_unsigned,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [5:0]  io_if_ctrl_alu_fn,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_ctrl_force_rm_rtz,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_is_vls12,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_mem,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_mul,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_tc,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_disable_mask,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_custom_signal_0,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_if_ctrl_mem_cmd,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_mop,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [7:0]  io_if_ctrl_reg_idx1,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_reg_idx2,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_reg_idx3,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_reg_idxw,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_ctrl_wvd,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_fence,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_sfu,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_readmask,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_writemask,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_wxd,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [31:0] io_if_ctrl_pc,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [6:0]  io_if_ctrl_imm_ext,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [7:0]  io_if_ctrl_spike_info_sm_id,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [31:0] io_if_ctrl_spike_info_pc,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_spike_info_inst,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_ctrl_atomic,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_aq,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_if_ctrl_rl,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [31:0] io_wb_v_ctrl_wb_wvd_rd_0,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wb_wvd_rd_1,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wb_wvd_rd_2,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wb_wvd_rd_3,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wb_wvd_rd_4,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wb_wvd_rd_5,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wb_wvd_rd_6,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wb_wvd_rd_7,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_wb_v_ctrl_wvd_mask_0,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wvd_mask_1,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wvd_mask_2,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wvd_mask_3,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wvd_mask_4,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wvd_mask_5,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wvd_mask_6,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wvd_mask_7,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_wvd,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [7:0]  io_wb_v_ctrl_reg_idxw,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_wb_v_ctrl_warp_id,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [7:0]  io_wb_v_ctrl_spike_info_sm_id,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [31:0] io_wb_v_ctrl_spike_info_pc,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_ctrl_spike_info_inst,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_x_ctrl_wb_wxd_rd,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_wb_x_ctrl_wxd,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [7:0]  io_wb_x_ctrl_reg_idxw,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [1:0]  io_wb_x_ctrl_warp_id,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [7:0]  io_wb_x_ctrl_spike_info_sm_id,	// ventus/src/pipeline/scoreboard.scala:101:12
  input  [31:0] io_wb_x_ctrl_spike_info_pc,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_x_ctrl_spike_info_inst,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_if_fire,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_br_ctrl,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_fence_end,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_v_fire,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_wb_x_fire,	// ventus/src/pipeline/scoreboard.scala:101:12
  output        io_delay,	// ventus/src/pipeline/scoreboard.scala:101:12
  input         io_op_colV_in_fire,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_op_colV_out_fire,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_op_colX_in_fire,	// ventus/src/pipeline/scoreboard.scala:101:12
                io_op_colX_out_fire	// ventus/src/pipeline/scoreboard.scala:101:12
);

  reg  [255:0] _readm_T;	// ventus/src/pipeline/scoreboard.scala:88:27
  reg  [255:0] _r_1;	// ventus/src/pipeline/scoreboard.scala:88:27
  wire [255:0] r = {_r_1[255:1], 1'h0};	// ventus/src/pipeline/scoreboard.scala:88:27, :89:{32,37}
  reg          _readb_T;	// ventus/src/pipeline/scoreboard.scala:88:27
  wire         readb = _readb_T;	// ventus/src/pipeline/scoreboard.scala:86:33, :88:27
  reg          read_op_colV;	// ventus/src/pipeline/scoreboard.scala:88:27
  reg          read_op_colX;	// ventus/src/pipeline/scoreboard.scala:88:27
  reg          _readf_T_1;	// ventus/src/pipeline/scoreboard.scala:88:27
  wire [255:0] _GEN = {248'h0, io_ibuffer_if_ctrl_reg_idx1};	// ventus/src/pipeline/scoreboard.scala:86:33, :92:57
  wire [255:0] _read3_T_15 = r >> _GEN;	// ventus/src/pipeline/scoreboard.scala:86:33, :89:37
  wire [255:0] _read1_T_2 = _readm_T >> _GEN;	// ventus/src/pipeline/scoreboard.scala:86:33, :88:27
  wire         read1 =
    io_ibuffer_if_ctrl_sel_alu1 == 2'h2
      ? _read1_T_2[0]
      : io_ibuffer_if_ctrl_sel_alu1 == 2'h1 & _read3_T_15[0];	// ventus/src/pipeline/scoreboard.scala:86:33, :121:59
  wire [255:0] _GEN_0 = {248'h0, io_ibuffer_if_ctrl_reg_idx2};	// ventus/src/pipeline/scoreboard.scala:86:33, :92:57
  wire [255:0] _read3_T_8 = r >> _GEN_0;	// ventus/src/pipeline/scoreboard.scala:86:33, :89:37
  wire [255:0] _read3_T_6 = _readm_T >> _GEN_0;	// ventus/src/pipeline/scoreboard.scala:86:33, :88:27
  wire         read2 =
    io_ibuffer_if_ctrl_sel_alu2 == 2'h2
      ? _read3_T_6[0]
      : io_ibuffer_if_ctrl_sel_alu2 == 2'h1 & _read3_T_8[0];	// ventus/src/pipeline/scoreboard.scala:86:33, :121:59, :122:59
  wire [255:0] _GEN_1 = {248'h0, io_ibuffer_if_ctrl_reg_idx3};	// ventus/src/pipeline/scoreboard.scala:86:33, :92:57
  wire [255:0] _read3_T_4 = _readm_T >> _GEN_1;	// ventus/src/pipeline/scoreboard.scala:86:33, :88:27
  wire [255:0] _read3_T_12 = r >> _GEN_1;	// ventus/src/pipeline/scoreboard.scala:86:33, :89:37
  wire [3:0]   _GEN_2 =
    {{io_ibuffer_if_ctrl_isvec & ~io_ibuffer_if_ctrl_readmask
        ? _read3_T_4[0]
        : io_ibuffer_if_ctrl_isvec ? _read3_T_6[0] : _read3_T_8[0]},
     {_read3_T_12[0]},
     {_read3_T_4[0]},
     {(&io_ibuffer_if_ctrl_branch) & _read3_T_15[0]}};	// ventus/src/pipeline/scoreboard.scala:86:33, :123:59, :124:{15,40,43,120}, :126:{16,42}
  wire         read3 = _GEN_2[io_ibuffer_if_ctrl_sel_alu3];	// ventus/src/pipeline/scoreboard.scala:123:59
  wire         readm = io_ibuffer_if_ctrl_mask & _readm_T[0];	// ventus/src/pipeline/scoreboard.scala:86:33, :88:27, :128:16
  wire [255:0] _GEN_3 = {248'h0, io_ibuffer_if_ctrl_reg_idxw};	// ventus/src/pipeline/scoreboard.scala:86:33, :92:57
  wire [255:0] _readw_T = r >> _GEN_3;	// ventus/src/pipeline/scoreboard.scala:86:33, :89:37
  wire [255:0] _readw_T_3 = _readm_T >> _GEN_3;	// ventus/src/pipeline/scoreboard.scala:86:33, :88:27
  wire         readw =
    io_ibuffer_if_ctrl_wxd & _readw_T[0] | io_ibuffer_if_ctrl_wvd & _readw_T_3[0];	// ventus/src/pipeline/scoreboard.scala:86:33, :129:{16,92,96}
  wire         readf = io_ibuffer_if_ctrl_mem & _readf_T_1;	// ventus/src/pipeline/scoreboard.scala:88:27, :133:36
  always @(posedge clock) begin	// ventus/src/pipeline/scoreboard.scala:100:7
    if (reset) begin	// ventus/src/pipeline/scoreboard.scala:100:7
      _readm_T <= 256'h0;	// ventus/src/pipeline/scoreboard.scala:88:27
      _r_1 <= 256'h0;	// ventus/src/pipeline/scoreboard.scala:88:27
      _readb_T <= 1'h0;	// ventus/src/pipeline/scoreboard.scala:88:27
      read_op_colV <= 1'h0;	// ventus/src/pipeline/scoreboard.scala:88:27
      read_op_colX <= 1'h0;	// ventus/src/pipeline/scoreboard.scala:88:27
      _readf_T_1 <= 1'h0;	// ventus/src/pipeline/scoreboard.scala:88:27
    end
    else begin	// ventus/src/pipeline/scoreboard.scala:100:7
      automatic logic         _GEN_4;	// ventus/src/pipeline/scoreboard.scala:109:28
      automatic logic [255:0] _GEN_5 = 256'h1 << io_if_ctrl_reg_idxw;	// ventus/src/pipeline/scoreboard.scala:92:57
      automatic logic [255:0] _GEN_6;	// ventus/src/pipeline/scoreboard.scala:92:47
      automatic logic         _GEN_7;	// ventus/src/pipeline/scoreboard.scala:110:32
      automatic logic         _GEN_8;	// ventus/src/pipeline/scoreboard.scala:111:28
      automatic logic [255:0] _GEN_9;	// ventus/src/pipeline/scoreboard.scala:84:65
      automatic logic         _GEN_10;	// ventus/src/pipeline/scoreboard.scala:112:32
      automatic logic         _GEN_11;	// ventus/src/pipeline/scoreboard.scala:113:25
      automatic logic         _GEN_12;	// ventus/src/pipeline/scoreboard.scala:119:27
      _GEN_4 = io_if_fire & io_if_ctrl_wvd;	// ventus/src/pipeline/scoreboard.scala:109:28
      _GEN_6 = _GEN_4 ? _GEN_5 : 256'h0;	// ventus/src/pipeline/scoreboard.scala:88:27, :92:{47,57}, :109:28
      _GEN_7 = io_wb_v_fire & io_wb_v_ctrl_wvd;	// ventus/src/pipeline/scoreboard.scala:110:32
      _GEN_8 = io_if_fire & io_if_ctrl_wxd;	// ventus/src/pipeline/scoreboard.scala:111:28
      _GEN_9 = r | (_GEN_8 ? _GEN_5 : 256'h0);	// ventus/src/pipeline/scoreboard.scala:84:65, :88:27, :89:37, :92:{47,57}, :111:28
      _GEN_10 = io_wb_x_fire & io_wb_x_ctrl_wxd;	// ventus/src/pipeline/scoreboard.scala:112:32
      _GEN_11 = io_if_fire & ((|io_if_ctrl_branch) | io_if_ctrl_barrier);	// ventus/src/pipeline/scoreboard.scala:113:{25,46,53}
      _GEN_12 = io_if_fire & io_if_ctrl_fence;	// ventus/src/pipeline/scoreboard.scala:119:27
      if (_GEN_4 | _GEN_7)	// ventus/src/pipeline/scoreboard.scala:95:15, :109:28, :110:32
        _readm_T <=
          (_readm_T | _GEN_6) & ~(_GEN_7 ? 256'h1 << io_wb_v_ctrl_reg_idxw : 256'h0);	// ventus/src/pipeline/scoreboard.scala:84:65, :85:{67,70}, :88:27, :92:{47,57}, :110:32
      else	// ventus/src/pipeline/scoreboard.scala:95:15
        _readm_T <= {256{_GEN_4}} & _GEN_6 | _readm_T;	// ventus/src/pipeline/scoreboard.scala:88:27, :92:47, :96:{16,21}, :109:28
      if (_GEN_8 | _GEN_10)	// ventus/src/pipeline/scoreboard.scala:95:15, :111:28, :112:32
        _r_1 <= _GEN_9 & ~(_GEN_10 ? 256'h1 << io_wb_x_ctrl_reg_idxw : 256'h0);	// ventus/src/pipeline/scoreboard.scala:84:65, :85:{67,70}, :88:27, :92:{47,57}, :112:32
      else if (_GEN_8)	// ventus/src/pipeline/scoreboard.scala:111:28
        _r_1 <= _GEN_9;	// ventus/src/pipeline/scoreboard.scala:84:65, :88:27
      if (_GEN_11 | io_br_ctrl)	// ventus/src/pipeline/scoreboard.scala:95:15, :113:25
        _readb_T <= (_readb_T | _GEN_11) & ~io_br_ctrl;	// ventus/src/pipeline/scoreboard.scala:84:65, :85:{67,70}, :88:27, :96:21, :113:25
      else	// ventus/src/pipeline/scoreboard.scala:95:15
        _readb_T <= _GEN_11 | _readb_T;	// ventus/src/pipeline/scoreboard.scala:88:27, :96:{16,21}, :113:25
      if (io_op_colV_in_fire | io_op_colV_out_fire)	// ventus/src/pipeline/scoreboard.scala:95:15
        read_op_colV <= (read_op_colV | io_op_colV_in_fire) & ~io_op_colV_out_fire;	// ventus/src/pipeline/scoreboard.scala:84:65, :85:{67,70}, :88:27, :96:21
      else	// ventus/src/pipeline/scoreboard.scala:95:15
        read_op_colV <= io_op_colV_in_fire | read_op_colV;	// ventus/src/pipeline/scoreboard.scala:88:27, :96:{16,21}
      if (io_op_colX_in_fire | io_op_colX_out_fire)	// ventus/src/pipeline/scoreboard.scala:95:15
        read_op_colX <= (read_op_colX | io_op_colX_in_fire) & ~io_op_colX_out_fire;	// ventus/src/pipeline/scoreboard.scala:84:65, :85:{67,70}, :88:27, :96:21
      else	// ventus/src/pipeline/scoreboard.scala:95:15
        read_op_colX <= io_op_colX_in_fire | read_op_colX;	// ventus/src/pipeline/scoreboard.scala:88:27, :96:{16,21}
      if (_GEN_12 | io_fence_end)	// ventus/src/pipeline/scoreboard.scala:95:15, :119:27
        _readf_T_1 <= (_readf_T_1 | _GEN_12) & ~io_fence_end;	// ventus/src/pipeline/scoreboard.scala:84:65, :85:{67,70}, :88:27, :96:21, :119:27
      else	// ventus/src/pipeline/scoreboard.scala:95:15
        _readf_T_1 <= _GEN_12 | _readf_T_1;	// ventus/src/pipeline/scoreboard.scala:88:27, :96:{16,21}, :119:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/scoreboard.scala:100:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/scoreboard.scala:100:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/scoreboard.scala:100:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/scoreboard.scala:100:7
      automatic logic [31:0] _RANDOM[0:16];	// ventus/src/pipeline/scoreboard.scala:100:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/scoreboard.scala:100:7
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/scoreboard.scala:100:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/scoreboard.scala:100:7
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/pipeline/scoreboard.scala:100:7
        end	// ventus/src/pipeline/scoreboard.scala:100:7
        _readm_T =
          {_RANDOM[5'h0],
           _RANDOM[5'h1],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7]};	// ventus/src/pipeline/scoreboard.scala:88:27, :100:7
        _r_1 =
          {_RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF]};	// ventus/src/pipeline/scoreboard.scala:88:27, :100:7
        _readb_T = _RANDOM[5'h10][0];	// ventus/src/pipeline/scoreboard.scala:88:27, :100:7
        read_op_colV = _RANDOM[5'h10][1];	// ventus/src/pipeline/scoreboard.scala:88:27, :100:7
        read_op_colX = _RANDOM[5'h10][2];	// ventus/src/pipeline/scoreboard.scala:88:27, :100:7
        _readf_T_1 = _RANDOM[5'h10][3];	// ventus/src/pipeline/scoreboard.scala:88:27, :100:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/scoreboard.scala:100:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/scoreboard.scala:100:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_delay =
    read1 | read2 | read3 | readm | readw | readb | readf | read_op_colV | read_op_colX;	// ventus/src/pipeline/scoreboard.scala:86:33, :88:27, :100:7, :121:59, :122:59, :123:59, :128:16, :129:92, :133:36, :142:67
endmodule

