
*** Running vivado
    with args -log action.vds -m64 -mode batch -messageDb vivado.pb -notrace -source action.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source action.tcl -notrace
Command: synth_design -top action -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 266.977 ; gain = 59.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'action' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:106]
INFO: [Synth 8-3491] module 'audio_top' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:45' bound to instance 'i_audio' of component 'audio_top' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:121]
INFO: [Synth 8-638] synthesizing module 'audio_top' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:75]
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:43]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:58]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:70]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'clocking' (1#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:43]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:137]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (2#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (3#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (4#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (5#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (6#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (7#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (8#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:75]
	Parameter DAT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'fifo_delay' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:27' bound to instance 'R_DELAY_inst' of component 'fifo_delay' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:149]
INFO: [Synth 8-638] synthesizing module 'fifo_delay' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:43]
	Parameter DAT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:70]
INFO: [Synth 8-3491] module 'axis_data_fifo_0' declared at 'C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-7568-DESKTOP-UIUARBH/realtime/axis_data_fifo_0_stub.v:6' bound to instance 'i_fifo' of component 'axis_data_fifo_0' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:114]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_0' [C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-7568-DESKTOP-UIUARBH/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_0' (9#1) [C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-7568-DESKTOP-UIUARBH/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_delay' (10#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:43]
	Parameter DAT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'fifo_delay' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:27' bound to instance 'L_DELAY_inst' of component 'fifo_delay' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:160]
INFO: [Synth 8-4471] merging register 'hphone_r_valid_reg' into 'hphone_l_valid_reg' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'action' (11#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:51]
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 304.320 ; gain = 97.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[15] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[14] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[13] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[12] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[11] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[10] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[9] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[8] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[7] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[6] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[5] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[4] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[3] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[2] to constant 0 [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 304.320 ; gain = 97.238
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'axis_data_fifo_0' instantiated as 'R_DELAY_inst/i_fifo'. 2 instances of this cell are unresolved black boxes. [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:114]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-7568-DESKTOP-UIUARBH/dcp/axis_data_fifo_0_in_context.xdc] for cell 'R_DELAY_inst/i_fifo'
Finished Parsing XDC File [C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-7568-DESKTOP-UIUARBH/dcp/axis_data_fifo_0_in_context.xdc] for cell 'R_DELAY_inst/i_fifo'
Parsing XDC File [C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-7568-DESKTOP-UIUARBH/dcp/axis_data_fifo_0_in_context.xdc] for cell 'L_DELAY_inst/i_fifo'
Finished Parsing XDC File [C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-7568-DESKTOP-UIUARBH/dcp/axis_data_fifo_0_in_context.xdc] for cell 'L_DELAY_inst/i_fifo'
Parsing XDC File [C:/Users/User/Documents/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/User/Documents/project_1/project_1.srcs/constrs_1/zed_audio.xdc:4]
Finished Parsing XDC File [C:/Users/User/Documents/project_1/project_1.srcs/constrs_1/zed_audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Documents/project_1/project_1.srcs/constrs_1/zed_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/action_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/action_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/User/Documents/project_1/project_1.srcs/constrs_1/new/dbg.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/project_1/project_1.srcs/constrs_1/new/dbg.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 626.570 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'L_DELAY_inst/i_fifo' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'R_DELAY_inst/i_fifo' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i3c2.vhd:129]
INFO: [Synth 8-5544] ROM "i2c_started" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_bits_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_d_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 12    
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   6 Input      1 Bit        Muxes := 15    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module action 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 15    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module fifo_delay 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design action has port AC_ADR0 driven by constant 1
WARNING: [Synth 8-3917] design action has port AC_ADR1 driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 626.570 ; gain = 419.488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                 | RTL Object                                                                         | Depth x Width | Implemented As | 
+----------------------------+------------------------------------------------------------------------------------+---------------+----------------+
|adau1761_configuraiton_data | data_reg                                                                           | 1024x9        | Block RAM      | 
|action                      | i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
+----------------------------+------------------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_doing_read_reg) is unused and will be removed from module action.
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]) is unused and will be removed from module action.
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]) is unused and will be removed from module action.
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]) is unused and will be removed from module action.
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]) is unused and will be removed from module action.
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]) is unused and will be removed from module action.
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]) is unused and will be removed from module action.
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]) is unused and will be removed from module action.
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0]) is unused and will be removed from module action.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 626.570 ; gain = 419.488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 626.570 ; gain = 419.488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop btncsum_reg is being inverted and renamed to btncsum_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|action      | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|action      | i_audio/sample_clk_48k_d3_48_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|action      | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|action      | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[71]     | 72     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |axis_data_fifo_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |axis_data_fifo_0    |     1|
|2     |axis_data_fifo_0__2 |     1|
|3     |BUFG                |     1|
|4     |CARRY4              |    16|
|5     |LUT1                |    18|
|6     |LUT2                |    63|
|7     |LUT3                |    16|
|8     |LUT4                |   128|
|9     |LUT5                |    27|
|10    |LUT6                |    72|
|11    |MMCME2_ADV          |     1|
|12    |RAMB18E1            |     1|
|13    |SRL16E              |     3|
|14    |SRLC32E             |     3|
|15    |FDRE                |   488|
|16    |IBUF                |     4|
|17    |IBUFG               |     1|
|18    |IOBUF               |     1|
|19    |OBUF                |     5|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------+------+
|      |Instance                                 |Module                      |Cells |
+------+-----------------------------------------+----------------------------+------+
|1     |top                                      |                            |  1108|
|2     |  R_DELAY_inst                           |fifo_delay__2               |   194|
|3     |  L_DELAY_inst                           |fifo_delay                  |   194|
|4     |  i_audio                                |audio_top                   |   552|
|5     |    Inst_adau1761_izedboard              |adau1761_izedboard          |   444|
|6     |      Inst_i2c                           |i2c                         |   224|
|7     |        Inst_adau1761_configuraiton_data |adau1761_configuraiton_data |    53|
|8     |        Inst_i3c2                        |i3c2                        |   171|
|9     |      Inst_i2s_data_interface            |i2s_data_interface          |   217|
|10    |      i_ADAU1761_interface               |ADAU1761_interface          |     2|
|11    |    i_clocking                           |clocking                    |     3|
+------+-----------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 626.570 ; gain = 419.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 626.570 ; gain = 97.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 626.570 ; gain = 419.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 626.570 ; gain = 419.488
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 626.570 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 05 16:30:57 2024...
