---
title: 3 AMBA/AHB/APB（3）
date: 2024-06-20 23:49:32
categories:
- 基于Cortex-M的SoC设计
tags:
- AMBA
- AHB
- APB
- TBD
---

# Exclusive access operations

## Introduction to exclusive accesses

<font color=blue>互斥访问对OS系统的的信号量操作至关重要，因为互斥访问能够检测出来RWM的访问冲突</font>

> RWM的访问冲突能够在很多场景中出现：
>
> - OS在RMW的中间发生时间片轮转/中断 ,从而对进程进行切换
> - 多处理器系统中，多个处理器同时执行RMW对同一个地址进行访问

<font color=blue>为了能够对互斥访问进行处理，需要从如下几个方面考虑：</font>

1. <font color=blue>互斥访问指令，Cortex处理器有LDREX以及STREX等互斥访问指令</font>
2. <font color=blue>bus接口需要有互斥访问信号，互斥访问信号在AMBA5 AHB才被正式引进，之前的Cortex-M处理器（M3/M4/M7）使用的是非标准的互斥访问sideband信号</font>
3. <font color=blue>系统级的monitor，对于多处理器系统，需要一个bus级别的全局互斥访问monitor，用来检测多个master之间的互斥访问冲突；多个global互斥访问monitor可以用来检测不同范围的互斥访问操作；</font>

> 一些思考&困惑：
>
> 1、互斥访问指令的设计意图是什么？和正常的读写指令有什么不一样？
>
> 我理解互斥访问指令，其目的就是告诉处理器这是一个RMW sequence，中间不能被打断；
>
> 执行这种指令的时候，需要互斥访问的sideband信号协同工作；



==》首先看下访问冲突的问题

信号量在操作系统中被用于资源管理，可以利用信号量确保同一时刻某一个硬件资源只能够被一个进程使用；

具体来说，OS使用一个内存变量（信号量）去追踪资源分配情况（系统资源是否已经被占用），应用程序通过调用API接口去互斥的访问该信号量；

> 假设没有互斥访问操作，就会出现访问冲突，具体可看如下例子：
>
> 1、OS对进程切换的例子
>
> 。。。
>
> 2、多进程访问的具体例子
>
> 。。。

{% asset_img image-20240623211132897.png %}



==》互斥访问操作的引入

为了解决这个问题，传统的处理器，例如Arm7TDMI   使用lock transfer确保总线在进行RMW操作的时候，不会被打断；但是lock传输在读写通道分离的高速传输总线协议上无法实现，因此互斥访问操作在Armv6架构被引入；

简单的互斥访问序列如下：

1、Processor X read semaphore data P with an exclusive load instruction;  

2、If the value of P is 0, Processor X write 1 to P with an exclusive store instruction;  

3、The exclusive store instruction returns a success or fail status. 

 - If the status is success, then the application task can continue the operation.
   -  If the status is fail, then it means there is a potential access conflict, and it needs to restart the RMW sequence. The store operation is blocked if the
      exclusive store returns fail status.  

{% asset_img image-20240623211247944.png %}



为了确定返回状态，系统包含了两个互斥访问monitor：

1、Local exclusive access monitor – This hardware is inside the processor, and it triggers exclusive fail if there has been a context switch (including exception entry/exit);  

2、Global exclusive access monitor – This hardware is at the bus level, and it triggers exclusive fail if another bus master has access to the address which is marked for exclusive access (when exclusive load is made).  

{% asset_img image-20240623211343345.png%}



当处理器执行互斥访问操作的时候：

- If the local exclusive access monitor returns fail status – the exclusive store is blocked before it gets
  to the bus interface level, so it won’t be carried out.
- If the global exclusive access monitor returns fail status - the exclusive store is blocked by the global
  exclusive store monitor, so the memory won’t get updated.
- If either local or global exclusive access monitor return fail status, the write operation will not be
  carried out, and the processor should retry the RMW sequence.  





## AHB5 exclusive access support

global exclusive access monitor除了标准的AMBA3 AHB-Lite信号之后，还需要

- HEXCL
- HEXOKAY
- HMASTER



{% asset_img image-20240623211454371.png%}





The address tag in the monitor does not necessarily record all bits of the address value. Typically, the
monitor can drop the lowest bits of the address as the exclusive fail information can be speculative:

- The data might be written with the same value.
- Nearby data could have been accessed by a different bus master.  

> 这段话不是很理解，需要结合具体的global monitor design才能理解



互斥访问失败之后，不会有任何的系统性错误风险，最多只会牺牲点时间重新运行；



Exclusive Reservation Granule (ERG)  用来记录不同的master信息，通过HMASTER以及HADDR信号；



## Mapping of Cortex-M3/M4/M7 exclusive access signals to AHB5

Cortex-M3, Cortex-M4 and Cortex-M7  支持互斥访问指令，但是这些处理器在AMBA5 AHB之前release，因此他们使用的是非标准的互斥访问信号：

- EXREQ – same as HEXCL, an address phase signal to indicate exclusive load/store accesses.  
- EXRESP – exclusive fail status in the data phase (assert at the end of the data phase - opposite
  polarity compared to HEXOKAY).  

因此在将这些处理器集成到AHB5 系统的时候，需要添加一些glue逻辑；

{% asset_img image-20240623211736465.png %}

{% asset_img image-20240623211823114.png %}

> 思考：
>
> <font color=red>exclusive所需要的sideband控制信号EXREQ以及EXRESP和masterlock信号是不是功能上重复了？？</font>
>
> masterlock的使用场景也是防止RMW造成的冲突，但是这个功能exclusive指令已经完成了

# AHB5 TrustZone support

<font color=blue>AMBA 5 AHB的一个关键特性是支持TrustZone，使用一个地址阶段的信号HNONSEC来表示security transfer属性</font>

- If HNONSEC is 1 (Non-secure), the bus interconnect must block the transfer if the address of the
  transfer is pointing to a Secure location.
- If HNONSEC is 0 (Secure), the bus master has Secure access privilege  

> in Armv8-M, when a processor is in Secure state, access to Non-secure address is indicated as Non-secure (HNONSEC==1).  



A TrustZone capable Cortex-M23/M33 processor system should have:

- Secure and Non-secure program spaces.
- Secure and Non-secure RAM spaces.
- Secure and Non-secure peripherals.  

The definitions of Secure and Non-secure address ranges are handled by a Security Attribution Unit
(SAU) inside the processor and Implementation Defined Attribution Unit (IDAU) which is tightly
coupled to the processor(s). SAU is programmable, and IDAU is system-specific, in some cases, even
the IDAU could be programmable.  



To enable a high level of flexibility, Arm Corstone foundation IP / CoreLink SDK-200 included several
bus components for TrustZone security management:

- Memory Protection Controller (MPC): for the partitioning of a memory block into Secure and Nonsecure address spaces.
- Peripheral Protection Controller (PPC): for assigning bus peripherals into Secure and Non-secure domains.
- Master security controller: An AHB5 bus wrapper for legacy bus masters that do not support TrustZone. This handles the blocking of Non-secure transfers to Secure addresses and generation of correct HNONSEC signals.  

> 总结：
>
> Trust zone特性需要处理器支持，也需要BUS支持；



# Overview of  APB

## Introduction to the APB bus system  

APB是一个简单的总线，其主要目的是为了连接外设。在AMBA2 中被引进，AMBA 3和AMBA 4中扩展了特性，允许wait states, error responses and additional transfer attributes (including TrustZone support)  。



将外设直接连接到APB而不是AHB有如下好处：

1、SoC中有很多外设，如果直接连接到AHB总线，由于信号的高扇出以及复杂的总线译码逻辑，总线频率可能会被降低，外设连接到APB上就可以降低对AHB的影响；

2、外设系统可以运行在不同的时钟频率，降低功耗；

3、外设使用APB接口可以简化设计复杂度；

4、大部分传统外设使用的是APB接口；



PRESETn相对于PCLK应该是异步复位同步释放的；

## APB signals and connection

{% asset_img image-20240623220801138.png %}

{% asset_img image-20240623220455386.png %}

{% asset_img image-20240625162045548.png %}

<font color=blue>APB不是pipeline协议</font>

<font color=blue>AMBA2 APB的transfer必须是2T，因为没有pready信号</font>

- <font color=blue>对读操作，rdata必须在第二个时钟周期有效；</font>

- <font color=blue>对写操作，wdata必须在2T时间里一直有效；（因为APB Slave的写传输实际可能在第一T，也可能在第二T，由具体的实现所定义）</font>

{% asset_img image-20240625162445025.png %}

{% asset_img image-20240625162505870.png %}

<font color=blue>AMBA3 APB引入PREADY以及PSLVERR</font>

因为APB不是pipeline的协议，所以第一个阶段不需要看pready信号！！！只在第二个阶段看pready信号；AHB如果第一个阶段不看hready信号，会造成协议冲突

{% asset_img image-20240625171242828.png %}

> read transfer至少两个cycle，而且结尾是通过pready assert标明；
>
> pready信号在transfer的第一个cycle被忽略；



## Additional signals in APB protocol v2.0  

<font color=blue>The APB v2 in AMBA 4 added the PPROT and PSTRB signals </font>

{% asset_img image-20240625172653938.png %} 

> Please note, unlike AHB5, the TrustZone security attribute is part of PPROT instead of a separate signal.  

{% asset_img image-20240625172821510.png %} 

> The PSTRB signal is active high and is used for write-operations only. 
>
> During read operations, the PSTRB signal is ignored by the bus slave, and the whole 32-bit word is read.  

## Data values on APB

如果APB是32bits的话，地址传输需要word对齐；

write transfer的时候，wdata在整个传输周期有效；

read transfer的时候，rdata最少要在transfer的last cycle有效；











