// Seed: 3521592489
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output logic id_6
);
  type_13(
      id_2, 1, id_2
  );
  logic id_7 = (1);
  logic id_8;
  logic id_9 = id_8;
endmodule
