// Seed: 37607938
module module_0;
  always @({
    (id_1 == (id_1)),
    id_1
  } or posedge 1'b0)
    if ("") begin
      id_1 <= id_1 / id_1;
    end else id_1 <= #1 id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  generate
    wor id_3;
    if (id_3) begin
      always @(1 or posedge 1) id_2 = id_2++;
    end
  endgenerate
  wire id_4;
  module_0();
endmodule
module module_0 (
    output supply0 module_2,
    input tri1 id_1,
    input tri id_2,
    output uwire id_3,
    input wand id_4,
    input wire id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  tri1 id_10 = 1;
  assign id_3 = 1'b0 == 1;
  id_11 :
  assert property (@(posedge id_5 & 1'b0) 1 == "")
  else $display((id_8), id_5, id_8, id_4);
  module_0();
  assign id_11 = 1 ? (1) : 1;
  final begin
    id_11 = id_1;
  end
endmodule
