Warning (10268): Verilog HDL information at and_tb.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_tb.v Line: 47
Warning (10268): Verilog HDL information at sub_tb.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/sub_tb.v Line: 47
Warning (10268): Verilog HDL information at not_tb.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/not_tb.v Line: 47
Warning (10268): Verilog HDL information at neg_tb.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/neg_tb.v Line: 47
Warning (10268): Verilog HDL information at or_tb.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/or_tb.v Line: 47
Warning (10268): Verilog HDL information at rol_tb.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/rol_tb.v Line: 47
