<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_ss_env_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_ss_env_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_ss_env_if')">config_ss_env_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.30</td>
<td class="s9 cl rt"><a href="mod2483.html#Line" > 90.91</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2483.html#Branch" > 50.00</a></td>
<td class="s10 cl rt"><a href="mod2483.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_env_if.sv')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_env_if.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2483.html#inst_tag_244581"  onclick="showContent('inst_tag_244581')">gemini_tb.config_ss_env_intf</a></td>
<td class="s8 cl rt"> 80.30</td>
<td class="s9 cl rt"><a href="mod2483.html#Line" > 90.91</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2483.html#Branch" > 50.00</a></td>
<td class="s10 cl rt"><a href="mod2483.html#Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_ss_env_if'>
<hr>
<a name="inst_tag_244581"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_244581" >gemini_tb.config_ss_env_intf</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.30</td>
<td class="s9 cl rt"><a href="mod2483.html#Line" > 90.91</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2483.html#Branch" > 50.00</a></td>
<td class="s10 cl rt"><a href="mod2483.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.62</td>
<td class="s9 cl rt"> 91.45</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 86.67</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.33</td>
<td class="s8 cl rt"> 84.03</td>
<td class="s8 cl rt"> 81.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.70</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod1934.html#inst_tag_179689" >gemini_tb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2119.html#inst_tag_202115" id="tag_urg_inst_202115">bcpu_ahb_master_intf</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79184" id="tag_urg_inst_79184">clk_acpu_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79188" id="tag_urg_inst_79188">clk_apb_ug_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79185" id="tag_urg_inst_79185">clk_bcpu_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79187" id="tag_urg_inst_79187">clk_ddr_ctl_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79186" id="tag_urg_inst_79186">clk_ddr_phy_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79189" id="tag_urg_inst_79189">clk_dma_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79178" id="tag_urg_inst_79178">clk_fpga0_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79179" id="tag_urg_inst_79179">clk_fpga1_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79181" id="tag_urg_inst_79181">clk_fpga_fabric_m0_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79182" id="tag_urg_inst_79182">clk_fpga_fabric_m1_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79183" id="tag_urg_inst_79183">clk_fpga_fabric_s0_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79180" id="tag_urg_inst_79180">clk_fpga_s_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79196" id="tag_urg_inst_79196">clk_gpio_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79190" id="tag_urg_inst_79190">clk_gpt_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79193" id="tag_urg_inst_79193">clk_i2c_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79198" id="tag_urg_inst_79198">clk_osc_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79192" id="tag_urg_inst_79192">clk_qspi_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79176" id="tag_urg_inst_79176">clk_soc_pll0_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79177" id="tag_urg_inst_79177">clk_soc_pll1_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79195" id="tag_urg_inst_79195">clk_uart_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79191" id="tag_urg_inst_79191">clk_usb_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79194" id="tag_urg_inst_79194">clk_wdt_intf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1215.html#inst_tag_79197" id="tag_urg_inst_79197">clk_xtal_fref_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2209.html#inst_tag_209977" id="tag_urg_inst_209977">rs_pll_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75521" id="tag_urg_inst_75521">rst_n_acpu_bus_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75520" id="tag_urg_inst_75520">rst_n_acpu_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75518" id="tag_urg_inst_75518">rst_n_bcpu_bus_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75517" id="tag_urg_inst_75517">rst_n_bcpu_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75525" id="tag_urg_inst_75525">rst_n_ddr_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75529" id="tag_urg_inst_75529">rst_n_dma_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75528" id="tag_urg_inst_75528">rst_n_emac_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75522" id="tag_urg_inst_75522">rst_n_fpga0_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75523" id="tag_urg_inst_75523">rst_n_fpga1_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75524" id="tag_urg_inst_75524">rst_n_fpga_s_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75526" id="tag_urg_inst_75526">rst_n_per_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75519" id="tag_urg_inst_75519">rst_n_sram_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75527" id="tag_urg_inst_75527">rst_n_usb_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75530" id="tag_urg_inst_75530">rst_n_wdt_acpu_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75531" id="tag_urg_inst_75531">rst_n_wdt_bcpu_intf</a></td>
<td class="s1 cl rt"> 11.11</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_75532" id="tag_urg_inst_75532">rst_pll_por_intf</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_ss_env_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2483.html" >config_ss_env_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>55</td><td>50</td><td>90.91</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>104</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>117</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>129</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>143</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>150</td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>211</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
103                         initial begin
104        1/1                  boot_mode = config_ss_env_pkg::BOOT_JTAG;
105        1/1                  if($test$plusargs(&quot;BOOT_NOR_SPI&quot;))
106        <font color = "red">0/1     ==>              boot_mode = config_ss_env_pkg::BOOT_NOR_SPI;</font>
                        MISSING_ELSE
107        1/1                  if($test$plusargs(&quot;BOOT_MON&quot;))
108        <font color = "red">0/1     ==>              boot_mode = config_ss_env_pkg::BOOT_MON;        </font>
                        MISSING_ELSE
109                         end
110                     
111                         // ====================================
112                         // PLL configuration section
113                     
114                         config_ss_env_pkg::clk_sel_t clk_sel;
115                     
116                         initial begin
117        1/1                  clk_sel = config_ss_env_pkg::PLL_OUT_XTAL;
118        1/1                  if($test$plusargs(&quot;PLL_OUT_OSC&quot;))
119        <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::PLL_OUT_OSC;</font>
                        MISSING_ELSE
120        1/1                  if($test$plusargs(&quot;XTAL_CLK&quot;))
121        <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::XTAL_CLK;</font>
                        MISSING_ELSE
122        1/1                  if($test$plusargs(&quot;RC_OSC&quot;))
123        <font color = "red">0/1     ==>              clk_sel = config_ss_env_pkg::RC_OSC;</font>
                        MISSING_ELSE
124                         end
125                     
126                         logic [15:0] fpga_input_irq;
127                     
128                         initial begin
129        1/1                  fpga_input_irq = 16'b0;
130                         end
131                     
132                         rs_clk_if clk_xtal_fref_intf();
133                         rs_clk_if clk_osc_intf();
134                         rs_rst_if rst_pll_por_intf(clk_xtal_fref_intf.clock);
135                         rs_pll_if rs_pll_intf(clk_xtal_fref_intf.clock,rst_pll_por_intf.rstn);
136                     
137                         logic jtag_control;
138                         logic test_mode;
139                         logic [2:0] bcpu_test_finished;
140                         logic [2:0] acpu_test_finished;
141                     
142                         initial begin
143        1/1                  test_mode = '0;
144        1/1                  jtag_control = '0;
145                         end
146                     
147                         bit init_done = 0;
148                     
149                         initial begin
150        1/1                  clk_intf_aa[&quot;osc&quot;]       = clk_osc_intf;
151        1/1                  clk_intf_aa[&quot;soc_pll0&quot;]  = clk_soc_pll0_intf;
152        1/1                  clk_intf_aa[&quot;soc_pll1&quot;]  = clk_soc_pll1_intf;
153        1/1                  clk_intf_aa[&quot;acpu&quot;]      = clk_acpu_intf;
154        1/1                  clk_intf_aa[&quot;bcpu&quot;]      = clk_bcpu_intf;
155        1/1                  clk_intf_aa[&quot;ddr_phy&quot;]   = clk_ddr_phy_intf;
156        1/1                  clk_intf_aa[&quot;ddr_ctl&quot;]   = clk_ddr_ctl_intf;
157        1/1                  clk_intf_aa[&quot;apb_ug&quot;]    = clk_apb_ug_intf;
158        1/1                  clk_intf_aa[&quot;xtal_fref&quot;] = clk_xtal_fref_intf;
159        1/1                  clk_intf_aa[&quot;fpga0&quot;]     = clk_fpga0_intf   ;
160        1/1                  clk_intf_aa[&quot;fpga1&quot;]     = clk_fpga1_intf   ;
161        1/1                  clk_intf_aa[&quot;fpga_s&quot;]    = clk_fpga_s_intf;
162        1/1                  clk_intf_aa[&quot;fpga_fabric_s0&quot;]    = clk_fpga_fabric_s0_intf;
163        1/1                  clk_intf_aa[&quot;dma&quot;]       = clk_dma_intf;
164        1/1                  clk_intf_aa[&quot;gpt&quot;]       = clk_gpt_intf;
165        1/1                  clk_intf_aa[&quot;usb&quot;]       = clk_usb_intf;
166        1/1                  clk_intf_aa[&quot;qspi&quot;]      = clk_qspi_intf;
167        1/1                  clk_intf_aa[&quot;i2c&quot;]       = clk_i2c_intf;
168        1/1                  clk_intf_aa[&quot;wdt&quot;]       = clk_wdt_intf;
169        1/1                  clk_intf_aa[&quot;uart&quot;]      = clk_uart_intf;
170        1/1                  clk_intf_aa[&quot;gpio&quot;]      = clk_gpio_intf;
171                     
172        1/1                  rst_intf_aa[&quot;bcpu&quot;]       = rst_n_bcpu_intf     ;
173        1/1                  rst_intf_aa[&quot;bcpu_bus&quot;]   = rst_n_bcpu_bus_intf ;
174        1/1                  rst_intf_aa[&quot;sram&quot;]       = rst_n_sram_intf     ;
175        1/1                  rst_intf_aa[&quot;acpu&quot;]       = rst_n_acpu_intf     ;
176        1/1                  rst_intf_aa[&quot;acpu_bus&quot;]   = rst_n_acpu_bus_intf ;
177        1/1                  rst_intf_aa[&quot;fpga0&quot;]      = rst_n_fpga0_intf    ;
178        1/1                  rst_intf_aa[&quot;fpga1&quot;]      = rst_n_fpga1_intf    ;
179        1/1                  rst_intf_aa[&quot;fpga_s&quot;]     = rst_n_fpga_s_intf   ;
180        1/1                  rst_intf_aa[&quot;ddr&quot;]        = rst_n_ddr_intf      ;
181        1/1                  rst_intf_aa[&quot;pll_por&quot;]    = rst_pll_por_intf    ;
182        1/1                  rst_intf_aa[&quot;rst_n_per&quot;]  = rst_n_per_intf      ;
183        1/1                  rst_intf_aa[&quot;rst_n_usb&quot;]  = rst_n_usb_intf      ;
184        1/1                  rst_intf_aa[&quot;rst_n_emac&quot;] = rst_n_emac_intf     ;
185        1/1                  rst_intf_aa[&quot;rst_n_dma&quot;]  = rst_n_dma_intf      ;
186        1/1                  rst_intf_aa[&quot;wdt_acpu&quot;]   = rst_n_wdt_acpu_intf ;
187        1/1                  rst_intf_aa[&quot;wdt_bcpu&quot;]   = rst_n_wdt_bcpu_intf ;
188                     
189        1/1                  init_done = 1;
190                         end
191                     
192                         bit assertions_off = 1'b0;
193                     
194                         `include &quot;config_ss_env_if_assertions.sv&quot;
195                     
196                       /* EXAMPLE
197                     
198                       rs_gpio_if m_gpio_intf[`GPIO_NUM_MAX]();
199                     
200                       virtual rs_gpio_if gpio_intf[`GPIO_NUM_MAX];
201                     
202                       genvar i;
203                     
204                       generate
205                         for (i = 0; i &lt; `GPIO_NUM_MAX; i++)
206                           initial gpio_intf[i] = m_gpio_intf[i];
207                       endgenerate
208                       */
209                     
210                       task wait_init();
211        2/2              wait (init_done);
</pre>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2483.html" >config_ss_env_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">118</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">122</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105                if($test$plusargs("BOOT_NOR_SPI"))
                   <font color = "red">-1-</font>  
106                    boot_mode = config_ss_env_pkg::BOOT_NOR_SPI;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107                if($test$plusargs("BOOT_MON"))
                   <font color = "red">-1-</font>  
108                    boot_mode = config_ss_env_pkg::BOOT_MON;        
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118                if($test$plusargs("PLL_OUT_OSC"))
                   <font color = "red">-1-</font>  
119                    clk_sel = config_ss_env_pkg::PLL_OUT_OSC;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120                if($test$plusargs("XTAL_CLK"))
                   <font color = "red">-1-</font>  
121                    clk_sel = config_ss_env_pkg::XTAL_CLK;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
122                if($test$plusargs("RC_OSC"))
                   <font color = "red">-1-</font>  
123                    clk_sel = config_ss_env_pkg::RC_OSC;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod2483.html" >config_ss_env_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1088012862" >Assertions</a></td>
<td class="wht cl rt">6</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#710765101" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1821090744" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">6</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1088012862"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1975129749"></a>
bcpu_bus_rst_dur_p</td>
<td class="s9 cl rt">143442147</td>
<td class="s9 cl rt">723</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="726455722"></a>
bcpu_rst_dur_p</td>
<td class="s9 cl rt">143442147</td>
<td class="s9 cl rt">723</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1345061996"></a>
boot_rst_p</td>
<td class="s9 cl rt">143442147</td>
<td class="s9 cl rt">8250</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">20940</td>
</tr><tr>
<td class="wht cl"><a name="328463581"></a>
flexnoc_133_rst_p</td>
<td class="s9 cl rt">143442147</td>
<td class="s9 cl rt">723</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1814851492"></a>
flexnoc_266_rst_p</td>
<td class="s9 cl rt">143442147</td>
<td class="s9 cl rt">723</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="452542809"></a>
flexnoc_533_rst_p</td>
<td class="s9 cl rt">143442147</td>
<td class="s9 cl rt">723</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_244581">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_config_ss_env_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
