Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Mar 11 12:49:39 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   FMODE_IBUF
   LEMO_RX<0>_IBUF
   LEMO_RX<2>_IBUF
   SCL_IBUF
   SDA_IBUF


