timestamp 1653419779
version 8.3
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use 4inAND 4inAND_1 1 0 94 0 1 -119
use nxtb nxtb_0 1 0 -290 0 1 -80
use xnor xnor_0 1 0 -282 0 1 -195
use dflipflopER dflipflopER_0 1 0 -74 0 1 38
use nxta nxta_0 1 0 -290 0 1 60
use 2inAND 2inAND_7 1 0 608 0 1 27
use 2inAND 2inAND_6 1 0 518 0 1 40
use dflipflopER dflipflopER_1 1 0 -73 0 1 157
use 2inAND 2inAND_4 1 0 511 0 1 158
use 2inAND 2inAND_5 1 0 609 0 1 143
use dflipflopER dflipflopER_2 1 0 -73 0 1 276
use 2inAND 2inAND_3 1 0 617 0 1 261
use 2inAND 2inAND_2 1 0 521 0 1 275
use dflipflopER dflipflopER_3 1 0 -72 0 1 391
use 2inAND 2inAND_1 1 0 614 0 1 383
use 2inAND 2inAND_0 1 0 523 0 1 404
node "m2_600_28#" 0 1976 600 28 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104 60 0 0
node "m2_489_38#" 0 2584 489 38 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136 76 0 0
node "m2_598_131#" 0 2128 598 131 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 112 64 0 0
node "m2_490_142#" 0 1976 490 142 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 124 70 0 0
node "m2_586_158#" 0 3401 586 158 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179 90 0 0
node "m2_489_157#" 0 1596 489 157 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104 60 0 0
node "m2_591_247#" 0 2793 591 247 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 147 74 0 0
node "m2_487_261#" 0 1748 487 261 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104 60 0 0
node "m2_488_275#" 0 2128 488 275 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132 74 0 0
node "m2_488_379#" 0 2128 488 379 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132 74 0 0
node "m2_100_439#" 0 76 100 439 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 10 0 0
node "nextEn" 0 1880 205 -64 m1 0 0 0 0 0 0 0 0 0 0 0 0 40 26 0 0 0 0
node "m1_616_61#" 1 9569 616 61 v 0 0 0 0 0 0 0 0 0 0 0 0 52 34 391 266 0 0
node "m1_526_94#" 0 3564 526 94 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 164 90 0 0
node "m1_616_187#" 1 10801 616 187 v 0 0 0 0 0 0 0 0 0 0 0 0 20 18 559 284 0 0
node "m1_519_213#" 0 2500 519 213 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 128 72 0 0
node "m1_600_261#" 0 6358 600 261 v 0 0 0 0 0 0 0 0 0 0 0 0 90 46 152 92 0 0
node "m1_625_305#" 1 11316 625 305 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 592 304 0 0
node "m1_529_332#" 0 3564 529 332 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 184 100 0 0
node "m1_600_365#" 0 6358 600 365 v 0 0 0 0 0 0 0 0 0 0 0 0 90 46 152 92 0 0
node "m1_523_391#" 1 13964 523 391 v 0 0 0 0 0 0 0 0 0 0 0 0 116 74 532 290 0 0
node "m1_622_413#" 1 16764 622 413 v 0 0 0 0 0 0 0 0 0 0 0 0 64 40 760 388 0 0
node "m1_531_447#" 0 3412 531 447 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 176 96 0 0
node "En" 9 148065 510 112 m1 0 0 0 0 0 0 0 0 0 0 0 0 2531 1120 1676 870 0 0
node "nxtc" 7 104402 -30 -124 v 0 0 0 0 0 0 0 0 0 0 0 0 1412 722 2196 1008 0 0
node "phi2" 6 130606 49 68 m1 0 0 0 0 0 0 0 0 0 0 0 0 2166 734 1864 972 0 0
node "nxta" 10 134896 -52 -63 v 0 0 0 0 0 0 0 0 0 0 0 0 2440 1236 1260 654 0 0
node "reset" 3 139696 76 125 m1 0 0 0 0 0 0 0 0 0 0 0 0 2872 734 348 206 0 0
node "nxtb" 9 117284 -143 -12 m1 0 0 0 0 0 0 0 0 0 0 0 0 2172 1110 1056 552 0 0
node "gnd" 13 246568 -118 -203 v 0 0 0 0 0 0 0 0 0 0 0 0 3600 1212 4744 2436 0 0
node "phi1" 6 145308 -204 381 m1 0 0 0 0 0 0 0 0 0 0 0 0 2440 854 1887 864 0 0
node "m1_614_487#" 0 5536 614 487 v 0 0 0 0 0 0 0 0 0 0 0 0 100 58 76 54 0 0
node "vdd" 13 245482 -107 -100 m1 0 0 0 0 0 0 0 0 0 0 0 0 3606 1214 4632 2380 0 0
node "m1_488_495#" 1 5780 488 495 v 0 0 0 0 0 0 0 0 0 0 0 0 68 42 168 100 0 0
node "m1_n528_158#" 16 196116 -528 158 v 0 0 0 0 0 0 0 0 0 0 0 0 1600 832 6700 3374 0 0
node "m1_n516_94#" 17 215264 -516 94 v 0 0 0 0 0 0 0 0 0 0 0 0 2140 1094 6308 3178 0 0
node "m1_n504_0#" 22 280691 -504 0 v 0 0 0 0 0 0 0 0 0 0 0 0 3089 1576 7493 3778 0 0
node "m1_n492_n52#" 22 289932 -492 -52 v 0 0 0 0 0 0 0 0 0 0 0 0 3436 1750 7068 3566 0 0
node "m1_n480_n155#" 27 354712 -480 -155 v 0 0 0 0 0 0 0 0 0 0 0 0 4368 2224 8200 4140 0 0
node "m1_n468_n179#" 27 358396 -468 -179 v 0 0 0 0 0 0 0 0 0 0 0 0 4600 2332 7724 3902 0 0
node "m1_n456_n171#" 29 387368 -456 -171 v 0 0 0 0 0 0 0 0 0 0 0 0 5100 2590 7984 4032 0 0
node "nxtd" 39 521109 -444 -228 v 0 0 0 0 0 0 0 0 0 0 0 0 7247 3678 9748 4930 0 0
cap "En" "m2_488_379#" 900
cap "m1_n504_0#" "nxtd" 2160
cap "m1_n456_n171#" "m1_n480_n155#" 2880
cap "nxtd" "phi2" 1080
cap "nxtd" "m1_n492_n52#" 2160
cap "nxtc" "reset" 1440
cap "gnd" "reset" 4140
cap "m1_n456_n171#" "m1_n528_158#" 1440
cap "m1_n504_0#" "m1_n468_n179#" 2160
cap "m1_n468_n179#" "m1_n492_n52#" 2160
cap "nxtb" "phi2" 1800
cap "vdd" "nxtc" 1440
cap "gnd" "vdd" 7560
cap "phi1" "nxtc" 1080
cap "m1_n516_94#" "m1_n504_0#" 1440
cap "gnd" "phi1" 3240
cap "m1_n516_94#" "m1_n492_n52#" 1440
cap "nxtd" "nxta" 720
cap "En" "m1_529_332#" 900
cap "m1_n504_0#" "m1_n480_n155#" 2160
cap "m2_487_261#" "En" 540
cap "m1_n480_n155#" "m1_n492_n52#" 2160
cap "nxta" "nxtb" 1440
cap "vdd" "reset" 4320
cap "m1_n504_0#" "m1_n528_158#" 1440
cap "phi1" "reset" 4320
cap "m1_n528_158#" "m1_n492_n52#" 1440
cap "m1_n468_n179#" "nxtd" 2880
cap "m2_488_275#" "En" 900
cap "nxtd" "nxtb" 720
cap "phi2" "nxtc" 1080
cap "gnd" "phi2" 4320
cap "phi1" "vdd" 4590
cap "m1_n516_94#" "nxtd" 1440
cap "m1_n516_94#" "m1_n468_n179#" 1440
cap "m1_n480_n155#" "nxtd" 2880
cap "En" "m1_523_391#" 900
cap "phi2" "reset" 4320
cap "nxta" "nxtc" 720
cap "m1_n504_0#" "m1_n456_n171#" 2160
cap "gnd" "nxta" 3960
cap "m1_n528_158#" "nxtd" 1440
cap "m1_n456_n171#" "m1_n492_n52#" 2160
cap "m1_n468_n179#" "m1_n480_n155#" 2880
cap "vdd" "phi2" 4320
cap "nxtd" "nxtc" 720
cap "nxtd" "gnd" 1440
cap "phi1" "phi2" 3240
cap "m1_n528_158#" "m1_n468_n179#" 1440
cap "m1_n528_158#" "m1_614_487#" 720
cap "m1_n516_94#" "m1_n480_n155#" 1440
cap "nxtb" "nxtc" 720
cap "En" "m2_489_157#" 900
cap "gnd" "nxtb" 3240
cap "m1_n516_94#" "m1_n528_158#" 1440
cap "En" "m1_622_413#" 900
cap "nxta" "reset" 1440
cap "m1_616_187#" "En" 900
cap "vdd" "nxta" 3960
cap "En" "m1_625_305#" 900
cap "phi1" "nxta" 900
cap "m1_n528_158#" "m1_n480_n155#" 1440
cap "m1_n504_0#" "m1_n492_n52#" 2160
cap "m1_n456_n171#" "nxtd" 2880
cap "En" "m1_519_213#" 900
cap "nxtd" "vdd" 720
cap "En" "m1_531_447#" 900
cap "nxtb" "reset" 1440
cap "nxtd" "phi1" 1080
cap "m1_n456_n171#" "m1_n468_n179#" 2160
cap "vdd" "nxtb" 3240
cap "En" "m2_490_142#" 900
cap "gnd" "nxtc" 2790
cap "phi1" "nxtb" 1080
cap "m1_n516_94#" "m1_n456_n171#" 1440
cap "nxta" "phi2" 720
cap "xnor_0/a_3_88#" "xnor_0/a_32_24#" 190
cap "xnor_0/a_48_16#" "xnor_0/a_3_88#" 190
cap "2inAND_6/a_8_72#" "m1_616_61#" 114
cap "2inAND_6/a_28_6#" "m1_616_61#" 114
cap "m1_616_61#" "2inAND_6/a_8_8#" 540
cap "2inAND_7/a_28_6#" "2inAND_6/inverter_0/a_18_8#" 540
cap "2inAND_7/a_28_6#" "2inAND_6/inverter_0/a_8_56#" 114
cap "dflipflopER_1/m2_156_0#" "dflipflopER_0/m1_444_56#" 180
cap "2inAND_4/a_30_8#" "2inAND_6/a_8_72#" 180
cap "2inAND_6/a_8_8#" "2inAND_6/a_8_72#" 720
cap "2inAND_6/a_8_72#" "2inAND_6/a_28_6#" 152
cap "2inAND_6/m1_64_56#" "2inAND_7/a_28_6#" 152
cap "2inAND_6/m1_64_56#" "2inAND_7/a_8_72#" 1052
cap "2inAND_7/a_8_72#" "2inAND_6/inverter_0/a_8_56#" 152
cap "2inAND_6/m1_64_56#" "2inAND_7/a_8_8#" 872
cap "2inAND_7/m1_64_56#" "m1_n456_n171#" 720
cap "2inAND_4/a_18_96#" "2inAND_4/a_8_72#" 450
cap "2inAND_4/a_8_72#" "m1_616_187#" 152
cap "2inAND_4/a_8_8#" "2inAND_4/a_8_72#" 872
cap "2inAND_4/a_8_8#" "m1_616_187#" 872
cap "2inAND_4/a_8_72#" "2inAND_4/a_28_6#" 152
cap "2inAND_4/a_28_6#" "m1_616_187#" 152
cap "2inAND_4/m1_64_56#" "2inAND_5/a_8_72#" 1488
cap "2inAND_4/m1_64_56#" "2inAND_5/a_28_6#" 872
cap "2inAND_4/m1_64_56#" "2inAND_5/a_8_8#" 872
cap "2inAND_5/m1_64_56#" "m1_n480_n155#" 720
cap "2inAND_2/a_8_72#" "m1_625_305#" 152
cap "2inAND_2/a_8_72#" "2inAND_2/a_8_8#" 720
cap "2inAND_2/a_8_72#" "2inAND_2/a_28_6#" 152
cap "2inAND_2/a_8_8#" "m1_625_305#" 720
cap "2inAND_2/a_28_6#" "m1_625_305#" 152
cap "2inAND_2/m1_64_56#" "2inAND_3/a_8_8#" 720
cap "2inAND_3/a_8_72#" "2inAND_2/m1_64_56#" 1488
cap "2inAND_3/a_28_6#" "2inAND_2/m1_64_56#" 872
cap "2inAND_3/a_8_72#" "2inAND_2/inverter_0/a_8_56#" 152
cap "2inAND_3/a_28_6#" "2inAND_2/inverter_0/a_8_56#" 152
cap "m1_n504_0#" "2inAND_3/m1_64_56#" 720
cap "m1_n504_0#" "2inAND_3/inverter_0/a_8_56#" 152
cap "dflipflopER_3/2inAND_3/inverter_0/a_18_8#" "dflipflopER_3/m1_508_23#" 180
cap "dflipflopER_3/2inAND_3/inverter_0/a_8_56#" "dflipflopER_3/m1_508_23#" 38
cap "En" "2inAND_0/a_8_72#" 152
cap "2inAND_0/a_18_8#" "m1_622_413#" 660
cap "2inAND_0/a_8_8#" "En" 720
cap "dflipflopER_3/m2_556_0#" "m1_622_413#" 1071
cap "dflipflopER_3/m1_548_56#" "m1_622_413#" 38
cap "2inAND_0/a_8_72#" "m1_622_413#" 38
cap "En" "dflipflopER_3/m1_548_56#" 872
cap "2inAND_0/a_8_8#" "m1_622_413#" 984
cap "2inAND_1/a_8_72#" "2inAND_0/inverter_0/a_18_8#" 720
cap "2inAND_1/a_28_6#" "2inAND_0/inverter_0/a_8_8#" 669
cap "2inAND_1/a_28_6#" "2inAND_0/inverter_0/a_8_56#" 38
cap "2inAND_1/a_8_72#" "2inAND_0/inverter_0/a_8_56#" 152
cap "2inAND_1/a_28_6#" "2inAND_0/inverter_0/a_18_8#" 1116
merge "2inAND_2/a_30_8#" "dflipflopER_2/m2_556_0#" -171 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9 -20 0 0
merge "dflipflopER_2/m2_556_0#" "m2_488_275#"
merge "dflipflopER_3/m2_156_0#" "dflipflopER_2/m2_156_0#" -2432 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -124 -142 0 0
merge "dflipflopER_2/m2_156_0#" "dflipflopER_1/m2_156_0#"
merge "dflipflopER_1/m2_156_0#" "dflipflopER_0/m2_156_0#"
merge "dflipflopER_0/m2_156_0#" "nxta_0/a_37_8#"
merge "nxta_0/a_37_8#" "4inAND_1/a_46_8#"
merge "4inAND_1/a_46_8#" "nxtb_0/a_42_n1#"
merge "nxtb_0/a_42_n1#" "xnor_0/a_n16_0#"
merge "xnor_0/a_n16_0#" "gnd"
merge "2inAND_4/a_30_8#" "dflipflopER_1/m2_556_0#" -456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "dflipflopER_1/m2_556_0#" "m2_489_157#"
merge "2inAND_7/m1_64_56#" "dflipflopER_0/m1_252_56#" -3487 0 0 0 0 0 0 0 0 0 0 0 0 -56 -60 -49 -51 0 0
merge "dflipflopER_0/m1_252_56#" "nxta_0/a_80_58#"
merge "nxta_0/a_80_58#" "4inAND_1/a_0_64#"
merge "4inAND_1/a_0_64#" "nxtb_0/a_100_36#"
merge "nxtb_0/a_100_36#" "xnor_0/a_n12_72#"
merge "xnor_0/a_n12_72#" "nxtd"
merge "2inAND_6/a_30_8#" "dflipflopER_0/m2_556_0#" -266 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14 -24 0 0
merge "dflipflopER_0/m2_556_0#" "m2_489_38#"
merge "2inAND_6/m2_76_104#" "2inAND_7/a_18_96#" -684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -34 0 0
merge "2inAND_7/a_18_96#" "m2_598_131#"
merge "2inAND_6/a_28_6#" "dflipflopER_0/m1_548_56#" -3716 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -172 -102 0 0
merge "dflipflopER_0/m1_548_56#" "m1_526_94#"
merge "2inAND_0/inverter_0/a_18_8#" "nxta_0/a_n14_98#" -2764 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 -128 -72 0 0
merge "nxta_0/a_n14_98#" "m1_n528_158#"
merge "2inAND_2/a_28_6#" "dflipflopER_2/m1_548_56#" -1056 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "dflipflopER_2/m1_548_56#" "m1_529_332#"
merge "2inAND_4/m1_64_56#" "nxta_0/a_50_82#" -4240 0 0 0 0 0 0 0 0 0 0 0 0 -32 -40 -88 -56 0 0
merge "nxta_0/a_50_82#" "nxtb_0/a_39_72#"
merge "nxtb_0/a_39_72#" "xnor_0/a_16_48#"
merge "xnor_0/a_16_48#" "m1_n480_n155#"
merge "2inAND_0/a_8_72#" "2inAND_1/a_8_72#" -29506 0 0 0 0 0 0 0 0 0 0 0 0 -458 -262 -248 -128 0 0
merge "2inAND_1/a_8_72#" "2inAND_3/a_8_72#"
merge "2inAND_3/a_8_72#" "2inAND_2/a_8_72#"
merge "2inAND_2/a_8_72#" "2inAND_5/a_8_72#"
merge "2inAND_5/a_8_72#" "2inAND_4/a_8_72#"
merge "2inAND_4/a_8_72#" "2inAND_7/a_8_72#"
merge "2inAND_7/a_8_72#" "2inAND_6/a_8_72#"
merge "2inAND_6/a_8_72#" "En"
merge "2inAND_1/a_28_6#" "dflipflopER_3/m1_508_23#" -12118 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 -571 -320 0 0
merge "dflipflopER_3/m1_508_23#" "m1_622_413#"
merge "dflipflopER_3/m1_252_56#" "nxta_0/a_n11_8#" -912 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -48 -40 0 0
merge "nxta_0/a_n11_8#" "4inAND_1/a_20_6#"
merge "4inAND_1/a_20_6#" "nxta"
merge "2inAND_5/a_30_8#" "2inAND_4/m2_76_0#" -912 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48 -40 0 0
merge "2inAND_4/m2_76_0#" "m2_586_158#"
merge "2inAND_6/m1_64_56#" "nxta_0/a_66_74#" -4312 0 0 0 0 0 0 0 0 0 0 0 0 -40 -45 -84 -54 0 0
merge "nxta_0/a_66_74#" "nxtb_0/a_54_52#"
merge "nxtb_0/a_54_52#" "xnor_0/a_32_24#"
merge "xnor_0/a_32_24#" "m1_n456_n171#"
merge "2inAND_0/a_28_6#" "dflipflopER_3/m1_548_56#" -640 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 -4 -10 0 0
merge "dflipflopER_3/m1_548_56#" "m1_531_447#"
merge "2inAND_2/m1_64_56#" "nxta_0/a_34_90#" -4132 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 -120 -72 0 0
merge "nxta_0/a_34_90#" "nxtb_0/a_n7_80#"
merge "nxtb_0/a_n7_80#" "m1_n504_0#"
merge "dflipflopER_3/m1_444_56#" "dflipflopER_2/m1_444_56#" -10116 0 0 0 0 0 0 0 0 0 0 0 0 -212 -225 -8 -36 0 0
merge "dflipflopER_2/m1_444_56#" "dflipflopER_1/m1_444_56#"
merge "dflipflopER_1/m1_444_56#" "dflipflopER_0/m1_444_56#"
merge "dflipflopER_0/m1_444_56#" "reset"
merge "2inAND_0/a_18_96#" "dflipflopER_3/m2_556_104#" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0
merge "dflipflopER_3/m2_556_104#" "m1_488_495#"
merge "2inAND_3/a_28_6#" "dflipflopER_2/m1_508_23#" -7554 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -354 -190 0 0
merge "dflipflopER_2/m1_508_23#" "m1_625_305#"
merge "dflipflopER_3/m1_172_56#" "m2_100_439#" -399 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21 -50 0 0
merge "m2_100_439#" "dflipflopER_2/m1_172_56#"
merge "dflipflopER_2/m1_172_56#" "dflipflopER_1/m1_172_56#"
merge "dflipflopER_1/m1_172_56#" "dflipflopER_0/m1_172_56#"
merge "dflipflopER_0/m1_172_56#" "phi1"
merge "2inAND_5/a_28_6#" "dflipflopER_1/m1_508_23#" -7915 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -381 -200 0 0
merge "dflipflopER_1/m1_508_23#" "m1_616_187#"
merge "2inAND_1/a_30_8#" "2inAND_0/a_30_8#" -532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -38 0 0
merge "2inAND_0/a_30_8#" "dflipflopER_3/m2_556_0#"
merge "dflipflopER_3/m2_556_0#" "m1_523_391#"
merge "2inAND_2/m2_76_104#" "2inAND_3/a_18_96#" -1596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -84 -58 0 0
merge "2inAND_3/a_18_96#" "m1_600_365#"
merge "2inAND_3/m1_64_56#" "nxta_0/a_113_42#" -1016 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 -4 -10 0 0
merge "nxta_0/a_113_42#" "nxtb_0/a_132_28#"
merge "nxtb_0/a_132_28#" "m1_n492_n52#"
merge "2inAND_1/m1_64_56#" "nxta_0/a_137_34#" -1360 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -48 -40 0 0
merge "nxta_0/a_137_34#" "m1_n516_94#"
merge "2inAND_4/a_28_6#" "dflipflopER_1/m1_548_56#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -8 0 0
merge "dflipflopER_1/m1_548_56#" "m1_519_213#"
merge "2inAND_6/a_18_96#" "dflipflopER_0/m2_556_104#" -114 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 -18 0 0
merge "dflipflopER_0/m2_556_104#" "m2_490_142#"
merge "2inAND_7/a_28_6#" "dflipflopER_0/m1_508_23#" -5694 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 -252 -177 0 0
merge "dflipflopER_0/m1_508_23#" "m1_616_61#"
merge "2inAND_5/m1_64_56#" "nxta_0/a_97_50#" -1284 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 -20 -26 0 0
merge "nxta_0/a_97_50#" "nxtb_0/a_84_44#"
merge "nxtb_0/a_84_44#" "xnor_0/a_48_16#"
merge "xnor_0/a_48_16#" "m1_n468_n179#"
merge "2inAND_2/a_18_96#" "dflipflopER_2/m2_556_104#" -171 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9 -20 0 0
merge "dflipflopER_2/m2_556_104#" "m2_488_379#"
merge "dflipflopER_2/m1_252_56#" "nxtb_0/a_n8_n1#" -2560 0 0 0 0 0 0 0 0 0 0 0 0 -48 -40 -16 -16 0 0
merge "nxtb_0/a_n8_n1#" "4inAND_1/a_32_6#"
merge "4inAND_1/a_32_6#" "nxtb"
merge "dflipflopER_3/m2_156_104#" "dflipflopER_2/m2_156_104#" -9120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -480 -316 0 0
merge "dflipflopER_2/m2_156_104#" "dflipflopER_1/m2_156_104#"
merge "dflipflopER_1/m2_156_104#" "nxta_0/a_69_110#"
merge "nxta_0/a_69_110#" "dflipflopER_0/m2_156_104#"
merge "dflipflopER_0/m2_156_104#" "4inAND_1/a_10_96#"
merge "4inAND_1/a_10_96#" "nxtb_0/a_58_100#"
merge "nxtb_0/a_58_100#" "xnor_0/a_35_88#"
merge "xnor_0/a_35_88#" "vdd"
merge "2inAND_4/a_18_96#" "dflipflopER_1/m2_556_104#" -608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22 -26 0 0
merge "dflipflopER_1/m2_556_104#" "m2_487_261#"
merge "dflipflopER_3/m1_220_32#" "dflipflopER_2/m1_220_32#" -3268 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -172 -200 0 0
merge "dflipflopER_2/m1_220_32#" "dflipflopER_1/m1_220_32#"
merge "dflipflopER_1/m1_220_32#" "dflipflopER_0/m1_220_32#"
merge "dflipflopER_0/m1_220_32#" "phi2"
merge "2inAND_5/a_18_96#" "2inAND_4/m2_76_104#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -24 0 0
merge "2inAND_4/m2_76_104#" "m2_591_247#"
merge "2inAND_6/m2_76_0#" "2inAND_7/a_30_8#" -494 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -26 -30 0 0
merge "2inAND_7/a_30_8#" "m2_600_28#"
merge "dflipflopER_1/m1_252_56#" "4inAND_1/a_44_6#" -10353 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 -511 -229 0 0
merge "4inAND_1/a_44_6#" "xnor_0/a_3_88#"
merge "xnor_0/a_3_88#" "nxtc"
merge "2inAND_2/m2_76_0#" "2inAND_3/a_30_8#" -1596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -84 -58 0 0
merge "2inAND_3/a_30_8#" "m1_600_261#"
merge "4inAND_1/m1_80_56#" "nextEn" -1081 0 0 0 0 0 0 0 0 0 0 0 0 -23 -28 0 0 0 0
merge "2inAND_0/m2_76_104#" "2inAND_1/a_18_96#" -608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0
merge "2inAND_1/a_18_96#" "m1_614_487#"
