

================================================================
== Vivado HLS Report for 'Cipher'
================================================================
* Date:           Sat Jan 23 11:15:22 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.100|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1250|  1250|  1250|  1250|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_AddRoundKey_fu_274  |AddRoundKey  |   41|   41|   41|   41|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1164|  1164|       128|          -|          -|     9|    no    |
        | + Loop 1.1      |    56|    56|        14|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |    12|    12|         3|          -|          -|     4|    no    |
        | + Loop 1.2      |    16|    16|         4|          -|          -|     4|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   275|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|     25|   138|    -|
|Memory           |        1|      -|      0|     0|    -|
|Multiplexer      |        -|      -|      -|   438|    -|
|Register         |        -|      -|    174|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        1|      0|    199|   851|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        5|      0|      1|    10|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+----+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E| FF | LUT | URAM|
    +------------------------+-------------+---------+-------+----+-----+-----+
    |grp_AddRoundKey_fu_274  |AddRoundKey  |        0|      0|  25|  138|    0|
    +------------------------+-------------+---------+-------+----+-----+-----+
    |Total                   |             |        0|      0|  25|  138|    0|
    +------------------------+-------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |Cipher_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |             |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln276_fu_345_p2       |     +    |      0|  0|  15|           6|           6|
    |i_4_fu_372_p2             |     +    |      0|  0|  12|           3|           1|
    |i_fu_311_p2               |     +    |      0|  0|  12|           3|           1|
    |j_fu_327_p2               |     +    |      0|  0|  12|           3|           1|
    |round_fu_406_p2           |     +    |      0|  0|  15|           8|           1|
    |icmp_ln274_fu_305_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln275_fu_321_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln317_fu_366_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln435_fu_360_p2      |   icmp   |      0|  0|  11|           8|           4|
    |or_ln319_1_fu_412_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln319_2_fu_426_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln319_fu_391_p2        |    or    |      0|  0|   5|           5|           1|
    |select_ln311_1_fu_519_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln311_2_fu_566_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln311_3_fu_612_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln311_fu_472_p3    |  select  |      0|  0|   5|           1|           5|
    |Tm_1_fu_499_p2            |    xor   |      0|  0|   8|           8|           8|
    |Tm_2_fu_546_p2            |    xor   |      0|  0|   8|           8|           8|
    |Tm_3_fu_592_p2            |    xor   |      0|  0|   8|           8|           8|
    |Tm_fu_440_p2              |    xor   |      0|  0|   8|           8|           8|
    |Tmp_fu_452_p2             |    xor   |      0|  0|   8|           8|           8|
    |xor_ln319_1_fu_446_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln322_1_fu_492_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln322_2_fu_486_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln322_fu_480_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln325_1_fu_539_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln325_2_fu_533_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln325_fu_527_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_1_fu_586_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_2_fu_580_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_fu_574_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_1_fu_620_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_fu_626_p2       |    xor   |      0|  0|   8|           8|           8|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 275|         195|         187|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |RoundKey_ce0                  |    9|          2|    1|          2|
    |ap_NS_fsm                     |  121|         26|    1|         26|
    |grp_AddRoundKey_fu_274_round  |   21|          4|    8|         32|
    |i_0_i3_reg_263                |    9|          2|    3|          6|
    |i_0_i_reg_241                 |    9|          2|    3|          6|
    |j_0_i_reg_252                 |    9|          2|    3|          6|
    |reg_291                       |    9|          2|    8|         16|
    |reg_298                       |    9|          2|    8|         16|
    |round_0_reg_229               |    9|          2|    8|         16|
    |state_address0                |   56|         13|    4|         52|
    |state_address1                |   53|         12|    4|         48|
    |state_ce0                     |   15|          3|    1|          3|
    |state_d0                      |   47|         10|    8|         80|
    |state_d1                      |   47|         10|    8|         80|
    |state_we0                     |   15|          3|    1|          3|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  438|         95|   69|        392|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  25|   0|   25|          0|
    |grp_AddRoundKey_fu_274_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i3_reg_263                       |   3|   0|    3|          0|
    |i_0_i_reg_241                        |   3|   0|    3|          0|
    |i_4_reg_765                          |   3|   0|    3|          0|
    |i_reg_695                            |   3|   0|    3|          0|
    |j_0_i_reg_252                        |   3|   0|    3|          0|
    |j_reg_708                            |   3|   0|    3|          0|
    |reg_286                              |   8|   0|    8|          0|
    |reg_291                              |   8|   0|    8|          0|
    |reg_298                              |   8|   0|    8|          0|
    |round_0_reg_229                      |   8|   0|    8|          0|
    |round_reg_786                        |   8|   0|    8|          0|
    |state_addr_12_reg_713                |   4|   0|    4|          0|
    |state_addr_13_reg_776                |   2|   0|    4|          2|
    |state_addr_14_reg_781                |   2|   0|    4|          2|
    |state_addr_15_reg_791                |   2|   0|    4|          2|
    |state_addr_16_reg_796                |   2|   0|    4|          2|
    |state_load_2_reg_724                 |   8|   0|    8|          0|
    |state_load_4_reg_734                 |   8|   0|    8|          0|
    |state_load_6_reg_744                 |   8|   0|    8|          0|
    |state_load_8_reg_754                 |   8|   0|    8|          0|
    |temp_1_reg_729                       |   8|   0|    8|          0|
    |temp_2_reg_739                       |   8|   0|    8|          0|
    |temp_3_reg_749                       |   8|   0|    8|          0|
    |tmp_6_reg_770                        |   3|   0|    5|          2|
    |xor_ln328_1_reg_801                  |   8|   0|    8|          0|
    |xor_ln331_reg_806                    |   8|   0|    8|          0|
    |zext_ln275_reg_700                   |   3|   0|    6|          3|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 174|   0|  187|         13|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    Cipher    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    Cipher    | return value |
|state_address0     | out |    4|  ap_memory |     state    |     array    |
|state_ce0          | out |    1|  ap_memory |     state    |     array    |
|state_we0          | out |    1|  ap_memory |     state    |     array    |
|state_d0           | out |    8|  ap_memory |     state    |     array    |
|state_q0           |  in |    8|  ap_memory |     state    |     array    |
|state_address1     | out |    4|  ap_memory |     state    |     array    |
|state_ce1          | out |    1|  ap_memory |     state    |     array    |
|state_we1          | out |    1|  ap_memory |     state    |     array    |
|state_d1           | out |    8|  ap_memory |     state    |     array    |
|state_q1           |  in |    8|  ap_memory |     state    |     array    |
|RoundKey_address0  | out |    8|  ap_memory |   RoundKey   |     array    |
|RoundKey_ce0       | out |    1|  ap_memory |   RoundKey   |     array    |
|RoundKey_q0        |  in |    8|  ap_memory |   RoundKey   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

