{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721327858038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721327858039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 14:37:37 2024 " "Processing started: Thu Jul 18 14:37:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721327858039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327858039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327858039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721327858417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721327858417 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement LogicalStep_Lab4_top.vhd(170) " "VHDL syntax error at LogicalStep_Lab4_top.vhd(170) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 170 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868013 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement LogicalStep_Lab4_top.vhd(171) " "VHDL syntax error at LogicalStep_Lab4_top.vhd(171) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 171 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement LogicalStep_Lab4_top.vhd(172) " "VHDL syntax error at LogicalStep_Lab4_top.vhd(172) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 172 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement LogicalStep_Lab4_top.vhd(173) " "VHDL syntax error at LogicalStep_Lab4_top.vhd(173) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 173 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement LogicalStep_Lab4_top.vhd(174) " "VHDL syntax error at LogicalStep_Lab4_top.vhd(174) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 174 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement LogicalStep_Lab4_top.vhd(175) " "VHDL syntax error at LogicalStep_Lab4_top.vhd(175) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 175 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement LogicalStep_Lab4_top.vhd(176) " "VHDL syntax error at LogicalStep_Lab4_top.vhd(176) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 176 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868014 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement LogicalStep_Lab4_top.vhd(177) " "VHDL syntax error at LogicalStep_Lab4_top.vhd(177) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 177 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file logicalstep_lab4_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868014 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Moore_Machine.vhd " "Can't analyze file -- file Moore_Machine.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721327868017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Example-SM " "Found design unit 1: State_Machine_Example-SM" {  } { { "State_Machine_Example.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/State_Machine_Example.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721327868021 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Example " "Found entity 1: State_Machine_Example" {  } { { "State_Machine_Example.vhd" "" { Text "C:/Users/ilashari/ECE-124/Lab4/State_Machine_Example.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721327868021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868021 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721327868116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 18 14:37:48 2024 " "Processing ended: Thu Jul 18 14:37:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721327868116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721327868116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721327868116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868116 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721327868725 ""}
