N. G. Anderson, Information Acquisition at the Nanoscale: Fundamental Considerations, IEEE Transactions on Nanotechnology, v.7 n.5, p.521-526, September 2008[doi>10.1109/TNANO.2008.926572]
Chen, Y., Jung, G. Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits.Nanotechnol. 14, 4, 462--468.
Chen, Y., Ohlberg, D. A. A., et al. 2003. Nanoscale molecular-switch devices fabricated by imprint lithography.Appl. Phys. Lett. 82, 10, 1610--1612.
Jianwei Dai , Lei Wang , Fabrizio Lombardi, An information-theoretic analysis of quantum-dot cellular automata for defect tolerance, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.3, p.1-19, August 2010[doi>10.1145/1777401.1777402]
André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]
A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]
A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]
Mian Dong , Lin Zhong, Nanowire crossbar logic and standard cell-based integration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.8, p.997-1007, August 2009[doi>10.1109/TVLSI.2008.2002303]
Edler, J. and Hill, M. D. Dinero IV trace-driven uniprocessor cache simulator, http://www.cs.wisc.edu/~markhill/DineroIV/.
Gojman, B., Rubin, R., Pilotto, C., DeHon, A., and Tanamoto, T. 2006. 3D nanowire-based programmable logic. InProceedings of the International Conference on Nano-Networks. 1--5.
Jie Han , P. Jonker, A system architecture solution for unreliable nanoelectronic devices, IEEE Transactions on Nanotechnology, v.1 n.4, p.201-208, December 2002[doi>10.1109/TNANO.2002.807393]
Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K-Y., and Lieber, C. M. 2011. Logic gates and computation from assembled nanowire building blocks.Science 294, 5545, 1313--1317.
C. M. Jeffery , R. J.O. Figueiredo, Hierarchical fault tolerance for nanoscale memories, IEEE Transactions on Nanotechnology, v.5 n.4, p.407-414, July 2006[doi>10.1109/TNANO.2006.877431]
Koren, I., Koren, Z. and Stapper, C. H. 1994. A statistical study of defect maps of large area VLSI IC’s.IEEE Trans. VLSI Syst. 2,2, 249--256.
Kuekes, P. J., Robinett, W., Seroussi, G., and Williams, R. S. 2005. Defect-tolerant demultiplexers for nano-electronics constructed from error-correcting codes.Appl. Phys. A. 80, 6, 1161--1164.
Myung-Hyun Lee , Young Kwan Kim , Yoon-Hwa Choi, A defect-tolerant memory architecture for molecular electronics, IEEE Transactions on Nanotechnology, v.3 n.1, p.152-157, March 2004[doi>10.1109/TNANO.2004.824011]
Lent, C. S., Tougaw, P. D., Porod, W. and Bernstein, G. H. 1993. Quantum cellular automata.Nanotechnology 4, 4, 49--57.
Dmitri B. Strukov , Konstantin K. Likharev, Prospects for the development of digital CMOL circuits, Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures, p.109-116, October 21-22, 2007[doi>10.1109/NANOARCH.2007.4400865]
Xiaojun Ma , Jing Huang , Fabrizio Lombardi, A model for computing and energy dissipation of molecular QCA devices and circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-30, January 2008[doi>10.1145/1324177.1324180]
Mao, V., Thusu, V., Dwyer, C., and Chakrabarty, K. 2009. Connecting fabrication defects to fault models and SPICE simulations for DNA self-assembled nanoelectronics.IET Comput. Digital Tech. 3, 6, 553--569.
R. Martel , V. Derycke , J. Appenzeller , S. Wind , Ph. Avouris, Carbon nanotube field-effect transistors and logic circuits, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513944]
Mazumder, P., Kulkarni, S., Bhattacharya, M., Sun, J. P., and Haddad, G. I. 1998. Digital circuit applications of resonant tunneling devices.Proc. IEEE 86, 4, 664--686.
McCreery, R. L. and Bergren, A. J. 2009. Progress with molecular electronic junctions: meeting experimental challenges in design and fabrication.Adv. Mater. 21, 43, 4303C4322.
Milenkovic, A. and Milenkovic, M. 2003. Exploiting streams in instruction and data address trace compression. InProceedings of the IEEE Annual Workshop on Workload Characterization. 99--107.
Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of the roadmap. InProceedings of the International Test Conference. 1201--1211.
Helia Naeimi , Andre DeHon, Fault Secure Encoder and Decoder for Memory Applications, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.409-417, September 26-28, 2007
Naeimi, H. and DeHon, A. 2008. Fault-tolerant sub-lithographic design with rollback recovery.Nanotechnology, 1--17.
Nakajima, A., Futatsugi, T., Kosemura, K., Fukano, T., and Yokoyama, N. 1997. Room temperature operation of Si single-electron memory with self-aligned floating dot gate.Appl. Phys. Lett. 70, 13, 1742--1744.
Somnath Paul , Swarup Bhunia, MBARC: a scalable memory based reconfigurable computing framework for nanoscale devices, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
T. Pro , J. Buckley , K. Huang , A. Calborean , M. Gely , G. Delapierre , G. Ghibaudo , F. Duclairoir , J. -C. Marchon , E. Jalaguier , P. Maldivi , B. De Salvo , S. Deleonibus, Investigation of Hybrid Molecular/Silicon Memories With Redox-Active Molecules Acting as Storage Media, IEEE Transactions on Nanotechnology, v.8 n.2, p.204-213, March 2009[doi>10.1109/TNANO.2008.2009875]
Purser, M. 1994.Introduction to Error-Correcting Codes. Artech House Publishers.
Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect.Nanotechnology 18, 3, 035204.
SPEC CPU2000. http://www.spec.org/cpu/.
Fei Sun , Tong Zhang, Defect and Transient Fault-Tolerant System Design for Hybrid CMOS/Nanodevice Digital Memories, IEEE Transactions on Nanotechnology, v.6 n.3, p.341-351, May 2007[doi>10.1109/TNANO.2007.893572]
M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA
Weiguo Tang , Lei Wang , Fabrizio Lombardi, A defect/error-tolerant nanosystem architecture for DSP, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.4, p.1-22, November 2009[doi>10.1145/1629091.1629094]
Van Hal, P. A., Smits E., et al. 2008. Upscaling, integration and electrical characterization of molecular junctions.Nat. Nanotechnol. 3, 749--754.
Von Neumann, J. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. InAutomata Studies, C. Shannon and J. McCarthy Eds., Princeton University Press.
Wang, S. and Wang, L. 2008. A defect-tolerant memory nanoarchitecture exploiting hybrid redundancy. InProceedings of the IEEE International Conference on Nanotechnology. 707--710.
Shuo Wang , Lei Wang, Exploiting memory soft redundancy for joint improvement of error tolerance and access efficiency, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.8, p.973-982, August 2009[doi>10.1109/TVLSI.2008.2001743]
Teng Wang , Zhenghua Qi , Csaba Andras Moritz, Opportunities and challenges in application-tuned circuits and architectures based on nanodevices, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977161]
Wang, T., Ben-Naser, M., Guo, Y., and Moritz, C. A. 2005. Wire-streaming processor on 2-D nanowire fabrics. InProceedings of Nanotech’08. Nano Science and Technology Institute.
Williams, S. and Kuekes, P. 2001 Demultiplexer for a molecular wire crossbar network. U.S. Patent 6 256 767.
Wu, J. and Choi, M. 2010 Memristor lookup table (MLUT)-based asynchronous nanowire crossbar architecture. InProceedings of the IEEE Conference on Nanotechnology. 1100--1103.
Wu, W., Jung, G.-Y., et al. 2005. One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography.Appl. Phys. A 80, 6, 1173--1178.
Yadunandana Yellambalase , Minsu Choi , Yong-Bin Kim, Inherited Redundancy and Configurability Utilization for Repairing Nanowire Crossbars with Clustered Defects, Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems, p.98-106, October 04-06, 2006[doi>10.1109/DFT.2006.37]
