# compile vhdl design source files
vhdl xil_defaultlib  "../../../Adder1.srcs/sources_1/imports/__adder1 source files__/Adder1.vhd"
vhdl xil_defaultlib  "../../../Adder1.srcs/sim_1/imports/__adder1 source files__/Adder1_tb.vhd"

# Do not sort compile order
nosort
