--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48674 paths analyzed, 1594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.640ns.
--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/coeff00_8 (SLICE_X26Y136.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff00_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.640ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<6>
                                                       inst_streamScaler/yScaleAmount_6
    SLICE_X30Y135.G1     net (fanout=11)       0.806   inst_streamScaler/yScaleAmount<6>
    SLICE_X30Y135.Y      Tilo                  0.195   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>11_INV_0
    DSP48_X1Y32.B8       net (fanout=1)        0.579   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
    DSP48_X1Y32.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff00_mult0000
                                                       inst_streamScaler/Mmult_preCoeff00_mult0000
    SLICE_X26Y128.G1     net (fanout=1)        0.691   inst_streamScaler/preCoeff00_mult0000<1>
    SLICE_X26Y128.COUT   Topcyg                0.561   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<15>
    SLICE_X26Y136.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<15>
    SLICE_X26Y136.CLK    Tcinck                0.423   inst_streamScaler/coeff00<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<16>
                                                       inst_streamScaler/coeff00_8
    -------------------------------------------------  ---------------------------
    Total                                      8.640ns (6.564ns logic, 2.076ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff00_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.568ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<6>
                                                       inst_streamScaler/yScaleAmount_6
    DSP48_X1Y32.B7       net (fanout=11)       1.508   inst_streamScaler/yScaleAmount<6>
    DSP48_X1Y32.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff00_mult0000
                                                       inst_streamScaler/Mmult_preCoeff00_mult0000
    SLICE_X26Y128.G1     net (fanout=1)        0.691   inst_streamScaler/preCoeff00_mult0000<1>
    SLICE_X26Y128.COUT   Topcyg                0.561   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<15>
    SLICE_X26Y136.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<15>
    SLICE_X26Y136.CLK    Tcinck                0.423   inst_streamScaler/coeff00<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<16>
                                                       inst_streamScaler/coeff00_8
    -------------------------------------------------  ---------------------------
    Total                                      8.568ns (6.369ns logic, 2.199ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff00_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.465ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<6>
                                                       inst_streamScaler/yScaleAmount_6
    SLICE_X30Y135.G1     net (fanout=11)       0.806   inst_streamScaler/yScaleAmount<6>
    SLICE_X30Y135.Y      Tilo                  0.195   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>11_INV_0
    DSP48_X1Y32.B8       net (fanout=1)        0.579   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
    DSP48_X1Y32.P2       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff00_mult0000
                                                       inst_streamScaler/Mmult_preCoeff00_mult0000
    SLICE_X26Y129.F2     net (fanout=1)        0.590   inst_streamScaler/preCoeff00_mult0000<2>
    SLICE_X26Y129.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<2>_INV_0
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<15>
    SLICE_X26Y136.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<15>
    SLICE_X26Y136.CLK    Tcinck                0.423   inst_streamScaler/coeff00<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<16>
                                                       inst_streamScaler/coeff00_8
    -------------------------------------------------  ---------------------------
    Total                                      8.465ns (6.490ns logic, 1.975ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/coeff00_7 (SLICE_X26Y135.CIN), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff00_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.606ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<6>
                                                       inst_streamScaler/yScaleAmount_6
    SLICE_X30Y135.G1     net (fanout=11)       0.806   inst_streamScaler/yScaleAmount<6>
    SLICE_X30Y135.Y      Tilo                  0.195   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>11_INV_0
    DSP48_X1Y32.B8       net (fanout=1)        0.579   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
    DSP48_X1Y32.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff00_mult0000
                                                       inst_streamScaler/Mmult_preCoeff00_mult0000
    SLICE_X26Y128.G1     net (fanout=1)        0.691   inst_streamScaler/preCoeff00_mult0000<1>
    SLICE_X26Y128.COUT   Topcyg                0.561   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CLK    Tcinck                0.478   inst_streamScaler/coeff00<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<15>
                                                       inst_streamScaler/coeff00_7
    -------------------------------------------------  ---------------------------
    Total                                      8.606ns (6.530ns logic, 2.076ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff00_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.534ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<6>
                                                       inst_streamScaler/yScaleAmount_6
    DSP48_X1Y32.B7       net (fanout=11)       1.508   inst_streamScaler/yScaleAmount<6>
    DSP48_X1Y32.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff00_mult0000
                                                       inst_streamScaler/Mmult_preCoeff00_mult0000
    SLICE_X26Y128.G1     net (fanout=1)        0.691   inst_streamScaler/preCoeff00_mult0000<1>
    SLICE_X26Y128.COUT   Topcyg                0.561   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CLK    Tcinck                0.478   inst_streamScaler/coeff00<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<15>
                                                       inst_streamScaler/coeff00_7
    -------------------------------------------------  ---------------------------
    Total                                      8.534ns (6.335ns logic, 2.199ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff00_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.431ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<6>
                                                       inst_streamScaler/yScaleAmount_6
    SLICE_X30Y135.G1     net (fanout=11)       0.806   inst_streamScaler/yScaleAmount<6>
    SLICE_X30Y135.Y      Tilo                  0.195   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>11_INV_0
    DSP48_X1Y32.B8       net (fanout=1)        0.579   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
    DSP48_X1Y32.P2       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff00_mult0000
                                                       inst_streamScaler/Mmult_preCoeff00_mult0000
    SLICE_X26Y129.F2     net (fanout=1)        0.590   inst_streamScaler/preCoeff00_mult0000<2>
    SLICE_X26Y129.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<2>_INV_0
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CLK    Tcinck                0.478   inst_streamScaler/coeff00<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<15>
                                                       inst_streamScaler/coeff00_7
    -------------------------------------------------  ---------------------------
    Total                                      8.431ns (6.456ns logic, 1.975ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/coeff00_6 (SLICE_X26Y135.CIN), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff00_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.551ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<6>
                                                       inst_streamScaler/yScaleAmount_6
    SLICE_X30Y135.G1     net (fanout=11)       0.806   inst_streamScaler/yScaleAmount<6>
    SLICE_X30Y135.Y      Tilo                  0.195   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>11_INV_0
    DSP48_X1Y32.B8       net (fanout=1)        0.579   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
    DSP48_X1Y32.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff00_mult0000
                                                       inst_streamScaler/Mmult_preCoeff00_mult0000
    SLICE_X26Y128.G1     net (fanout=1)        0.691   inst_streamScaler/preCoeff00_mult0000<1>
    SLICE_X26Y128.COUT   Topcyg                0.561   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CLK    Tcinck                0.423   inst_streamScaler/coeff00<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<14>
                                                       inst_streamScaler/coeff00_6
    -------------------------------------------------  ---------------------------
    Total                                      8.551ns (6.475ns logic, 2.076ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff00_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.479ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<6>
                                                       inst_streamScaler/yScaleAmount_6
    DSP48_X1Y32.B7       net (fanout=11)       1.508   inst_streamScaler/yScaleAmount<6>
    DSP48_X1Y32.P1       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff00_mult0000
                                                       inst_streamScaler/Mmult_preCoeff00_mult0000
    SLICE_X26Y128.G1     net (fanout=1)        0.691   inst_streamScaler/preCoeff00_mult0000<1>
    SLICE_X26Y128.COUT   Topcyg                0.561   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<1>_INV_0
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>
    SLICE_X26Y129.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CLK    Tcinck                0.423   inst_streamScaler/coeff00<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<14>
                                                       inst_streamScaler/coeff00_6
    -------------------------------------------------  ---------------------------
    Total                                      8.479ns (6.280ns logic, 2.199ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff00_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.376ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y128.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<6>
                                                       inst_streamScaler/yScaleAmount_6
    SLICE_X30Y135.G1     net (fanout=11)       0.806   inst_streamScaler/yScaleAmount<6>
    SLICE_X30Y135.Y      Tilo                  0.195   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>11_INV_0
    DSP48_X1Y32.B8       net (fanout=1)        0.579   inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>
    DSP48_X1Y32.P2       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff00_mult0000
                                                       inst_streamScaler/Mmult_preCoeff00_mult0000
    SLICE_X26Y129.F2     net (fanout=1)        0.590   inst_streamScaler/preCoeff00_mult0000<2>
    SLICE_X26Y129.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<2>_INV_0
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>
    SLICE_X26Y130.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>
    SLICE_X26Y131.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>
    SLICE_X26Y132.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>
    SLICE_X26Y133.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<2>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>
    SLICE_X26Y134.COUT   Tbyp                  0.089   inst_streamScaler/coeff00<4>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>
    SLICE_X26Y135.CLK    Tcinck                0.423   inst_streamScaler/coeff00<6>
                                                       inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<14>
                                                       inst_streamScaler/coeff00_6
    -------------------------------------------------  ---------------------------
    Total                                      8.376ns (6.401ns logic, 1.975ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculated_to/RAMB16_S36_inst2 (RAMB16_X2Y12.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               test_fixed_melexis_addr_3 (FF)
  Destination:          tfm_inst/inst_calculated_to/RAMB16_S36_inst2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.912 - 0.906)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: test_fixed_melexis_addr_3 to tfm_inst/inst_calculated_to/RAMB16_S36_inst2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y100.XQ     Tcko                  0.313   test_fixed_melexis_addr<3>
                                                       test_fixed_melexis_addr_3
    RAMB16_X2Y12.ADDRA8  net (fanout=2)        0.335   test_fixed_melexis_addr<3>
    RAMB16_X2Y12.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_calculated_to/RAMB16_S36_inst2
                                                       tfm_inst/inst_calculated_to/RAMB16_S36_inst2
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.009ns logic, 0.335ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculated_to/RAMB16_S36_inst2 (RAMB16_X2Y12.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               test_fixed_melexis_addr_8 (FF)
  Destination:          tfm_inst/inst_calculated_to/RAMB16_S36_inst2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.912 - 0.904)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: test_fixed_melexis_addr_8 to tfm_inst/inst_calculated_to/RAMB16_S36_inst2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y102.YQ     Tcko                  0.331   test_fixed_melexis_addr<9>
                                                       test_fixed_melexis_addr_8
    RAMB16_X2Y12.ADDRA13 net (fanout=2)        0.346   test_fixed_melexis_addr<8>
    RAMB16_X2Y12.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_calculated_to/RAMB16_S36_inst2
                                                       tfm_inst/inst_calculated_to/RAMB16_S36_inst2
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.009ns logic, 0.346ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculated_to/RAMB16_S36_inst2 (RAMB16_X2Y12.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               test_fixed_melexis_addr_7 (FF)
  Destination:          tfm_inst/inst_calculated_to/RAMB16_S36_inst2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.912 - 0.906)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: test_fixed_melexis_addr_7 to tfm_inst/inst_calculated_to/RAMB16_S36_inst2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y100.XQ     Tcko                  0.331   test_fixed_melexis_addr<7>
                                                       test_fixed_melexis_addr_7
    RAMB16_X2Y12.ADDRA12 net (fanout=2)        0.386   test_fixed_melexis_addr<7>
    RAMB16_X2Y12.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_calculated_to/RAMB16_S36_inst2
                                                       tfm_inst/inst_calculated_to/RAMB16_S36_inst2
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.009ns logic, 0.386ns route)
                                                       (2.3% logic, 97.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y19.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y18.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    8.640|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 48674 paths, 0 nets, and 2690 connections

Design statistics:
   Minimum period:   8.640ns{1}   (Maximum frequency: 115.741MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep  1 15:19:45 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 503 MB



