// Seed: 4153737943
module module_0 (
    input wand  id_0,
    input uwire id_1,
    input wand  id_2
);
  logic [7:0] id_4;
  assign id_5 = -1;
  uwire id_6 = id_4[-1] ? -1'b0 : id_2;
  wire  id_7 = id_7;
  assign module_1.id_0 = 0;
  if (-1) wand id_8 = id_6;
  parameter id_9 = 1'b0;
endmodule
module module_1 (
    input wor   id_0,
    input tri   id_1,
    input logic id_2
);
  logic id_4;
  tri0  id_5 = "" & 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  always id_4 = id_2;
  initial id_4 <= id_4;
  wire id_6;
  wire id_7;
  assign id_5 = -1;
endmodule
