# Reading D:/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do vga_red_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/vga_red {D:/vga_red/vga_red.v}
# Model Technology ModelSim ALTERA vlog 6.6c Compiler 2010.08 Aug 24 2010
# -- Compiling module vga_red
# ** Error: D:/vga_red/vga_red.v(29): Undefined variable: clk0.
# ** Error: D:/altera/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./vga_red_run_msim_rtl_verilog.do line 8
# D:/altera/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/vga_red {D:/vga_red/vga_red.v}"
