
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.06

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _85141_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.50    1.50 ^ input external delay
    65    0.63    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ _85141_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.50   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _85141_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.21    0.21   library removal time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  1.29   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.36    0.36 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dc_diff_doe (net)
                  0.06    0.00    0.36 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.50    1.50 ^ input external delay
    65    0.63    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.50   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    7.51   library recovery time
                                  7.51   data required time
-----------------------------------------------------------------------------
                                  7.51   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  6.01   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    62    0.74    1.39    1.28    1.28 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.39    0.00    1.28 ^ _46623_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.04    0.41    0.26    1.54 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _04423_ (net)
                  0.41    0.00    1.54 v _46685_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.23    0.35    1.89 v _46685_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _04446_ (net)
                  0.23    0.00    1.89 v _46686_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.07    0.17    0.26    2.15 v _46686_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _04447_ (net)
                  0.17    0.00    2.15 v _47788_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    32    0.45    0.98    0.74    2.89 v _47788_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _22541_[0] (net)
                  0.98    0.00    2.89 v _80030_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.20    0.72    3.61 ^ _80030_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _32409_[0] (net)
                  0.20    0.00    3.61 ^ _80031_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.45    4.06 v _80031_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _32411_[0] (net)
                  0.18    0.00    4.06 v _80032_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.53    4.59 ^ _80032_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _32415_[0] (net)
                  0.16    0.00    4.59 ^ _80033_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    5.03 v _80033_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _32417_[0] (net)
                  0.16    0.00    5.03 v _54820_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    5.09 ^ _54820_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _44486_[0] (net)
                  0.07    0.00    5.09 ^ _84365_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.24    0.43    5.52 v _84365_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _44488_[0] (net)
                  0.24    0.00    5.52 v _66255_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.24    5.77 v _66255_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _13682_ (net)
                  0.08    0.00    5.77 v _66256_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.36    0.22    5.99 ^ _66256_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _13683_ (net)
                  0.36    0.00    5.99 ^ _66281_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     3    0.03    0.23    0.15    6.15 v _66281_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _13706_ (net)
                  0.23    0.00    6.15 v _66306_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.37    0.26    6.40 ^ _66306_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _13727_ (net)
                  0.37    0.00    6.40 ^ _66307_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.07    6.47 v _66307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _13728_ (net)
                  0.13    0.00    6.47 v _66308_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.27    0.18    6.65 ^ _66308_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _13729_ (net)
                  0.27    0.00    6.65 ^ _66323_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.10    6.75 v _66323_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _13742_ (net)
                  0.14    0.00    6.75 v _66324_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.14    6.89 ^ _66324_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _13743_ (net)
                  0.18    0.00    6.89 ^ _66325_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.26    7.15 v _66325_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _13744_ (net)
                  0.07    0.00    7.15 v _66326_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    7.35 v _66326_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01663_ (net)
                  0.07    0.00    7.35 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.35   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    7.41   library setup time
                                  7.41   data required time
-----------------------------------------------------------------------------
                                  7.41   data required time
                                 -7.35   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.50    1.50 ^ input external delay
    65    0.63    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.50   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    7.51   library recovery time
                                  7.51   data required time
-----------------------------------------------------------------------------
                                  7.51   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  6.01   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    62    0.74    1.39    1.28    1.28 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.39    0.00    1.28 ^ _46623_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.04    0.41    0.26    1.54 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _04423_ (net)
                  0.41    0.00    1.54 v _46685_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.23    0.35    1.89 v _46685_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _04446_ (net)
                  0.23    0.00    1.89 v _46686_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.07    0.17    0.26    2.15 v _46686_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _04447_ (net)
                  0.17    0.00    2.15 v _47788_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    32    0.45    0.98    0.74    2.89 v _47788_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _22541_[0] (net)
                  0.98    0.00    2.89 v _80030_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.20    0.72    3.61 ^ _80030_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _32409_[0] (net)
                  0.20    0.00    3.61 ^ _80031_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.45    4.06 v _80031_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _32411_[0] (net)
                  0.18    0.00    4.06 v _80032_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.53    4.59 ^ _80032_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _32415_[0] (net)
                  0.16    0.00    4.59 ^ _80033_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    5.03 v _80033_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _32417_[0] (net)
                  0.16    0.00    5.03 v _54820_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    5.09 ^ _54820_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _44486_[0] (net)
                  0.07    0.00    5.09 ^ _84365_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.24    0.43    5.52 v _84365_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _44488_[0] (net)
                  0.24    0.00    5.52 v _66255_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.24    5.77 v _66255_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _13682_ (net)
                  0.08    0.00    5.77 v _66256_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.36    0.22    5.99 ^ _66256_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _13683_ (net)
                  0.36    0.00    5.99 ^ _66281_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     3    0.03    0.23    0.15    6.15 v _66281_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _13706_ (net)
                  0.23    0.00    6.15 v _66306_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.37    0.26    6.40 ^ _66306_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _13727_ (net)
                  0.37    0.00    6.40 ^ _66307_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.07    6.47 v _66307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _13728_ (net)
                  0.13    0.00    6.47 v _66308_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.27    0.18    6.65 ^ _66308_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _13729_ (net)
                  0.27    0.00    6.65 ^ _66323_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.10    6.75 v _66323_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _13742_ (net)
                  0.14    0.00    6.75 v _66324_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.14    6.89 ^ _66324_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _13743_ (net)
                  0.18    0.00    6.89 ^ _66325_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.26    7.15 v _66325_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _13744_ (net)
                  0.07    0.00    7.15 v _66326_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    7.35 v _66326_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01663_ (net)
                  0.07    0.00    7.35 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.35   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    7.41   library setup time
                                  7.41   data required time
-----------------------------------------------------------------------------
                                  7.41   data required time
                                 -7.35   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e+00   2.09e-01   2.58e-06   1.33e+00   9.0%
Combinational          9.23e+00   4.17e+00   8.48e-06   1.34e+01  91.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e+01   4.38e+00   1.11e-05   1.47e+01 100.0%
                          70.3%      29.7%       0.0%
