/* SPDX-License-Identifier: GPL-2.0 */
/* Texas DS90UB635 serializer bindings
 *
 * DS90UB635-Q1 FPD-Link III 4.16-Gbps Serializer With CSI-2 Interface
 * for 2.3MP/60fps Cameras, RADAR, and Other Sensors
 */
#ifndef __DT_BINDINGS_INTERCONNECT_TI_DS90UB635_H
#define __DT_BINDINGS_INTERCONNECT_TI_DS90UB635_H

/** Device ID Register (Address 0x00), R/W */
#define TI_DS90UB635_DEVICE_ID_REG             0x00
#define TI_DS90UB635_DEVICE_ID_MASK            0xFE
#define TI_DS90UB635_DEVICE_ID_SER_ID_OVERRIDE 0x01

/** RESET_CTL Register (Address 0x01), R/W */
#define TI_DS90UB635_RESET_CTL_REG              0x01
#define TI_DS90UB635_RESET_CTL_RESTART_AUTOLOAD 0x04
#define TI_DS90UB635_RESET_CTL_DIGITAL_RESET_1  0x02
#define TI_DS90UB635_RESET_CTL_DIGITAL_RESET_0  0x01

/** General_CFG (Address 0x02), RW */
#define TI_DS90UB635_GENERAL_CFG_REG       0x02
#define TI_DS90UB635_GENERAL_CFG_CONTS_CLK 0x40

#define TI_DS90UB635_GENERAL_CFG_CSI_LANE_SEL_MASK 0x30
#define TI_DS90UB635_GENERAL_CFG_CSI_SEL_1_LANE    0x00
#define TI_DS90UB635_GENERAL_CFG_CSI_SEL_2_LANE    0x10 // 0x10 = (0b01 << 4)
#define TI_DS90UB635_GENERAL_CFG_CSI_SEL_4_LANE    0x30 // 0x30 = (0b11 << 4)

#define TI_DS90UB635_GENERAL_CFG_CRC_TX_GEN_ENABLE 0x02

#define TI_DS90UB635_GENERAL_CFG_I2C_STRAP_MODE_MASK 0x01
#define TI_DS90UB635_GENERAL_CFG_I2C_STRAP_MODE_3V3  0x00
#define TI_DS90UB635_GENERAL_CFG_I2C_STRAP_MODE_1V8  0x01

/** MODE_SEL (Address 0x03), R/W */
#define TI_DS90UB635_MODE_SEL_REG                 0x03
#define TI_DS90UB635_MODE_SEL_MODE_OV_FROM_PIN    0x00
#define TI_DS90UB635_MODE_SEL_MODE_OV_FROM_REG    0x10 // 0x10 = (0b01 << 4)
#define TI_DS90UB635_MODE_SEL_MODE_DONE_FLAG_MASK 0x08

#define TI_DS90UB635_MODE_SEL_MODE_MASK           0x07
#define TI_DS90UB635_MODE_SEL_MODE_CSI2_SYNC      0b000
#define TI_DS90UB635_MODE_SEL_MODE_CSI2_EXT_CLOCK 0b010
#define TI_DS90UB635_MODE_SEL_MODE_CSI2_INT_CLOCK 0b011
#define TI_DS90UB635_MODE_SEL_MODE_CSI2_DWP_CLOCK 0b101

/** BC_MODE_SELECT (Address 0x04), R/W */
#define TI_DS90UB635_BC_MODE_SELECT_REG              0x04
#define TI_DS90UB635_BC_MODE_SELECT_OVERWRITE_100M   0x04
#define TI_DS90UB635_BC_MODE_SELECT_OVERWRITE_75M    0x02
#define TI_DS90UB635_BC_MODE_SELECT_DVP_MODE_OVER_EN 0x01

/** PLLCLK_CTRL Register (Address 0x05), R/W */
#define TI_DS90UB635_PLLCLK_CTRL_REG 0x05

/** CLKOUT_CTRL0 (Address 0x06), R/W */
#define TI_DS90UB635_CLKOUT_CTRL0_REG 0x06

/** CLKOUT_CTRL1 (Address 0x07), R/W */
#define TI_DS90UB635_CLKOUT_CTRL1_REG 0x07

/** BCC_WATCHDOG (Address 0x08), R/W */
#define TI_DS90UB635_BCC_WATCHDOG_REG 0x08

/** I2C_CONTROL1 (Address 0x09), R/W */
#define TI_DS90UB635_I2C_CONTROL1_REG 0x09

/** I2C_CONTROL2 (Address 0x0A), R/W */
#define TI_DS90UB635_I2C_CONTROL2_REG 0x0A

/** SCL_HIGH_TIME (Address 0x0B), R/W */
#define TI_DS90UB635_SCL_HIGH_TIME_REG 0x0B

/** SCL_LOW_TIME (Address 0x0C), R/W */
#define TI_DS90UB635_SCL_LOW_TIME_REG 0x0C

/** LOCAL_GPIO_DATA (Address 0x0D), R/W */
#define TI_DS90UB635_LOCAL_GPIO_DATA_REG 0x0D

/** GPIO_INPUT_CTRL (Address 0x0E), R/W */
#define TI_DS90UB635_GPIO_INPUT_CTRL_REG          0x0E
#define TI_DS90UB635_GPIO_INPUT_CTRL_OUT_MASK     0xF0
#define TI_DS90UB635_GPIO_INPUT_CTRL_OUT_SHIFT    4
#define TI_DS90UB635_GPIO_INPUT_CTRL_GPIO3_OUT_EN 0x80 // 0x80 = (0x08 << 4)
#define TI_DS90UB635_GPIO_INPUT_CTRL_GPIO2_OUT_EN 0x40 // 0x40 = (0x04 << 4)
#define TI_DS90UB635_GPIO_INPUT_CTRL_GPIO1_OUT_EN 0x20 // 0x20 = (0x02 << 4)
#define TI_DS90UB635_GPIO_INPUT_CTRL_GPIO0_OUT_EN 0x10 // 0x10 = (0x01 << 4)

#define TI_DS90UB635_GPIO_INPUT_CTRL_IN_MASK     0x0F
#define TI_DS90UB635_GPIO_INPUT_CTRL_GPIO3_IN_EN 0x08
#define TI_DS90UB635_GPIO_INPUT_CTRL_GPIO2_IN_EN 0x04
#define TI_DS90UB635_GPIO_INPUT_CTRL_GPIO1_IN_EN 0x02
#define TI_DS90UB635_GPIO_INPUT_CTRL_GPIO0_IN_EN 0x01

/** DVP_CFG (Address 0x10), R/W */
#define TI_DS90UB635_DVP_CFG_REG 0x10

/** DVP_DT (Address 0x11), R/W */
#define TI_DS90UB635_DVP_DT_REG 0x11

/** FORCE_BIST_ERR (Address 0x13), R/W */
#define TI_DS90UB635_FORCE_BIST_ERR_REG 0x13

/** REMOTE_BIST_CTRL (Address 0x14), R/W */
#define TI_DS90UB635_REMOTE_BIST_CTRL_REG 0x14

/** SENSOR_VGAIN (Address 0x15), R/W */
#define TI_DS90UB635_SENSOR_VGAIN_REG 0x15

/** SENSOR_TGAIN (Address 0x16), R/W */
#define TI_DS90UB635_SENSOR_TGAIN_REG 0x16

/** SENSOR_CTRL0 (Address 0x17), R/W */
#define TI_DS90UB635_SENSOR_CTRL0_REG               0x17
#define TI_DS90UB635_SENSOR_CTRL0_SENSOR_EN         0x0C
#define TI_DS90UB635_SENSOR_CTRL0_SENSE_V_GPIO_OFF  0x00
#define TI_DS90UB635_SENSOR_CTRL0_SENSE_V_GPIO0     0x01
#define TI_DS90UB635_SENSOR_CTRL0_SENSE_V_GPIO1     0x10
#define TI_DS90UB635_SENSOR_CTRL0_SENSE_V_GPIO_BOTH 0x11

/** SENSOR_CTRL1 (Address 0x18), R/W */
#define TI_DS90UB635_SENSOR_CTRL1_REG 0x18

/** SENSOR_V0_THRESH (Address 0x19), R/W */
#define TI_DS90UB635_SENSOR_V0_THRESH_REG 0x19

/** SENSOR_V1_THRESH (Address 0x1A), R/W */
#define TI_DS90UB635_SENSOR_V1_THRESH_REG 0x1A

/** SENSOR_T_THRESH (Address 0x1B), R/W */
#define TI_DS90UB635_SENSOR_T_THRESH_REG 0x1B

/** ALARM_CSI_EN (Address 0x1C), R/W */
#define TI_DS90UB635_ALARM_CSI_EN_REG           0x1C
#define TI_DS90UB635_ALARM_CSI_NO_FV_EN         0x20
#define TI_DS90UB635_ALARM_CSI_DPHY_SYNC_ERR_EN 0x10
#define TI_DS90UB635_ALARM_CSI_DPHY_CTRL_ERR_EN 0x08
#define TI_DS90UB635_ALARM_CSI_ECC_2_EN         0x04
#define TI_DS90UB635_ALARM_CSI_CHKSUM_ERR_EN    0x02
#define TI_DS90UB635_ALARM_CSI_LENGTH_ERR_EN    0x01

/** ALARM_SENSE_EN (Address 0x1D), R/W */
#define TI_DS90UB635_ALARM_SENSE_EN_REG 0x1D

/** ALARM_BC_EN (Address 0x1E), R/W */
#define TI_DS90UB635_ALARM_BC_EN_REG 0x1E

/** CSI_POL_SEL (Address 0x20), R/W */
#define TI_DS90UB635_CSI_POL_SEL_REG 0x20

/** CSI_LP_POLARITY (Address 0x21), R/W */
#define TI_DS90UB635_CSI_LP_POLARITY_REG 0x21

/** CSI_EN_HSRX (Address 0x22), R/W */
#define TI_DS90UB635_CSI_EN_HSRX_REG 0x22

/** CSI_EN_LPRX (Address 0x23), R/W */
#define TI_DS90UB635_CSI_EN_LPRX_REG 0x23

/** CSI_EN_RXTERM (Address 0x24), R/W */
#define TI_DS90UB635_CSI_EN_RXTERM_REG 0x24

/** CSI_PKT_HDR_TINIT_CTRL (Address 0x31), R/W */
#define TI_DS90UB635_CSI_PKT_HDR_TINIT_CTRL_REG 0x31

/** BCC_CONFIG (Address 0x32), R/W */
#define TI_DS90UB635_BCC_CONFIG_REG 0x32

/** DATAPATH_CTL1 (Address 0x33), R/W */
#define TI_DS90UB635_DATAPATH_CTL1_REG              0x33
#define TI_DS90UB635_DATAPATH_CTL1_DCA_CRC_EN       0x04
#define TI_DS90UB635_DATAPATH_CTL1_FC_GPIO_DISABLED 0x00
#define TI_DS90UB635_DATAPATH_CTL1_FC_GPIO_EN_ONE   0x01
#define TI_DS90UB635_DATAPATH_CTL1_FC_GPIO_EN_TWO   0x10
#define TI_DS90UB635_DATAPATH_CTL1_FC_GPIO_EN_FOUR  0x11

/** REMOTE_PAR_CAP1 (Address 0x35), R/W */
#define TI_DS90UB635_REMOTE_PAR_CAP1_REG 0x35

/** DES_ID (Address 0x37), R/W */
#define TI_DS90UB635_DES_ID_REG    0x37
#define TI_DS90UB635_DES_ID_MASK   0xFE
#define TI_DS90UB635_DES_ID_FREEZE 0x01

/** TARGET_ID_0 (Address 0x39), R/W */
#define TI_DS90UB635_TARGET_ID_0_REG  0x39
#define TI_DS90UB635_TARGET_ID_0_MASK 0xFE

/** TARGET_ID_1 (Address 0x3A), R/W */
#define TI_DS90UB635_TARGET_ID_1_REG  0x3A
#define TI_DS90UB635_TARGET_ID_1_MASK 0xFE

/** TARGET_ID_2 (Address 0x3B), R/W */
#define TI_DS90UB635_TARGET_ID_2_REG  0x3B
#define TI_DS90UB635_TARGET_ID_2_MASK 0xFE

/** TARGET_ID_3 (Address 0x3C), R/W */
#define TI_DS90UB635_TARGET_ID_3_REG  0x3C
#define TI_DS90UB635_TARGET_ID_3_MASK 0xFE

/** TARGET_ID_4 (Address 0x3D), R/W */
#define TI_DS90UB635_TARGET_ID_4_REG  0x3D
#define TI_DS90UB635_TARGET_ID_4_MASK 0xFE

/** TARGET_ID_5 (Address 0x3E), R/W */
#define TI_DS90UB635_TARGET_ID_5_REG  0x3E
#define TI_DS90UB635_TARGET_ID_5_MASK 0xFE

/** TARGET_ID_6 (Address 0x3F), R/W */
#define TI_DS90UB635_TARGET_ID_6_REG  0x3F
#define TI_DS90UB635_TARGET_ID_6_MASK 0xFE

/** TARGET_ID_7 (Address 0x40), R/W */
#define TI_DS90UB635_TARGET_ID_7_REG  0x40
#define TI_DS90UB635_TARGET_ID_7_MASK 0xFE

/** TARGET_ID_ALIAS_0 (Address 0x41), R/W */
#define TI_DS90UB635_TARGET_ID_ALIAS_0_REG 0x41

/** TARGET_ID_ALIAS_1 (Address 0x42), R/W */
#define TI_DS90UB635_TARGET_ID_ALIAS_1_REG 0x42

/** TARGET_ID_ALIAS_2 (Address 0x43), R/W */
#define TI_DS90UB635_TARGET_ID_ALIAS_2_REG 0x43

/** TARGET_ID_ALIAS_3 (Address 0x44), R/W */
#define TI_DS90UB635_TARGET_ID_ALIAS_3_REG 0x44

/** TARGET_ID_ALIAS_4 (Address 0x45), R/W */
#define TI_DS90UB635_TARGET_ID_ALIAS_4_REG 0x45

/** TARGET_ID_ALIAS_5 (Address 0x46), R/W */
#define TI_DS90UB635_TARGET_ID_ALIAS_5_REG 0x46

/** TARGET_ID_ALIAS_6 (Address 0x47), R/W */
#define TI_DS90UB635_TARGET_ID_ALIAS_6_REG 0x47

/** TARGET_ID_ALIAS_7 (Address 0x48), R/W */
#define TI_DS90UB635_TARGET_ID_ALIAS_7_REG 0x48

/** BC_CTRL (Address 0x49), R/W */
#define TI_DS90UB635_BC_CTRL_REG                 0x49
#define TI_DS90UB635_BC_CTRL_BIST_CRC_ERR_CLR    0x20
#define TI_DS90UB635_BC_CTRL_CRC_ERR_CLR         0x08
#define TI_DS90UB635_BC_CTRL_LINK_DET_TIMER_MASK 0x07

/** REV_MASK_ID (Address 0x50), Read only */
#define TI_DS90UB635_REV_MASK_ID_REG           0x50
#define TI_DS90UB635_REV_MASK_REVISION_ID_MASK 0xF0
#define TI_DS90UB635_REV_MASK__ID_MASK         0x0F

/** Device STS (Address 0x51), Read only */
#define TI_DS90UB635_DEVICE_STS_REG                0x51
#define TI_DS90UB635_DEVICE_STS_CFG_CKSUM_STS_MASK 0x80
#define TI_DS90UB635_DEVICE_STS_CFG_INIT_DONE      0x40

/** GENERAL_STATUS (Address 0x52), Read only */
#define TI_DS90UB635_GENERAL_STATUS_REG                 0x52
#define TI_DS90UB635_GENERAL_STATUS_RX_LOCK_DETECT_MASK 0x40
#define TI_DS90UB635_GENERAL_STATUS_LINK_LOST_FLAG_MASK 0x10
#define TI_DS90UB635_GENERAL_STATUS_BIST_CRC_ERR_MASK   0x08
#define TI_DS90UB635_GENERAL_STATUS_HS_PLL_LOCK_MASK    0x04
#define TI_DS90UB635_GENERAL_STATUS_CRC_ERR_MASK        0x02
#define TI_DS90UB635_GENERAL_STATUS_LINK_DET_MASK       0x01

/** GPIO_PIN_STS For Input State Only (Address 0x53), Read only */
#define TI_DS90UB635_GPIO_PIN_STS_REG   0x53
#define TI_DS90UB635_GPIO_PIN_STS_MASK  0x0F
#define TI_DS90UB635_GPIO_PIN_STS_GPIO3 0x08
#define TI_DS90UB635_GPIO_PIN_STS_GPIO2 0x04
#define TI_DS90UB635_GPIO_PIN_STS_GPIO1 0x02
#define TI_DS90UB635_GPIO_PIN_STS_GPIO0 0x01

/** BIST_ERR_CNT (Address 0x54), Read only */
#define TI_DS90UB635_BIST_ERR_CNT_REG 0x54

/** CRC_ERR_CNT1 (Address 0x55), Read only */
#define TI_DS90UB635_CRC_ERR_CNT1_REG 0x55

/** CRC_ERR_CNT2 (Address 0x56), Read only */
#define TI_DS90UB635_CRC_ERR_CNT2_REG 0x56

/** SENSOR_STATUS (Address 0x57), Read only */
#define TI_DS90UB635_SENSOR_STATUS_REG 0x57

/** SENSOR_V0 (Address 0x58), Read only */
#define TI_DS90UB635_SENSOR_V0_REG 0x58

/** SENSOR_V1 (Address 0x59), Read only */
#define TI_DS90UB635_SENSOR_V1_REG 0x59

/** SENSOR_T (Address 0x5A), Read only */
#define TI_DS90UB635_SENSOR_T_REG 0x5A

/** CSI_ERR_CNT (Address 0x5C), Read only */
#define TI_DS90UB635_CSI_ERR_CNT_REG 0x5C

/** CSI_ERR_STATUS (Address 0x5D), Read only */
#define TI_DS90UB635_CSI_ERR_STATUS_REG               0x5D
#define TI_DS90UB635_CSI_ERR_STATUS_LINE_LEN_MISMATCH 0x08
#define TI_DS90UB635_CSI_ERR_STATUS_CHKSUM_ERR        0x04
#define TI_DS90UB635_CSI_ERR_STATUS_ECC_2BIT_ERR      0x02
#define TI_DS90UB635_CSI_ERR_STATUS_ECC_1BIT_ERR      0x01

/** CSI_ERR_DLANE01 (Address 0x5E), Read only */
#define TI_DS90UB635_CSI_ERR_DLANE01_REG 0x5E

/** CSI_ERR_DLANE23 (Address 0x5F), Read only */
#define TI_DS90UB635_CSI_ERR_DLANE23_REG 0x5F

/** CSI_ERR_CLK_LANE (Address 0x60), Read only */
#define TI_DS90UB635_CSI_ERR_CLK_LANE_REG 0x60

/** CSI_PKT_HDR_VC_ID (Address 0x61), Read only */
#define TI_DS90UB635_CSI_PKT_HDR_VC_ID_REG 0x61

/** PKT_HDR_WC_LSB (Address 0x62), Read only */
#define TI_DS90UB635_PKT_HDR_WC_LSB_REG 0x62

/** PKT_HDR_WC_MSB (Address 0x63), Read only */
#define TI_DS90UB635_PKT_HDR_WC_MSB_REG 0x63

/** CSI_ECC (Address 0x64), Read only */
#define TI_DS90UB635_CSI_ECC_REG 0x64

/** IND_ACC_CTL (Address 0xB0), R/W */
#define TI_DS90UB635_IND_ACC_CTL_REG 0xB0

/** IND_ACC_ADDR (Address 0xB1), R/W */
#define TI_DS90UB635_IND_ACC_ADDR_REG 0xB1

/** IND_ACC_DATA (Address 0xB2), R/W */
#define TI_DS90UB635_IND_ACC_DATA_REG 0xB2

/** FPD3_TX_ID0 (Address 0xF0), Read only */
#define TI_DS90UB635_FPD3_TX_ID0_REG 0xF0

/** FPD3_TX_ID1 (Address 0xF1), Read only */
#define TI_DS90UB635_FPD3_TX_ID1_REG 0xF1

/** FPD3_TX_ID2 (Address 0xF2), Read only */
#define TI_DS90UB635_FPD3_TX_ID2_REG 0xF2

/** FPD3_TX_ID3 (Address 0xF3), Read only */
#define TI_DS90UB635_FPD3_TX_ID3_REG 0xF3

/** FPD3_TX_ID4 (Address 0xF4), Read only */
#define TI_DS90UB635_FPD3_TX_ID4_REG 0xF4

/** FPD3_TX_ID5 (Address 0xF5), Read only */
#define TI_DS90UB635_FPD3_TX_ID5_REG 0xF5

#endif
