module processor()(
	logic input clk,
    logic input reset


);

    logic PCF;

    pipeline_register #(32, 32) pc(
        .clk(clk),
        .reset(reset),
        .in(1),
        .enable(1),
        .out(PCF)
    );

endmodule