





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Interrupts</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-386907.html">
    <link rel="next" href="rbint-388051.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-386907.html">Previous</a></li>


          

<li><a href="rbint-372526.html">Up</a></li>


          

<li><a href="rbint-388051.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Int 06  C - Cpu-generated (80286+) - Invalid Opcode                      </span>  [<span class="ngb">C</span>]</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Desc:</span>  this interrupt is generated when the CPU attempts to execute an</span><br /><span class="line">     invalid opcode (most protected-mode instructions are considered</span><br /><span class="line">     invalid in real mode) or a BOUND, LDS, LES, or LIDT instruction</span><br /><span class="line">     which specifies a register rather than a memory address</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Notes:</span> return address points to beginning of invalid instruction</span><br /><span class="line">   with proper programming, this interrupt may be used to emulate</span><br /><span class="line">     instructions which do not exist; many 386 BIOSes emulate the 80286</span><br /><span class="line">     undocumented LOADALL instruction which was removed from the 80386+</span><br /><span class="line">   generated by the 80386+ when the LOCK prefix is used with instructions</span><br /><span class="line">     other than BTS, BTR, BTC, XCHG, XADD (486), CMPXCHG (486), INC, DEC,</span><br /><span class="line">     NOT, NEG, ADD, ADC, SUB, SBB, AND, OR, or XOR, or any instruction</span><br /><span class="line">     not accessing memory.</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> INT 0C&#34;CPU&#34;,INT 0D&#34;CPU&#34;</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

