

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Apr 13 01:12:20 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020i-clg484-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    14.047|        0.12|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2041|  2041|  2041|  2041|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  2040|  2040|       170|          -|          -|    12|    no    |
        | + Loop 1.1          |   168|   168|        14|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1      |    12|    12|         6|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |     4|     4|         2|          -|          -|     2|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    300|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    294|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|     112|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     178|    686|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32nbkb_U1  |cnn_fcmp_32ns_32nbkb  |        0|      0|  66|  239|    0|
    |cnn_mux_63_32_1_1_U2     |cnn_mux_63_32_1_1     |        0|      0|   0|   55|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  294|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln49_1_fu_442_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln49_2_fu_452_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln49_fu_360_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln53_1_fu_410_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln53_fu_301_p2     |     +    |      0|  0|  15|           9|           9|
    |c_fu_420_p2            |     +    |      0|  0|  15|           5|           2|
    |pc_fu_436_p2           |     +    |      0|  0|  10|           2|           1|
    |pr_fu_354_p2           |     +    |      0|  0|  10|           2|           1|
    |r_fu_338_p2            |     +    |      0|  0|  15|           5|           2|
    |sub_ln49_fu_390_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln53_1_fu_326_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln53_fu_271_p2     |     -    |      0|  0|  15|           8|           8|
    |and_ln49_1_fu_563_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln49_fu_557_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln40_fu_281_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln42_fu_332_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln46_fu_348_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln47_fu_430_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln49_1_fu_527_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln49_2_fu_539_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln49_3_fu_545_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln49_fu_521_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln49_1_fu_551_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln49_fu_533_p2      |    or    |      0|  0|   2|           1|           1|
    |pool_3_fu_569_p3       |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 300|         166|         135|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |c_0_reg_183     |   9|          2|    5|         10|
    |pc_0_reg_231    |   9|          2|    2|          4|
    |pool_0_reg_195  |   9|          2|   32|         64|
    |pool_1_reg_219  |   9|          2|   32|         64|
    |pr_0_reg_208    |   9|          2|    2|          4|
    |r_0_reg_171     |   9|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           |  92|         19|   79|        163|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   6|   0|    6|          0|
    |c_0_reg_183         |   5|   0|    5|          0|
    |pc_0_reg_231        |   2|   0|    2|          0|
    |pc_reg_624          |   2|   0|    2|          0|
    |pool_0_reg_195      |  32|   0|   32|          0|
    |pool_1_reg_219      |  32|   0|   32|          0|
    |pr_0_reg_208        |   2|   0|    2|          0|
    |pr_reg_606          |   2|   0|    2|          0|
    |r_0_reg_171         |   5|   0|    5|          0|
    |sext_ln53_reg_582   |   7|   0|    9|          2|
    |sub_ln49_reg_611    |   8|   0|   11|          3|
    |sub_ln53_1_reg_590  |   9|   0|   11|          2|
    +--------------------+----+----+-----+-----------+
    |Total               | 112|   0|  119|          7|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    max_pool    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    max_pool    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    max_pool    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    max_pool    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    max_pool    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    max_pool    | return value |
|feature_0_address0     | out |   10|  ap_memory |    feature_0   |     array    |
|feature_0_ce0          | out |    1|  ap_memory |    feature_0   |     array    |
|feature_0_q0           |  in |   32|  ap_memory |    feature_0   |     array    |
|feature_1_address0     | out |   10|  ap_memory |    feature_1   |     array    |
|feature_1_ce0          | out |    1|  ap_memory |    feature_1   |     array    |
|feature_1_q0           |  in |   32|  ap_memory |    feature_1   |     array    |
|feature_2_address0     | out |   10|  ap_memory |    feature_2   |     array    |
|feature_2_ce0          | out |    1|  ap_memory |    feature_2   |     array    |
|feature_2_q0           |  in |   32|  ap_memory |    feature_2   |     array    |
|feature_3_address0     | out |   10|  ap_memory |    feature_3   |     array    |
|feature_3_ce0          | out |    1|  ap_memory |    feature_3   |     array    |
|feature_3_q0           |  in |   32|  ap_memory |    feature_3   |     array    |
|feature_4_address0     | out |   10|  ap_memory |    feature_4   |     array    |
|feature_4_ce0          | out |    1|  ap_memory |    feature_4   |     array    |
|feature_4_q0           |  in |   32|  ap_memory |    feature_4   |     array    |
|feature_5_address0     | out |   10|  ap_memory |    feature_5   |     array    |
|feature_5_ce0          | out |    1|  ap_memory |    feature_5   |     array    |
|feature_5_q0           |  in |   32|  ap_memory |    feature_5   |     array    |
|feature_offset         |  in |    3|   ap_none  | feature_offset |    scalar    |
|pool_feature_address0  | out |   10|  ap_memory |  pool_feature  |     array    |
|pool_feature_ce0       | out |    1|  ap_memory |  pool_feature  |     array    |
|pool_feature_we0       | out |    1|  ap_memory |  pool_feature  |     array    |
|pool_feature_d0        | out |   32|  ap_memory |  pool_feature  |     array    |
+-----------------------+-----+-----+------------+----------------+--------------+

