$date
	Sat Oct 22 19:51:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#985384
b1 !
1"
#985386
b1 &
b1 %
1$
#985387
0"
#985390
1#
#985394
b0 &
b0 %
0#
0$
#1899222
b100 &
b100 %
1$
b100 !
1"
#1899223
0"
#1899226
b10 &
b10 %
#1899230
b1 &
1#
b1 %
#1899234
b0 &
b0 %
0#
0$
#2940679
b11100 !
1"
#2940682
b11100 &
b11100 %
1$
#2940683
0"
#2940686
b1110 &
b1110 %
#2940690
b111 &
b111 %
#2940694
b10110 &
b10110 %
#2940698
b1011 &
b1011 %
#2940702
b100010 &
b100010 %
#2940706
b10001 &
b10001 %
#2940710
b110100 &
b110100 %
#2940714
b11010 &
b11010 %
#2940718
b1101 &
b1101 %
#2940722
b101000 &
b101000 %
#2940726
b10100 &
b10100 %
#2940730
b1010 &
b1010 %
#2940734
b101 &
b101 %
#2940738
b10000 &
b10000 %
#2940742
b1000 &
b1000 %
#2940746
b100 &
b100 %
#2940750
b10 &
b10 %
#2940754
b1 &
b1 %
1#
#2940758
b0 &
0#
b0 %
0$
#4500012
