Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri May 21 01:24:36 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (86)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (86)
-------------------------------
 There are 86 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.309     -491.750                   1259                64477        0.023        0.000                      0                64477        1.100        0.000                       0                 27879  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLK_10M          {0.000 50.000}       100.000         10.000          
CLK_200M         {0.000 2.500}        5.000           200.000         
  CLK_125M_1     {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_2    {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_3    {0.000 2.500}        5.000           200.000         
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M               95.982        0.000                      0                  131        0.183        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M              -1.777     -374.710                   1204                62487        0.053        0.000                      0                62487        1.100        0.000                       0                 27184  
  CLK_125M_1           4.959        0.000                      0                  416        0.065        0.000                      0                  416        3.358        0.000                       0                   285  
  PLL_CLKFB_2                                                                                                                                                      3.929        0.000                       0                     2  
  PLL_CLKFB_3                                                                                                                                                      3.929        0.000                       0                     2  
GMII_RX_CLK            0.500        0.000                      0                  619        0.085        0.000                      0                  619        3.600        0.000                       0                   336  
SYSCLK_200MP_IN                                                                                                                                                    3.592        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M          CLK_10M                -0.026       -0.147                      8                   67        0.106        0.000                      0                   67  
input port clock  CLK_200M                3.331        0.000                      0                    2        0.429        0.000                      0                    2  
CLK_10M           CLK_200M                0.237        0.000                      0                 2544        0.699        0.000                      0                 2544  
CLK_125M_1        CLK_200M               -4.309      -12.899                      3                    3        1.768        0.000                      0                    3  
GMII_RX_CLK       CLK_200M               -2.914      -34.510                     12                   12        1.461        0.000                      0                   12  
CLK_200M          CLK_125M_1             -2.512      -50.415                     23                   23        0.034        0.000                      0                   23  
GMII_RX_CLK       CLK_125M_1              5.381        0.000                      0                   19        0.023        0.000                      0                   19  
CLK_200M          GMII_RX_CLK            -2.362      -19.069                      9                    9        0.383        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_200M           CLK_200M                 0.594        0.000                      0                  781        0.339        0.000                      0                  781  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       95.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.982ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.787ns (21.903%)  route 2.806ns (78.097%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 102.703 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.553     6.550    nolabel_line168_n_9
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.267   102.703    CLK_10M_BUFG
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[10]/C
                         clock pessimism              0.228   102.931    
                         clock uncertainty           -0.095   102.836    
    SLICE_X88Y135        FDRE (Setup_fdre_C_R)       -0.304   102.532    irMrsyncTime_reg[10]
  -------------------------------------------------------------------
                         required time                        102.532    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 95.982    

Slack (MET) :             95.982ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.787ns (21.903%)  route 2.806ns (78.097%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 102.703 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.553     6.550    nolabel_line168_n_9
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.267   102.703    CLK_10M_BUFG
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism              0.228   102.931    
                         clock uncertainty           -0.095   102.836    
    SLICE_X88Y135        FDRE (Setup_fdre_C_R)       -0.304   102.532    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                        102.532    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 95.982    

Slack (MET) :             95.982ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.787ns (21.903%)  route 2.806ns (78.097%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 102.703 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.553     6.550    nolabel_line168_n_9
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.267   102.703    CLK_10M_BUFG
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.228   102.931    
                         clock uncertainty           -0.095   102.836    
    SLICE_X88Y135        FDRE (Setup_fdre_C_R)       -0.304   102.532    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        102.532    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 95.982    

Slack (MET) :             95.982ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.787ns (21.903%)  route 2.806ns (78.097%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 102.703 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.553     6.550    nolabel_line168_n_9
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.267   102.703    CLK_10M_BUFG
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[9]/C
                         clock pessimism              0.228   102.931    
                         clock uncertainty           -0.095   102.836    
    SLICE_X88Y135        FDRE (Setup_fdre_C_R)       -0.304   102.532    irMrsyncTime_reg[9]
  -------------------------------------------------------------------
                         required time                        102.532    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 95.982    

Slack (MET) :             95.997ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.787ns (22.007%)  route 2.789ns (77.993%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.536     6.533    nolabel_line168_n_9
    SLICE_X88Y133        FDSE                                         r  irMrsyncTime_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.265   102.701    CLK_10M_BUFG
    SLICE_X88Y133        FDSE                                         r  irMrsyncTime_reg[0]/C
                         clock pessimism              0.228   102.929    
                         clock uncertainty           -0.095   102.834    
    SLICE_X88Y133        FDSE (Setup_fdse_C_S)       -0.304   102.530    irMrsyncTime_reg[0]
  -------------------------------------------------------------------
                         required time                        102.530    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                 95.997    

Slack (MET) :             95.997ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.787ns (22.007%)  route 2.789ns (77.993%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.536     6.533    nolabel_line168_n_9
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.265   102.701    CLK_10M_BUFG
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[1]/C
                         clock pessimism              0.228   102.929    
                         clock uncertainty           -0.095   102.834    
    SLICE_X88Y133        FDRE (Setup_fdre_C_R)       -0.304   102.530    irMrsyncTime_reg[1]
  -------------------------------------------------------------------
                         required time                        102.530    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                 95.997    

Slack (MET) :             95.997ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.787ns (22.007%)  route 2.789ns (77.993%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.536     6.533    nolabel_line168_n_9
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.265   102.701    CLK_10M_BUFG
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[2]/C
                         clock pessimism              0.228   102.929    
                         clock uncertainty           -0.095   102.834    
    SLICE_X88Y133        FDRE (Setup_fdre_C_R)       -0.304   102.530    irMrsyncTime_reg[2]
  -------------------------------------------------------------------
                         required time                        102.530    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                 95.997    

Slack (MET) :             95.997ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.787ns (22.007%)  route 2.789ns (77.993%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.536     6.533    nolabel_line168_n_9
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.265   102.701    CLK_10M_BUFG
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[3]/C
                         clock pessimism              0.228   102.929    
                         clock uncertainty           -0.095   102.834    
    SLICE_X88Y133        FDRE (Setup_fdre_C_R)       -0.304   102.530    irMrsyncTime_reg[3]
  -------------------------------------------------------------------
                         required time                        102.530    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                 95.997    

Slack (MET) :             96.011ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.787ns (22.074%)  route 2.778ns (77.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.525     6.522    nolabel_line168_n_9
    SLICE_X88Y136        FDRE                                         r  irMrsyncTime_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.268   102.704    CLK_10M_BUFG
    SLICE_X88Y136        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism              0.228   102.932    
                         clock uncertainty           -0.095   102.837    
    SLICE_X88Y136        FDRE (Setup_fdre_C_R)       -0.304   102.533    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                        102.533    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                 96.011    

Slack (MET) :             96.011ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.787ns (22.074%)  route 2.778ns (77.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X88Y137        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.223     3.180 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.895     4.075    LOC_REG/irMrsyncTime_reg[17]
    SLICE_X89Y137        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  LOC_REG/irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000     4.118    LOC_REG/irTestMrsync_i_9_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.385 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.385    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.510 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359     4.868    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129     4.997 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.525     6.522    nolabel_line168_n_9
    SLICE_X88Y136        FDRE                                         r  irMrsyncTime_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.268   102.704    CLK_10M_BUFG
    SLICE_X88Y136        FDRE                                         r  irMrsyncTime_reg[13]/C
                         clock pessimism              0.228   102.932    
                         clock uncertainty           -0.095   102.837    
    SLICE_X88Y136        FDRE (Setup_fdre_C_R)       -0.304   102.533    irMrsyncTime_reg[13]
  -------------------------------------------------------------------
                         required time                        102.533    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                 96.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.100     1.311 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.129     1.440    LOC_REG/irTestSpill_reg[1]_0
    SLICE_X83Y139        LUT5 (Prop_lut5_I3_O)        0.029     1.469 r  LOC_REG/irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     1.469    LOC_REG_n_7
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     1.499    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism             -0.288     1.211    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.075     1.286    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.100     1.311 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.129     1.440    LOC_REG/irTestSpill_reg[1]_0
    SLICE_X83Y139        LUT4 (Prop_lut4_I0_O)        0.028     1.468 r  LOC_REG/irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     1.468    LOC_REG_n_9
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     1.499    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism             -0.288     1.211    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.060     1.271    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 irSpillTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X86Y140        FDRE                                         r  irSpillTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.118     1.332 r  irSpillTime_reg[10]/Q
                         net (fo=3, routed)           0.115     1.447    irSpillTime_reg[10]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.522 r  irSpillTime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.522    irSpillTime_reg[8]_i_1_n_5
    SLICE_X86Y140        FDRE                                         r  irSpillTime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X86Y140        FDRE                                         r  irSpillTime_reg[10]/C
                         clock pessimism             -0.288     1.214    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.092     1.306    irSpillTime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 irSpillTime_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X86Y141        FDRE                                         r  irSpillTime_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y141        FDRE (Prop_fdre_C_Q)         0.118     1.332 r  irSpillTime_reg[14]/Q
                         net (fo=3, routed)           0.115     1.447    irSpillTime_reg[14]
    SLICE_X86Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.522 r  irSpillTime_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.522    irSpillTime_reg[12]_i_1_n_5
    SLICE_X86Y141        FDRE                                         r  irSpillTime_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X86Y141        FDRE                                         r  irSpillTime_reg[14]/C
                         clock pessimism             -0.288     1.214    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.092     1.306    irSpillTime_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 irSpillTime_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.596     1.214    CLK_10M_BUFG
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.118     1.332 r  irSpillTime_reg[18]/Q
                         net (fo=3, routed)           0.115     1.447    irSpillTime_reg[18]
    SLICE_X86Y142        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.522 r  irSpillTime_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.522    irSpillTime_reg[16]_i_1_n_5
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[18]/C
                         clock pessimism             -0.288     1.214    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092     1.306    irSpillTime_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 irSpillTime_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.215    CLK_10M_BUFG
    SLICE_X86Y143        FDRE                                         r  irSpillTime_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.118     1.333 r  irSpillTime_reg[22]/Q
                         net (fo=3, routed)           0.115     1.448    irSpillTime_reg[22]
    SLICE_X86Y143        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.523 r  irSpillTime_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.523    irSpillTime_reg[20]_i_1_n_5
    SLICE_X86Y143        FDRE                                         r  irSpillTime_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.816     1.503    CLK_10M_BUFG
    SLICE_X86Y143        FDRE                                         r  irSpillTime_reg[22]/C
                         clock pessimism             -0.288     1.215    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.092     1.307    irSpillTime_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 irSpillTime_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.193ns (61.361%)  route 0.122ns (38.639%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.215    CLK_10M_BUFG
    SLICE_X86Y145        FDRE                                         r  irSpillTime_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145        FDRE (Prop_fdre_C_Q)         0.118     1.333 r  irSpillTime_reg[30]/Q
                         net (fo=3, routed)           0.122     1.455    irSpillTime_reg[30]
    SLICE_X86Y145        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.530 r  irSpillTime_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.530    irSpillTime_reg[28]_i_1_n_5
    SLICE_X86Y145        FDRE                                         r  irSpillTime_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.816     1.503    CLK_10M_BUFG
    SLICE_X86Y145        FDRE                                         r  irSpillTime_reg[30]/C
                         clock pessimism             -0.288     1.215    
    SLICE_X86Y145        FDRE (Hold_fdre_C_D)         0.092     1.307    irSpillTime_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 irSpillTime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.193ns (61.314%)  route 0.122ns (38.686%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.213    CLK_10M_BUFG
    SLICE_X86Y139        FDRE                                         r  irSpillTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDRE (Prop_fdre_C_Q)         0.118     1.331 r  irSpillTime_reg[6]/Q
                         net (fo=3, routed)           0.122     1.453    irSpillTime_reg[6]
    SLICE_X86Y139        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.528 r  irSpillTime_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.528    irSpillTime_reg[4]_i_1_n_5
    SLICE_X86Y139        FDRE                                         r  irSpillTime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.814     1.501    CLK_10M_BUFG
    SLICE_X86Y139        FDRE                                         r  irSpillTime_reg[6]/C
                         clock pessimism             -0.288     1.213    
    SLICE_X86Y139        FDRE (Hold_fdre_C_D)         0.092     1.305    irSpillTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 irSpillTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.193ns (61.133%)  route 0.123ns (38.867%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.213    CLK_10M_BUFG
    SLICE_X86Y138        FDRE                                         r  irSpillTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.118     1.331 r  irSpillTime_reg[2]/Q
                         net (fo=3, routed)           0.123     1.454    irSpillTime_reg[2]
    SLICE_X86Y138        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     1.529 r  irSpillTime_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.529    irSpillTime_reg[0]_i_2_n_5
    SLICE_X86Y138        FDRE                                         r  irSpillTime_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.814     1.501    CLK_10M_BUFG
    SLICE_X86Y138        FDRE                                         r  irSpillTime_reg[2]/C
                         clock pessimism             -0.288     1.213    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.092     1.305    irSpillTime_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.179ns (60.319%)  route 0.118ns (39.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.216    CLK_10M_BUFG
    SLICE_X88Y140        FDRE                                         r  irMrsyncTime_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.100     1.316 r  irMrsyncTime_reg[30]/Q
                         net (fo=2, routed)           0.118     1.434    irMrsyncTime_reg[30]
    SLICE_X88Y140        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     1.513 r  irMrsyncTime_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.513    irMrsyncTime_reg[28]_i_1_n_5
    SLICE_X88Y140        FDRE                                         r  irMrsyncTime_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.817     1.504    CLK_10M_BUFG
    SLICE_X88Y140        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism             -0.288     1.216    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.071     1.287    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X83Y139   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X88Y133   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X88Y135   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X88Y135   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X88Y136   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X88Y136   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X88Y136   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X88Y136   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X83Y139   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X83Y139   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y135   irMrsyncTime_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y135   irMrsyncTime_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y137   irMrsyncTime_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y137   irMrsyncTime_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y137   irMrsyncTime_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y137   irMrsyncTime_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y135   irMrsyncTime_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y135   irMrsyncTime_reg[9]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X88Y133   irMrsyncTime_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y133   irMrsyncTime_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y133   irMrsyncTime_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y133   irMrsyncTime_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y134   irMrsyncTime_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y134   irMrsyncTime_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y134   irMrsyncTime_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y134   irMrsyncTime_reg[7]/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X88Y133   irMrsyncTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X88Y135   irMrsyncTime_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :         1204  Failing Endpoints,  Worst Slack       -1.777ns,  Total Violation     -374.710ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 0.223ns (3.341%)  route 6.452ns (96.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 6.324 - 5.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399     1.399    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X84Y137        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     1.622 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.452     8.074    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/D[0]
    SLICE_X39Y147        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.324     6.324    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/CLK_200M
    SLICE_X39Y147        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.339    
                         clock uncertainty           -0.035     6.304    
    SLICE_X39Y147        FDRE (Setup_fdre_C_D)       -0.007     6.297    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[8].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.297    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.223ns (3.484%)  route 6.178ns (96.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 6.153 - 5.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399     1.399    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X84Y137        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     1.622 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.178     7.800    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/D[0]
    SLICE_X39Y157        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.153     6.153    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/CLK_200M
    SLICE_X39Y157        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.013     6.166    
                         clock uncertainty           -0.035     6.131    
    SLICE_X39Y157        FDRE (Setup_fdre_C_D)       -0.019     6.112    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[73].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.112    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.664ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[2].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 0.223ns (3.261%)  route 6.615ns (96.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 6.615 - 5.000 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.401     1.401    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CLK_200M
    SLICE_X80Y102        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.223     1.624 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.615     8.239    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[2].shift_cntr/D[0]
    SLICE_X97Y49         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[2].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.615     6.615    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[2].shift_cntr/CLK_200M
    SLICE_X97Y49         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[2].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.630    
                         clock uncertainty           -0.035     6.595    
    SLICE_X97Y49         FDRE (Setup_fdre_C_D)       -0.019     6.576    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[2].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                 -1.664    

Slack (VIOLATED) :        -1.597ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.223ns (3.516%)  route 6.120ns (96.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 6.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399     1.399    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X84Y137        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     1.622 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.120     7.742    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/D[0]
    SLICE_X38Y153        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.154     6.154    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/CLK_200M
    SLICE_X38Y153        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.013     6.167    
                         clock uncertainty           -0.035     6.132    
    SLICE_X38Y153        FDRE (Setup_fdre_C_D)        0.013     6.145    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                 -1.597    

Slack (VIOLATED) :        -1.566ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 0.223ns (3.591%)  route 5.987ns (96.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.087ns = ( 6.087 - 5.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399     1.399    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X84Y137        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     1.622 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          5.987     7.609    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/D[0]
    SLICE_X61Y161        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.087     6.087    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/CLK_200M
    SLICE_X61Y161        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.013     6.100    
                         clock uncertainty           -0.035     6.065    
    SLICE_X61Y161        FDRE (Setup_fdre_C_D)       -0.022     6.043    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 -1.566    

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 0.223ns (3.495%)  route 6.158ns (96.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 6.262 - 5.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399     1.399    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X84Y137        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     1.622 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.158     7.780    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/D[0]
    SLICE_X52Y149        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.262     6.262    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/CLK_200M
    SLICE_X52Y149        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.277    
                         clock uncertainty           -0.035     6.242    
    SLICE_X52Y149        FDRE (Setup_fdre_C_D)        0.004     6.246    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.246    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.487ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 0.223ns (3.429%)  route 6.280ns (96.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 6.445 - 5.000 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.401     1.401    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CLK_200M
    SLICE_X80Y102        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.223     1.624 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.280     7.904    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/D[0]
    SLICE_X99Y53         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.445     6.445    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/CLK_200M
    SLICE_X99Y53         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.460    
                         clock uncertainty           -0.035     6.425    
    SLICE_X99Y53         FDRE (Setup_fdre_C_D)       -0.008     6.417    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.417    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 -1.487    

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[1].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 0.223ns (3.463%)  route 6.217ns (96.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 6.445 - 5.000 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.401     1.401    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CLK_200M
    SLICE_X80Y102        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.223     1.624 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          6.217     7.841    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[1].shift_cntr/D[0]
    SLICE_X101Y59        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[1].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.445     6.445    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[1].shift_cntr/CLK_200M
    SLICE_X101Y59        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[1].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.015     6.460    
                         clock uncertainty           -0.035     6.425    
    SLICE_X101Y59        FDRE (Setup_fdre_C_D)       -0.022     6.403    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[1].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.403    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.427ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[38].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.150ns  (logic 0.275ns (4.472%)  route 5.875ns (95.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 6.535 - 5.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.456     1.456    LOC_REG/CLK_200M
    SLICE_X43Y144        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.223     1.679 f  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=225, routed)         5.573     7.252    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[38].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X145Y50        LUT2 (Prop_lut2_I1_O)        0.052     7.304 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[38].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_434_LOPT_REMAP/O
                         net (fo=1, routed)           0.302     7.606    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[38].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_329
    RAMB36_X6Y10         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[38].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.535     6.535    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[38].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y10         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[38].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.550    
                         clock uncertainty           -0.035     6.515    
    RAMB36_X6Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.336     6.179    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[38].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.179    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 -1.427    

Slack (VIOLATED) :        -1.398ns  (required time - arrival time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/regEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.223ns (3.638%)  route 5.906ns (96.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 6.149 - 5.000 ) 
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399     1.399    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CLK_200M
    SLICE_X84Y137        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.223     1.622 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[0].regEN_reg_rep__8/Q
                         net (fo=74, routed)          5.906     7.528    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/D[0]
    SLICE_X42Y160        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/regEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.149     6.149    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/CLK_200M
    SLICE_X42Y160        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/regEN_reg[0]/C
                         clock pessimism              0.013     6.162    
                         clock uncertainty           -0.035     6.127    
    SLICE_X42Y160        FDRE (Setup_fdre_C_D)        0.004     6.131    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[67].shift_cntr/regEN_reg[0]
  -------------------------------------------------------------------
                         required time                          6.131    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 -1.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/dlyCNTR3CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.865%)  route 0.149ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.627     0.627    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/CLK_200M
    SLICE_X123Y127       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/dlyCNTR3CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y127       FDRE (Prop_fdre_C_Q)         0.091     0.718 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/dlyCNTR3CLK_reg[1]/Q
                         net (fo=1, routed)           0.149     0.867    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X4Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.876     0.876    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y25         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.206     0.670    
    RAMB36_X4Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.145     0.815    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line168/AT93C46_IIC/MEM_WAD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.397%)  route 0.183ns (64.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.592     0.592    nolabel_line168/AT93C46_IIC/CLK_IN
    SLICE_X9Y197         FDCE                                         r  nolabel_line168/AT93C46_IIC/MEM_WAD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y197         FDCE (Prop_fdce_C_Q)         0.100     0.692 r  nolabel_line168/AT93C46_IIC/MEM_WAD_reg[1]/Q
                         net (fo=1, routed)           0.183     0.875    nolabel_line168/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i_0[1]
    RAMB18_X0Y78         RAMB18E1                                     r  nolabel_line168/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.822     0.822    nolabel_line168/AT93C46_IIC/MIRROR_MEM/CLK_IN
    RAMB18_X0Y78         RAMB18E1                                     r  nolabel_line168/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/CLKBWRCLK
                         clock pessimism             -0.187     0.635    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.818    nolabel_line168/AT93C46_IIC/MIRROR_MEM/RAMB18E1_i
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/dlyCNTR3CLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.091ns (17.984%)  route 0.415ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.688     0.688    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/CLK_200M
    SLICE_X9Y69          FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/dlyCNTR3CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.091     0.779 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/dlyCNTR3CLK_reg[3]/Q
                         net (fo=1, routed)           0.415     1.194    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.038     1.038    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.048     0.990    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.147     1.137    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[21].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/dlyCNTR2CLK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/dlyCNTR3CLK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.162ns (40.945%)  route 0.234ns (59.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.657     0.657    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/CLK_200M
    SLICE_X100Y50        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/dlyCNTR2CLK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.091     0.748 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/dlyCNTR2CLK_reg[9]/Q
                         net (fo=1, routed)           0.234     0.982    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/dlyCNTR2CLK[9]
    SLICE_X101Y45        LUT3 (Prop_lut3_I1_O)        0.071     1.053 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/dlyCNTR3CLK[9]_i_1__150/O
                         net (fo=1, routed)           0.000     1.053    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/p_0_in[9]
    SLICE_X101Y45        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/dlyCNTR3CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.968     0.968    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/CLK_200M
    SLICE_X101Y45        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/dlyCNTR3CLK_reg[9]/C
                         clock pessimism             -0.048     0.920    
    SLICE_X101Y45        FDRE (Hold_fdre_C_D)         0.075     0.995    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/dlyCNTR3CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/dlyCNTR3CLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.527%)  route 0.198ns (66.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.682     0.682    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/CLK_200M
    SLICE_X125Y79        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/dlyCNTR3CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y79        FDRE (Prop_fdre_C_Q)         0.100     0.782 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/dlyCNTR3CLK_reg[8]/Q
                         net (fo=1, routed)           0.198     0.980    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X4Y15         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.948     0.948    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.740    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.923    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/dlyCNTR3CLK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.389%)  route 0.200ns (66.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.681     0.681    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/CLK_200M
    SLICE_X124Y78        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/dlyCNTR3CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y78        FDRE (Prop_fdre_C_Q)         0.100     0.781 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/dlyCNTR3CLK_reg[10]/Q
                         net (fo=1, routed)           0.200     0.981    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X4Y15         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.948     0.948    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.740    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.923    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[56].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/dlyCNTR2CLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/dlyCNTR3CLK_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.896%)  route 0.239ns (62.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.975ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.661     0.661    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/CLK_200M
    SLICE_X110Y53        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/dlyCNTR2CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.118     0.779 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/dlyCNTR2CLK_reg[8]/Q
                         net (fo=1, routed)           0.239     1.018    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/dlyCNTR2CLK[8]
    SLICE_X115Y48        LUT3 (Prop_lut3_I1_O)        0.028     1.046 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/dlyCNTR3CLK[8]_i_1__152/O
                         net (fo=1, routed)           0.000     1.046    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/p_0_in[8]
    SLICE_X115Y48        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/dlyCNTR3CLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.975     0.975    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/CLK_200M
    SLICE_X115Y48        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/dlyCNTR3CLK_reg[8]/C
                         clock pessimism             -0.048     0.927    
    SLICE_X115Y48        FDRE (Hold_fdre_C_D)         0.060     0.987    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[5].shift_cntr/dlyCNTR3CLK_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR1CLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR2CLK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.336%)  route 0.142ns (58.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.611     0.611    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/CLK_200M
    SLICE_X112Y149       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR1CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y149       FDRE (Prop_fdre_C_Q)         0.100     0.711 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR1CLK_reg[0]/Q
                         net (fo=1, routed)           0.142     0.853    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR1CLK[0]
    SLICE_X112Y150       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR2CLK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.759     0.759    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/CLK_200M
    SLICE_X112Y150       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR2CLK_reg[0]/C
                         clock pessimism             -0.008     0.751    
    SLICE_X112Y150       FDRE (Hold_fdre_C_D)         0.040     0.791    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR2CLK_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/dlyCNTR3CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.772%)  route 0.188ns (65.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.544     0.544    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/CLK_200M
    SLICE_X51Y156        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/dlyCNTR3CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/dlyCNTR3CLK_reg[6]/Q
                         net (fo=1, routed)           0.188     0.832    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y31         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.772     0.772    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y31         RAMB36E1                                     r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.185     0.587    
    RAMB36_X2Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.770    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[11].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/dlyCNTR3CLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.893%)  route 0.187ns (65.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.691     0.691    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/CLK_200M
    SLICE_X133Y84        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/dlyCNTR3CLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y84        FDRE (Prop_fdre_C_Q)         0.100     0.791 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/dlyCNTR3CLK_reg[2]/Q
                         net (fo=1, routed)           0.187     0.978    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X5Y16         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.959     0.959    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.227     0.732    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.915    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line168/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y71    nolabel_line168/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y70    nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y41    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y41    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y43    nolabel_line168/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y43    nolabel_line168/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y40    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y40    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y46    nolabel_line168/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y46    nolabel_line168/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y179   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y179   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y179   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y179   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y179   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y179   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y178   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y178   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y178   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y178   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y179   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y179   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        4.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.408ns (15.851%)  route 2.166ns (84.149%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_fdre_C_Q)         0.223     6.171 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.360     7.531    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y192         LUT4 (Prop_lut4_I3_O)        0.050     7.581 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.457     8.039    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X6Y195         LUT4 (Prop_lut4_I2_O)        0.135     8.174 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_700/O
                         net (fo=1, routed)           0.349     8.522    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_454
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.191    13.477    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.873    
                         clock uncertainty           -0.064    13.809    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.481    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.481    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.266ns (11.697%)  route 2.008ns (88.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_fdre_C_Q)         0.223     6.171 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.561     7.732    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X7Y193         LUT3 (Prop_lut3_I1_O)        0.043     7.775 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.447     8.222    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.191    13.477    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.873    
                         clock uncertainty           -0.064    13.809    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.566    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.566    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.266ns (13.149%)  route 1.757ns (86.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_fdre_C_Q)         0.223     6.171 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.360     7.531    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y192         LUT2 (Prop_lut2_I1_O)        0.043     7.574 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.397     7.971    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y191         FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.220    13.506    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y191         FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.396    13.902    
                         clock uncertainty           -0.064    13.838    
    SLICE_X1Y191         FDSE (Setup_fdse_C_S)       -0.304    13.534    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.266ns (13.149%)  route 1.757ns (86.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_fdre_C_Q)         0.223     6.171 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.360     7.531    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y192         LUT2 (Prop_lut2_I1_O)        0.043     7.574 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.397     7.971    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y191         FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.220    13.506    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y191         FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.396    13.902    
                         clock uncertainty           -0.064    13.838    
    SLICE_X1Y191         FDSE (Setup_fdse_C_S)       -0.304    13.534    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.266ns (12.454%)  route 1.870ns (87.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_fdre_C_Q)         0.223     6.171 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.561     7.732    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X7Y193         LUT3 (Prop_lut3_I1_O)        0.043     7.775 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.309     8.084    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X7Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.220    13.506    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.396    13.902    
                         clock uncertainty           -0.064    13.838    
    SLICE_X7Y193         FDRE (Setup_fdre_C_D)       -0.019    13.819    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.316ns (18.259%)  route 1.415ns (81.741%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y194         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDCE (Prop_fdce_C_Q)         0.223     6.175 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.522     6.697    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X4Y192         LUT2 (Prop_lut2_I0_O)        0.043     6.740 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.577     7.317    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X9Y192         LUT4 (Prop_lut4_I2_O)        0.050     7.367 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_706/O
                         net (fo=1, routed)           0.316     7.683    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_457
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.189    13.475    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.871    
                         clock uncertainty           -0.064    13.807    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.332    13.475    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.493ns (24.669%)  route 1.505ns (75.331%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         FDSE (Prop_fdse_C_Q)         0.259     6.209 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/Q
                         net (fo=8, routed)           0.910     7.119    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[0]
    SLICE_X9Y194         LUT5 (Prop_lut5_I2_O)        0.054     7.173 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>121/O
                         net (fo=5, routed)           0.233     7.406    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>12
    SLICE_X9Y193         LUT5 (Prop_lut5_I4_O)        0.137     7.543 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>141/O
                         net (fo=2, routed)           0.363     7.905    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>14
    SLICE_X9Y193         LUT3 (Prop_lut3_I2_O)        0.043     7.948 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<10>11/O
                         net (fo=1, routed)           0.000     7.948    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[10]
    SLICE_X9Y193         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.165    13.451    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/C
                         clock pessimism              0.396    13.847    
                         clock uncertainty           -0.064    13.783    
    SLICE_X9Y193         FDCE (Setup_fdce_C_D)        0.033    13.816    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10
  -------------------------------------------------------------------
                         required time                         13.816    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.493ns (24.669%)  route 1.505ns (75.331%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         FDSE (Prop_fdse_C_Q)         0.259     6.209 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/Q
                         net (fo=8, routed)           0.910     7.119    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[0]
    SLICE_X9Y194         LUT5 (Prop_lut5_I2_O)        0.054     7.173 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>121/O
                         net (fo=5, routed)           0.233     7.406    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>12
    SLICE_X9Y193         LUT5 (Prop_lut5_I4_O)        0.137     7.543 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>141/O
                         net (fo=2, routed)           0.363     7.905    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>14
    SLICE_X9Y193         LUT6 (Prop_lut6_I5_O)        0.043     7.948 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>1/O
                         net (fo=1, routed)           0.000     7.948    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[9]
    SLICE_X9Y193         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.165    13.451    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/C
                         clock pessimism              0.396    13.847    
                         clock uncertainty           -0.064    13.783    
    SLICE_X9Y193         FDCE (Setup_fdce_C_D)        0.034    13.817    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9
  -------------------------------------------------------------------
                         required time                         13.817    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.309ns (18.111%)  route 1.397ns (81.889%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y194         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDCE (Prop_fdce_C_Q)         0.223     6.175 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.522     6.697    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X4Y192         LUT2 (Prop_lut2_I0_O)        0.043     6.740 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.579     7.319    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X9Y192         LUT4 (Prop_lut4_I2_O)        0.043     7.362 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_708/O
                         net (fo=1, routed)           0.297     7.658    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_458
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.189    13.475    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.871    
                         clock uncertainty           -0.064    13.807    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.564    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.564    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.273ns (14.679%)  route 1.587ns (85.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y160         FDRE (Prop_fdre_C_Q)         0.223     6.171 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.360     7.531    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y192         LUT4 (Prop_lut4_I3_O)        0.050     7.581 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.227     7.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X3Y192         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.221    13.507    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y192         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                         clock pessimism              0.396    13.903    
                         clock uncertainty           -0.064    13.839    
    SLICE_X3Y192         FDCE (Setup_fdce_C_D)       -0.102    13.737    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  5.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.565%)  route 0.173ns (59.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.591     2.579    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y193         FDCE (Prop_fdce_C_Q)         0.118     2.697 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.173     2.870    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.821     3.157    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.535     2.622    
    RAMB18_X0Y76         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.805    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.565%)  route 0.173ns (59.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.591     2.579    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y193         FDCE (Prop_fdce_C_Q)         0.118     2.697 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.173     2.870    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.821     3.157    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.535     2.622    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.805    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.376%)  route 0.206ns (63.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.591     2.579    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y196         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y196         FDCE (Prop_fdce_C_Q)         0.118     2.697 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/Q
                         net (fo=3, routed)           0.206     2.903    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[10]
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.823     3.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.624    
    RAMB18_X0Y79         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.807    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.343%)  route 0.207ns (63.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.591     2.579    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y195         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y195         FDCE (Prop_fdce_C_Q)         0.118     2.697 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/Q
                         net (fo=3, routed)           0.207     2.904    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[5]
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.823     3.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.624    
    RAMB18_X0Y79         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.807    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.567%)  route 0.214ns (64.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.591     2.579    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y195         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y195         FDCE (Prop_fdce_C_Q)         0.118     2.697 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_4/Q
                         net (fo=3, routed)           0.214     2.911    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[4]
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.823     3.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.624    
    RAMB18_X0Y79         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.807    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.294%)  route 0.216ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.590     2.578    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDCE (Prop_fdce_C_Q)         0.118     2.696 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/Q
                         net (fo=5, routed)           0.216     2.912    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[1]
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.821     3.157    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.535     2.622    
    RAMB18_X0Y76         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.805    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.118ns (35.294%)  route 0.216ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.590     2.578    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDCE (Prop_fdce_C_Q)         0.118     2.696 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/Q
                         net (fo=5, routed)           0.216     2.912    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[1]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.821     3.157    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.535     2.622    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.805    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.625     2.613    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y197         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y197         FDRE (Prop_fdre_C_Q)         0.100     2.713 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/Q
                         net (fo=1, routed)           0.055     2.768    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[1]
    SLICE_X1Y197         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.825     3.161    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y197         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                         clock pessimism             -0.548     2.613    
    SLICE_X1Y197         FDRE (Hold_fdre_C_D)         0.047     2.660    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.232%)  route 0.217ns (64.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.590     2.578    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y192         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDCE (Prop_fdce_C_Q)         0.118     2.696 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.217     2.913    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.821     3.157    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.535     2.622    
    RAMB18_X0Y76         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.805    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.232%)  route 0.217ns (64.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.590     2.578    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y192         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y192         FDCE (Prop_fdce_C_Q)         0.118     2.696 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.217     2.913    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.821     3.157    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.535     2.622    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.805    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line168/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y79    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y76    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y77    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y79    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line168/GMIIBUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line168/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y195    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y195    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y193   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y194   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y193   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y193   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y193   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X10Y194   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_4/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X8Y193    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X8Y193    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y195    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y195    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y192    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y190    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y192    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y192    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y190    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y190    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y190    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y192    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_2
  To Clock:  PLL_CLKFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_3
  To Clock:  PLL_CLKFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line168/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 1.274ns (19.886%)  route 5.131ns (80.114%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           5.131    11.904    nolabel_line168/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y134         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.386    12.461    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.035    12.426    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.022    12.404    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.251ns (20.052%)  route 4.987ns (79.947%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 12.464 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.987    11.737    nolabel_line168/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.389    12.464    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.464    
                         clock uncertainty           -0.035    12.429    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)       -0.019    12.410    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.262ns (20.309%)  route 4.951ns (79.691%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           4.951    11.713    nolabel_line168/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y147         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.392    12.467    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.022    12.410    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 1.266ns (20.613%)  route 4.876ns (79.387%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           4.876    11.642    nolabel_line168/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y147         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.392    12.467    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.031    12.401    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 1.239ns (20.320%)  route 4.859ns (79.680%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 12.464 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.859    11.599    nolabel_line168/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.389    12.464    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.464    
                         clock uncertainty           -0.035    12.429    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)       -0.022    12.407    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.793ns (20.524%)  route 3.071ns (79.476%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 10.245 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           3.071     9.364    nolabel_line168/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X1Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674    10.245    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.245    
                         clock uncertainty           -0.035    10.210    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.006    10.216    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.255ns (20.808%)  route 4.774ns (79.192%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 12.464 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.774    11.529    nolabel_line168/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.389    12.464    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.464    
                         clock uncertainty           -0.035    12.429    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)       -0.031    12.398    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.796ns (21.979%)  route 2.824ns (78.021%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 10.243 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         0.796     6.296 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           2.824     9.120    nolabel_line168/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y134         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.672    10.243    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y134         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.003    10.211    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         10.211    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.810ns (22.594%)  route 2.775ns (77.406%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.245ns = ( 10.245 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           2.775     9.086    nolabel_line168/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674    10.245    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y139         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    10.245    
                         clock uncertainty           -0.035    10.210    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)        0.007    10.217    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.759ns (21.753%)  route 2.731ns (78.247%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 10.196 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           2.731     8.990    nolabel_line168/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X1Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.625    10.196    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.196    
                         clock uncertainty           -0.035    10.161    
    SLICE_X1Y151         FDRE (Setup_fdre_C_D)        0.006    10.167    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  1.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_fdre_C_Q)         0.100     2.289 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/Q
                         net (fo=1, routed)           0.055     2.344    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[10]
    SLICE_X2Y167         LUT3 (Prop_lut3_I1_O)        0.028     2.372 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT21/O
                         net (fo=1, routed)           0.000     2.372    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[10]
    SLICE_X2Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.816     2.626    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/C
                         clock pessimism             -0.426     2.200    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.087     2.287    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWe/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.384%)  route 0.120ns (54.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.586     2.157    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y166         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.100     2.257 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWe/Q
                         net (fo=1, routed)           0.120     2.378    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWe
    RAMB36_X0Y33         RAMB36E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.813     2.623    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y33         RAMB36E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.426     2.197    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.293    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y167         FDRE (Prop_fdre_C_Q)         0.100     2.289 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_8/Q
                         net (fo=1, routed)           0.081     2.370    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[8]
    SLICE_X2Y167         LUT3 (Prop_lut3_I1_O)        0.028     2.398 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT111/O
                         net (fo=1, routed)           0.000     2.398    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[8]
    SLICE_X2Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.816     2.626    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/C
                         clock pessimism             -0.426     2.200    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.087     2.287    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_8
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/rxEof/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.624     2.195    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y156         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/rxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.100     2.295 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/rxEof/Q
                         net (fo=1, routed)           0.060     2.355    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/rxEof
    SLICE_X0Y156         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.824     2.634    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y156         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
                         clock pessimism             -0.439     2.195    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.047     2.242    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.620     2.191    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y164         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDRE (Prop_fdre_C_Q)         0.100     2.291 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_5/Q
                         net (fo=1, routed)           0.093     2.384    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[5]
    SLICE_X2Y164         LUT3 (Prop_lut3_I1_O)        0.028     2.412 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT81/O
                         net (fo=1, routed)           0.000     2.412    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[5]
    SLICE_X2Y164         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.819     2.629    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y164         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/C
                         clock pessimism             -0.425     2.204    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.087     2.291    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.619     2.190    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y166         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDRE (Prop_fdre_C_Q)         0.100     2.290 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_4/Q
                         net (fo=1, routed)           0.094     2.384    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[4]
    SLICE_X2Y166         LUT3 (Prop_lut3_I1_O)        0.028     2.412 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT71/O
                         net (fo=1, routed)           0.000     2.412    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[4]
    SLICE_X2Y166         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.817     2.627    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y166         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
                         clock pessimism             -0.425     2.202    
    SLICE_X2Y166         FDRE (Hold_fdre_C_D)         0.087     2.289    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.540%)  route 0.053ns (26.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.621     2.192    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE (Prop_fdre_C_Q)         0.118     2.310 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/Q
                         net (fo=1, routed)           0.053     2.363    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd
    SLICE_X7Y159         LUT2 (Prop_lut2_I0_O)        0.028     2.391 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT<1>1/O
                         net (fo=1, routed)           0.000     2.391    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT[1]
    SLICE_X7Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.822     2.632    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/C
                         clock pessimism             -0.429     2.203    
    SLICE_X7Y159         FDRE (Hold_fdre_C_D)         0.060     2.263    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (63.987%)  route 0.072ns (36.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.622     2.193    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y156         FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDSE (Prop_fdse_C_Q)         0.100     2.293 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/Q
                         net (fo=9, routed)           0.072     2.365    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[29]
    SLICE_X5Y156         LUT6 (Prop_lut6_I1_O)        0.028     2.393 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd17b[7]_fcsCal[9]_XOR_105_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.393    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd17b[7]_fcsCal[9]_XOR_105_o
    SLICE_X5Y156         FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.823     2.633    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y156         FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17/C
                         clock pessimism             -0.429     2.204    
    SLICE_X5Y156         FDSE (Hold_fdse_C_D)         0.060     2.264    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.429%)  route 0.121ns (48.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y165         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y165         FDCE (Prop_fdce_C_Q)         0.100     2.289 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_5/Q
                         net (fo=6, routed)           0.121     2.410    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[5]
    SLICE_X2Y165         LUT6 (Prop_lut6_I4_O)        0.028     2.438 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_wrStatusAddr[11]_GND_13_o_add_17_OUT_xor<7>11/O
                         net (fo=1, routed)           0.000     2.438    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[11]_GND_13_o_add_17_OUT[7]
    SLICE_X2Y165         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.818     2.628    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y165         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7/C
                         clock pessimism             -0.407     2.221    
    SLICE_X2Y165         FDRE (Hold_fdre_C_D)         0.087     2.308    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.091ns (20.316%)  route 0.357ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.585     2.156    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_fdre_C_Q)         0.091     2.247 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_3/Q
                         net (fo=1, routed)           0.357     2.604    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd[3]
    RAMB36_X0Y33         RAMB36E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.813     2.623    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y33         RAMB36E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.407     2.216    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.258     2.474    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y33   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X3Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y167   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y167   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y167   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y167   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X9Y166   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X3Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X1Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X1Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y161   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y161   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y156   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X11Y167  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X11Y164  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X11Y164  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line168/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :            8  Failing Endpoints,  Worst Slack       -0.026ns,  Total Violation       -0.147ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.841ns  (logic 0.751ns (12.857%)  route 5.090ns (87.143%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 102.703 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.553   102.240    nolabel_line168_n_9
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.267   102.703    CLK_10M_BUFG
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[10]/C
                         clock pessimism              0.000   102.703    
                         clock uncertainty           -0.185   102.518    
    SLICE_X88Y135        FDRE (Setup_fdre_C_R)       -0.304   102.214    irMrsyncTime_reg[10]
  -------------------------------------------------------------------
                         required time                        102.214    
                         arrival time                        -102.240    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.841ns  (logic 0.751ns (12.857%)  route 5.090ns (87.143%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 102.703 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.553   102.240    nolabel_line168_n_9
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.267   102.703    CLK_10M_BUFG
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism              0.000   102.703    
                         clock uncertainty           -0.185   102.518    
    SLICE_X88Y135        FDRE (Setup_fdre_C_R)       -0.304   102.214    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                        102.214    
                         arrival time                        -102.240    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.841ns  (logic 0.751ns (12.857%)  route 5.090ns (87.143%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 102.703 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.553   102.240    nolabel_line168_n_9
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.267   102.703    CLK_10M_BUFG
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.000   102.703    
                         clock uncertainty           -0.185   102.518    
    SLICE_X88Y135        FDRE (Setup_fdre_C_R)       -0.304   102.214    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        102.214    
                         arrival time                        -102.240    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.841ns  (logic 0.751ns (12.857%)  route 5.090ns (87.143%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 102.703 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.553   102.240    nolabel_line168_n_9
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.267   102.703    CLK_10M_BUFG
    SLICE_X88Y135        FDRE                                         r  irMrsyncTime_reg[9]/C
                         clock pessimism              0.000   102.703    
                         clock uncertainty           -0.185   102.518    
    SLICE_X88Y135        FDRE (Setup_fdre_C_R)       -0.304   102.214    irMrsyncTime_reg[9]
  -------------------------------------------------------------------
                         required time                        102.214    
                         arrival time                        -102.240    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.824ns  (logic 0.751ns (12.894%)  route 5.073ns (87.106%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.536   102.223    nolabel_line168_n_9
    SLICE_X88Y133        FDSE                                         r  irMrsyncTime_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.265   102.701    CLK_10M_BUFG
    SLICE_X88Y133        FDSE                                         r  irMrsyncTime_reg[0]/C
                         clock pessimism              0.000   102.701    
                         clock uncertainty           -0.185   102.516    
    SLICE_X88Y133        FDSE (Setup_fdse_C_S)       -0.304   102.212    irMrsyncTime_reg[0]
  -------------------------------------------------------------------
                         required time                        102.212    
                         arrival time                        -102.223    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.824ns  (logic 0.751ns (12.894%)  route 5.073ns (87.106%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.536   102.223    nolabel_line168_n_9
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.265   102.701    CLK_10M_BUFG
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[1]/C
                         clock pessimism              0.000   102.701    
                         clock uncertainty           -0.185   102.516    
    SLICE_X88Y133        FDRE (Setup_fdre_C_R)       -0.304   102.212    irMrsyncTime_reg[1]
  -------------------------------------------------------------------
                         required time                        102.212    
                         arrival time                        -102.223    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.824ns  (logic 0.751ns (12.894%)  route 5.073ns (87.106%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.536   102.223    nolabel_line168_n_9
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.265   102.701    CLK_10M_BUFG
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[2]/C
                         clock pessimism              0.000   102.701    
                         clock uncertainty           -0.185   102.516    
    SLICE_X88Y133        FDRE (Setup_fdre_C_R)       -0.304   102.212    irMrsyncTime_reg[2]
  -------------------------------------------------------------------
                         required time                        102.212    
                         arrival time                        -102.223    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.824ns  (logic 0.751ns (12.894%)  route 5.073ns (87.106%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.536   102.223    nolabel_line168_n_9
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.265   102.701    CLK_10M_BUFG
    SLICE_X88Y133        FDRE                                         r  irMrsyncTime_reg[3]/C
                         clock pessimism              0.000   102.701    
                         clock uncertainty           -0.185   102.516    
    SLICE_X88Y133        FDRE (Setup_fdre_C_R)       -0.304   102.212    irMrsyncTime_reg[3]
  -------------------------------------------------------------------
                         required time                        102.212    
                         arrival time                        -102.223    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.813ns  (logic 0.751ns (12.918%)  route 5.062ns (87.082%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.525   102.212    nolabel_line168_n_9
    SLICE_X88Y136        FDRE                                         r  irMrsyncTime_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.268   102.704    CLK_10M_BUFG
    SLICE_X88Y136        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism              0.000   102.704    
                         clock uncertainty           -0.185   102.519    
    SLICE_X88Y136        FDRE (Setup_fdre_C_R)       -0.304   102.215    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                        102.215    
                         arrival time                        -102.212    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.813ns  (logic 0.751ns (12.918%)  route 5.062ns (87.082%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 96.399 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.399    96.399    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.259    96.658 r  LOC_REG/x29_Reg_reg[2]/Q
                         net (fo=2, routed)           3.179    99.837    LOC_REG/TEST_MRSYNC_FRQ_0[18]
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.043    99.880 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000    99.880    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195   100.075 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.075    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.200 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.359   100.559    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.129   100.688 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.525   102.212    nolabel_line168_n_9
    SLICE_X88Y136        FDRE                                         r  irMrsyncTime_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.268   102.704    CLK_10M_BUFG
    SLICE_X88Y136        FDRE                                         r  irMrsyncTime_reg[13]/C
                         clock pessimism              0.000   102.704    
                         clock uncertainty           -0.185   102.519    
    SLICE_X88Y136        FDRE (Setup_fdre_C_R)       -0.304   102.215    irMrsyncTime_reg[13]
  -------------------------------------------------------------------
                         required time                        102.215    
                         arrival time                        -102.212    
  -------------------------------------------------------------------
                         slack                                  0.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.524ns (24.607%)  route 1.606ns (75.393%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.269     1.269    LOC_REG/CLK_200M
    SLICE_X84Y142        FDCE                                         r  LOC_REG/x20_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDCE (Prop_fdce_C_Q)         0.178     1.447 r  LOC_REG/x20_Reg_reg[1]/Q
                         net (fo=4, routed)           1.064     2.511    LOC_REG/p_0_in[25]
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.036     2.547 r  LOC_REG/irTestSpill[1]_i_11/O
                         net (fo=1, routed)           0.000     2.547    LOC_REG/irTestSpill[1]_i_11_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.205     2.752 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.541     3.294    LOC_REG/irTestSpill1
    SLICE_X83Y139        LUT4 (Prop_lut4_I2_O)        0.105     3.399 r  LOC_REG/irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     3.399    LOC_REG_n_9
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     2.954    
                         clock uncertainty            0.185     3.139    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.154     3.293    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.531ns (24.854%)  route 1.606ns (75.146%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.269     1.269    LOC_REG/CLK_200M
    SLICE_X84Y142        FDCE                                         r  LOC_REG/x20_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDCE (Prop_fdce_C_Q)         0.178     1.447 r  LOC_REG/x20_Reg_reg[1]/Q
                         net (fo=4, routed)           1.064     2.511    LOC_REG/p_0_in[25]
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.036     2.547 r  LOC_REG/irTestSpill[1]_i_11/O
                         net (fo=1, routed)           0.000     2.547    LOC_REG/irTestSpill[1]_i_11_n_0
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.205     2.752 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.541     3.294    LOC_REG/irTestSpill1
    SLICE_X83Y139        LUT5 (Prop_lut5_I2_O)        0.112     3.406 r  LOC_REG/irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     3.406    LOC_REG_n_7
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     2.954    
                         clock uncertainty            0.185     3.139    
    SLICE_X83Y139        FDRE (Hold_fdre_C_D)         0.160     3.299    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 LOC_REG/x29_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.522ns (23.747%)  route 1.676ns (76.253%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.266     1.266    LOC_REG/CLK_200M
    SLICE_X86Y137        FDCE                                         r  LOC_REG/x29_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.189     1.455 r  LOC_REG/x29_Reg_reg[4]/Q
                         net (fo=2, routed)           1.676     3.131    LOC_REG/TEST_MRSYNC_FRQ_0[20]
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.100     3.231 r  LOC_REG/irTestMrsync_i_8/O
                         net (fo=1, routed)           0.000     3.231    LOC_REG/irTestMrsync_i_8_n_0
    SLICE_X89Y137        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     3.378 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.378    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X89Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.086     3.464 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     3.464    irMrsyncTime0
    SLICE_X89Y138        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.401     2.957    CLK_10M_BUFG
    SLICE_X89Y138        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     2.957    
                         clock uncertainty            0.185     3.142    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.156     3.298    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.398ns (24.798%)  route 1.207ns (75.202%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.597     0.597    LOC_REG/CLK_200M
    SLICE_X85Y145        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDCE (Prop_fdce_C_Q)         0.100     0.697 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.298     0.995    LOC_REG/x24_Reg[2]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.028     1.023 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.023    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.108 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.108    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.133 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.282     1.416    LOC_REG/irSpillTime1[31]
    SLICE_X83Y143        LUT4 (Prop_lut4_I0_O)        0.028     1.444 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.444    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X83Y143        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.505 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.241     1.746    nolabel_line168/SiTCP/CO[0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.071     1.817 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.385     2.202    nolabel_line168_n_8
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[16]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.185     1.687    
    SLICE_X86Y142        FDRE (Hold_fdre_C_R)        -0.035     1.652    irSpillTime_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.398ns (24.798%)  route 1.207ns (75.202%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.597     0.597    LOC_REG/CLK_200M
    SLICE_X85Y145        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDCE (Prop_fdce_C_Q)         0.100     0.697 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.298     0.995    LOC_REG/x24_Reg[2]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.028     1.023 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.023    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.108 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.108    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.133 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.282     1.416    LOC_REG/irSpillTime1[31]
    SLICE_X83Y143        LUT4 (Prop_lut4_I0_O)        0.028     1.444 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.444    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X83Y143        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.505 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.241     1.746    nolabel_line168/SiTCP/CO[0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.071     1.817 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.385     2.202    nolabel_line168_n_8
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[17]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.185     1.687    
    SLICE_X86Y142        FDRE (Hold_fdre_C_R)        -0.035     1.652    irSpillTime_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.398ns (24.798%)  route 1.207ns (75.202%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.597     0.597    LOC_REG/CLK_200M
    SLICE_X85Y145        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDCE (Prop_fdce_C_Q)         0.100     0.697 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.298     0.995    LOC_REG/x24_Reg[2]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.028     1.023 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.023    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.108 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.108    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.133 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.282     1.416    LOC_REG/irSpillTime1[31]
    SLICE_X83Y143        LUT4 (Prop_lut4_I0_O)        0.028     1.444 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.444    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X83Y143        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.505 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.241     1.746    nolabel_line168/SiTCP/CO[0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.071     1.817 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.385     2.202    nolabel_line168_n_8
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[18]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.185     1.687    
    SLICE_X86Y142        FDRE (Hold_fdre_C_R)        -0.035     1.652    irSpillTime_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.398ns (24.798%)  route 1.207ns (75.202%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.597     0.597    LOC_REG/CLK_200M
    SLICE_X85Y145        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDCE (Prop_fdce_C_Q)         0.100     0.697 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.298     0.995    LOC_REG/x24_Reg[2]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.028     1.023 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.023    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.108 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.108    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.133 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.282     1.416    LOC_REG/irSpillTime1[31]
    SLICE_X83Y143        LUT4 (Prop_lut4_I0_O)        0.028     1.444 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.444    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X83Y143        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.505 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.241     1.746    nolabel_line168/SiTCP/CO[0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.071     1.817 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.385     2.202    nolabel_line168_n_8
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.815     1.502    CLK_10M_BUFG
    SLICE_X86Y142        FDRE                                         r  irSpillTime_reg[19]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.185     1.687    
    SLICE_X86Y142        FDRE (Hold_fdre_C_R)        -0.035     1.652    irSpillTime_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.398ns (24.337%)  route 1.237ns (75.663%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.597     0.597    LOC_REG/CLK_200M
    SLICE_X85Y145        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDCE (Prop_fdce_C_Q)         0.100     0.697 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.298     0.995    LOC_REG/x24_Reg[2]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.028     1.023 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.023    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.108 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.108    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.133 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.282     1.416    LOC_REG/irSpillTime1[31]
    SLICE_X83Y143        LUT4 (Prop_lut4_I0_O)        0.028     1.444 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.444    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X83Y143        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.505 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.241     1.746    nolabel_line168/SiTCP/CO[0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.071     1.817 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.415     2.232    nolabel_line168_n_8
    SLICE_X86Y138        FDSE                                         r  irSpillTime_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.814     1.501    CLK_10M_BUFG
    SLICE_X86Y138        FDSE                                         r  irSpillTime_reg[0]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.185     1.686    
    SLICE_X86Y138        FDSE (Hold_fdse_C_S)        -0.035     1.651    irSpillTime_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.398ns (24.337%)  route 1.237ns (75.663%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.597     0.597    LOC_REG/CLK_200M
    SLICE_X85Y145        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDCE (Prop_fdce_C_Q)         0.100     0.697 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.298     0.995    LOC_REG/x24_Reg[2]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.028     1.023 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.023    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.108 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.108    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.133 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.282     1.416    LOC_REG/irSpillTime1[31]
    SLICE_X83Y143        LUT4 (Prop_lut4_I0_O)        0.028     1.444 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.444    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X83Y143        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.505 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.241     1.746    nolabel_line168/SiTCP/CO[0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.071     1.817 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.415     2.232    nolabel_line168_n_8
    SLICE_X86Y138        FDRE                                         r  irSpillTime_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.814     1.501    CLK_10M_BUFG
    SLICE_X86Y138        FDRE                                         r  irSpillTime_reg[1]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.185     1.686    
    SLICE_X86Y138        FDRE (Hold_fdre_C_R)        -0.035     1.651    irSpillTime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.398ns (24.337%)  route 1.237ns (75.663%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.597     0.597    LOC_REG/CLK_200M
    SLICE_X85Y145        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDCE (Prop_fdce_C_Q)         0.100     0.697 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.298     0.995    LOC_REG/x24_Reg[2]
    SLICE_X84Y145        LUT2 (Prop_lut2_I1_O)        0.028     1.023 r  LOC_REG/irTestSpill[1]_i_35/O
                         net (fo=1, routed)           0.000     1.023    LOC_REG/irTestSpill[1]_i_35_n_0
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.108 r  LOC_REG/irTestSpill_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.108    LOC_REG/irTestSpill_reg[1]_i_18_n_0
    SLICE_X84Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.133 r  LOC_REG/irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.282     1.416    LOC_REG/irSpillTime1[31]
    SLICE_X83Y143        LUT4 (Prop_lut4_I0_O)        0.028     1.444 r  LOC_REG/irTestSpill[1]_i_5/O
                         net (fo=1, routed)           0.000     1.444    LOC_REG/irTestSpill[1]_i_5_n_0
    SLICE_X83Y143        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     1.505 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.241     1.746    nolabel_line168/SiTCP/CO[0]
    SLICE_X87Y139        LUT2 (Prop_lut2_I0_O)        0.071     1.817 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.415     2.232    nolabel_line168_n_8
    SLICE_X86Y138        FDRE                                         r  irSpillTime_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.814     1.501    CLK_10M_BUFG
    SLICE_X86Y138        FDRE                                         r  irSpillTime_reg[2]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.185     1.686    
    SLICE_X86Y138        FDRE (Hold_fdre_C_R)        -0.035     1.651    irSpillTime_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.284    11.284    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.497ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.704ns  (logic 1.259ns (46.576%)  route 1.444ns (53.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.444     2.704    nolabel_line168/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X2Y183         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.215    11.215    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y183         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.215    
                         clock uncertainty           -0.025    11.190    
    SLICE_X2Y183         FDRE (Setup_fdre_C_D)        0.011    11.201    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  8.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.313ns  (logic 0.649ns (49.460%)  route 0.663ns (50.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.663     1.313    nolabel_line168/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X2Y183         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.817     0.817    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y183         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.025     0.842    
    SLICE_X2Y183         FDRE (Hold_fdre_C_D)         0.042     0.884    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.853     0.853    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.330ns (13.429%)  route 2.127ns (86.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 6.137 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        1.889     5.411    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X49Y172        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.137     6.137    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/CLK_200M
    SLICE_X49Y172        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[6]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.185     5.952    
    SLICE_X49Y172        FDRE (Setup_fdre_C_R)       -0.304     5.648    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.330ns (13.429%)  route 2.127ns (86.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 6.137 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        1.889     5.411    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X49Y172        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.137     6.137    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/CLK_200M
    SLICE_X49Y172        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[7]/C
                         clock pessimism              0.000     6.137    
                         clock uncertainty           -0.185     5.952    
    SLICE_X49Y172        FDRE (Setup_fdre_C_R)       -0.304     5.648    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[69].shift_cntr/RELCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                          5.648    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.330ns (11.865%)  route 2.451ns (88.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 6.491 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.213     5.735    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X43Y93         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.491     6.491    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/CLK_200M
    SLICE_X43Y93         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[1]/C
                         clock pessimism              0.000     6.491    
                         clock uncertainty           -0.185     6.306    
    SLICE_X43Y93         FDRE (Setup_fdre_C_R)       -0.304     6.002    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                          6.002    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.330ns (11.865%)  route 2.451ns (88.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 6.491 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.213     5.735    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X43Y93         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.491     6.491    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/CLK_200M
    SLICE_X43Y93         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[2]/C
                         clock pessimism              0.000     6.491    
                         clock uncertainty           -0.185     6.306    
    SLICE_X43Y93         FDRE (Setup_fdre_C_R)       -0.304     6.002    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/RELCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                          6.002    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.330ns (13.741%)  route 2.072ns (86.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 6.103 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        1.833     5.356    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X118Y172       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.103     6.103    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/CLK_200M
    SLICE_X118Y172       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[1]/C
                         clock pessimism              0.000     6.103    
                         clock uncertainty           -0.185     5.918    
    SLICE_X118Y172       FDRE (Setup_fdre_C_R)       -0.281     5.637    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.330ns (13.741%)  route 2.072ns (86.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 6.103 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        1.833     5.356    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X118Y172       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.103     6.103    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/CLK_200M
    SLICE_X118Y172       FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[2]/C
                         clock pessimism              0.000     6.103    
                         clock uncertainty           -0.185     5.918    
    SLICE_X118Y172       FDRE (Setup_fdre_C_R)       -0.281     5.637    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.330ns (12.235%)  route 2.367ns (87.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.479 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.129     5.651    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X43Y72         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.479     6.479    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/CLK_200M
    SLICE_X43Y72         FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[0]/C
                         clock pessimism              0.000     6.479    
                         clock uncertainty           -0.185     6.294    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.304     5.990    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[10].shift_cntr/RELCNTR_reg[0]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.330ns (13.010%)  route 2.207ns (86.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.321 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        1.968     5.491    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X17Y125        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.321     6.321    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/CLK_200M
    SLICE_X17Y125        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     6.321    
                         clock uncertainty           -0.185     6.136    
    SLICE_X17Y125        FDRE (Setup_fdre_C_R)       -0.304     5.832    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.330ns (13.010%)  route 2.207ns (86.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.321 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        1.968     5.491    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X17Y125        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.321     6.321    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/CLK_200M
    SLICE_X17Y125        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[6]/C
                         clock pessimism              0.000     6.321    
                         clock uncertainty           -0.185     6.136    
    SLICE_X17Y125        FDRE (Setup_fdre_C_R)       -0.304     5.832    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.330ns (13.010%)  route 2.207ns (86.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.321 - 5.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.398     2.954    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.204     3.158 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.238     3.396    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.126     3.522 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        1.968     5.491    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X17Y125        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.321     6.321    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/CLK_200M
    SLICE_X17Y125        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[7]/C
                         clock pessimism              0.000     6.321    
                         clock uncertainty           -0.185     6.136    
    SLICE_X17Y125        FDRE (Setup_fdre_C_R)       -0.304     5.832    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[28].shift_cntr/RELCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.157ns (33.190%)  route 0.316ns (66.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.188     1.684    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X87Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.814     0.814    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/CLK_200M
    SLICE_X87Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[1]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X87Y139        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.157ns (33.190%)  route 0.316ns (66.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.188     1.684    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X87Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.814     0.814    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/CLK_200M
    SLICE_X87Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[2]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X87Y139        FDRE (Hold_fdre_C_R)        -0.014     0.985    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[13].shift_cntr/RELCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.157ns (31.593%)  route 0.340ns (68.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.212     1.708    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X82Y137        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.810     0.810    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/CLK_200M
    SLICE_X82Y137        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.185     0.995    
    SLICE_X82Y137        FDRE (Hold_fdre_C_R)         0.006     1.001    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[0].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.157ns (31.593%)  route 0.340ns (68.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.212     1.708    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X82Y137        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.810     0.810    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/CLK_200M
    SLICE_X82Y137        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.185     0.995    
    SLICE_X82Y137        FDRE (Hold_fdre_C_R)         0.006     1.001    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/RELCNTR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.157ns (32.082%)  route 0.332ns (67.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.204     1.700    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X83Y138        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/RELCNTR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.812     0.812    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/CLK_200M
    SLICE_X83Y138        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/RELCNTR_reg[0]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X83Y138        FDRE (Hold_fdre_C_R)        -0.014     0.983    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[24].shift_cntr/RELCNTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.157ns (32.082%)  route 0.332ns (67.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.204     1.700    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X83Y138        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.812     0.812    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/CLK_200M
    SLICE_X83Y138        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[0]/C
                         clock pessimism              0.000     0.812    
                         clock uncertainty            0.185     0.997    
    SLICE_X83Y138        FDRE (Hold_fdre_C_R)        -0.014     0.983    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[29].shift_cntr/RELCNTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.157ns (29.905%)  route 0.368ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.240     1.736    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X98Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.820     0.820    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/CLK_200M
    SLICE_X98Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[3]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.185     1.005    
    SLICE_X98Y139        FDRE (Hold_fdre_C_R)         0.006     1.011    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.157ns (29.905%)  route 0.368ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.240     1.736    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X98Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.820     0.820    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/CLK_200M
    SLICE_X98Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[4]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.185     1.005    
    SLICE_X98Y139        FDRE (Hold_fdre_C_R)         0.006     1.011    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[31].shift_cntr/RELCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.157ns (29.905%)  route 0.368ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.240     1.736    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X98Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.820     0.820    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/CLK_200M
    SLICE_X98Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[1]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.185     1.005    
    SLICE_X98Y139        FDRE (Hold_fdre_C_R)         0.006     1.011    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.157ns (29.905%)  route 0.368ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.211    CLK_10M_BUFG
    SLICE_X83Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.091     1.302 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.128     1.430    LOC_REG/TEST_PSPILL
    SLICE_X82Y139        LUT6 (Prop_lut6_I0_O)        0.066     1.496 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.240     1.736    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X98Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.820     0.820    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/CLK_200M
    SLICE_X98Y139        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.185     1.005    
    SLICE_X98Y139        FDRE (Hold_fdre_C_R)         0.006     1.011    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[61].shift_cntr/RELCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.725    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -4.309ns,  Total Violation      -12.899ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.416ns  (logic 0.223ns (53.579%)  route 0.193ns (46.421%))
  Logic Levels:           0  
  Clock Path Skew:        -4.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 26.220 - 25.000 ) 
    Source Clock Delay      (SCD):    5.951ns = ( 29.951 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959    25.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.355    29.951    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y192         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y192         FDCE (Prop_fdce_C_Q)         0.223    30.174 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.193    30.367    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X0Y191         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.220    26.220    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y191         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.220    
                         clock uncertainty           -0.154    26.066    
    SLICE_X0Y191         FDCE (Setup_fdce_C_D)       -0.008    26.058    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         26.058    
                         arrival time                         -30.367    
  -------------------------------------------------------------------
                         slack                                 -4.309    

Slack (VIOLATED) :        -4.301ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.662%)  route 0.111ns (35.338%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 26.220 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns = ( 29.950 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959    25.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.354    29.950    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDRE (Prop_fdre_C_Q)         0.204    30.154 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.111    30.265    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X1Y190         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.220    26.220    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y190         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.220    
                         clock uncertainty           -0.154    26.066    
    SLICE_X1Y190         FDCE (Setup_fdce_C_D)       -0.101    25.965    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.965    
                         arrival time                         -30.265    
  -------------------------------------------------------------------
                         slack                                 -4.301    

Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 26.220 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns = ( 29.950 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959    25.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.354    29.950    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDRE (Prop_fdre_C_Q)         0.204    30.154 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.110    30.264    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X1Y190         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.220    26.220    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y190         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.220    
                         clock uncertainty           -0.154    26.066    
    SLICE_X1Y190         FDCE (Setup_fdce_C_D)       -0.091    25.975    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.975    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 -4.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.623     2.611    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDRE (Prop_fdre_C_Q)         0.091     2.702 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.054     2.756    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X1Y190         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.823     0.823    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y190         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X1Y190         FDCE (Hold_fdce_C_D)         0.011     0.988    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.121%)  route 0.055ns (37.879%))
  Logic Levels:           0  
  Clock Path Skew:        -1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.623     2.611    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y190         FDRE (Prop_fdre_C_Q)         0.091     2.702 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.055     2.757    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X1Y190         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.823     0.823    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y190         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X1Y190         FDCE (Hold_fdce_C_D)         0.008     0.985    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.709%)  route 0.097ns (49.291%))
  Logic Levels:           0  
  Clock Path Skew:        -1.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.623     2.611    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y192         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y192         FDCE (Prop_fdce_C_Q)         0.100     2.711 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.097     2.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X0Y191         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.823     0.823    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y191         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.154     0.977    
    SLICE_X0Y191         FDCE (Hold_fdce_C_D)         0.047     1.024    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  1.784    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           12  Failing Endpoints,  Worst Slack       -2.914ns,  Total Violation      -34.510ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.420ns  (logic 0.223ns (53.069%)  route 0.197ns (46.931%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 28.664 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.347    28.664    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y165         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.223    28.887 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.197    29.084    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X4Y166         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.214    26.214    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X4Y166         FDRE (Setup_fdre_C_D)       -0.008    26.171    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.171    
                         arrival time                         -29.084    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.911ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.213 - 25.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 28.662 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.345    28.662    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDCE (Prop_fdce_C_Q)         0.223    28.885 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.194    29.079    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X2Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.213    26.213    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.213    
                         clock uncertainty           -0.035    26.178    
    SLICE_X2Y168         FDRE (Setup_fdre_C_D)       -0.010    26.168    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.168    
                         arrival time                         -29.079    
  -------------------------------------------------------------------
                         slack                                 -2.911    

Slack (VIOLATED) :        -2.899ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 28.663 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.346    28.663    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.204    28.867 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.109    28.976    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.214    26.214    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X0Y167         FDRE (Setup_fdre_C_D)       -0.101    26.078    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.078    
                         arrival time                         -28.976    
  -------------------------------------------------------------------
                         slack                                 -2.899    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 28.663 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.346    28.663    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.204    28.867 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.113    28.980    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.214    26.214    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X0Y167         FDRE (Setup_fdre_C_D)       -0.091    26.088    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.088    
                         arrival time                         -28.980    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.213 - 25.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 28.662 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.345    28.662    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDCE (Prop_fdce_C_Q)         0.204    28.866 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.113    28.979    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.213    26.213    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.213    
                         clock uncertainty           -0.035    26.178    
    SLICE_X0Y168         FDRE (Setup_fdre_C_D)       -0.091    26.087    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.087    
                         arrival time                         -28.979    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.889ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 28.663 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.346    28.663    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.204    28.867 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.110    28.977    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.214    26.214    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X0Y167         FDRE (Setup_fdre_C_D)       -0.091    26.088    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.088    
                         arrival time                         -28.977    
  -------------------------------------------------------------------
                         slack                                 -2.889    

Slack (VIOLATED) :        -2.889ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.213 - 25.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 28.662 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.345    28.662    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDCE (Prop_fdce_C_Q)         0.204    28.866 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.110    28.976    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.213    26.213    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.213    
                         clock uncertainty           -0.035    26.178    
    SLICE_X0Y168         FDRE (Setup_fdre_C_D)       -0.091    26.087    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         26.087    
                         arrival time                         -28.976    
  -------------------------------------------------------------------
                         slack                                 -2.889    

Slack (VIOLATED) :        -2.888ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.700%)  route 0.111ns (35.300%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 28.663 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.346    28.663    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.204    28.867 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.111    28.978    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.214    26.214    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X0Y167         FDRE (Setup_fdre_C_D)       -0.088    26.091    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.091    
                         arrival time                         -28.978    
  -------------------------------------------------------------------
                         slack                                 -2.888    

Slack (VIOLATED) :        -2.868ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 26.213 - 25.000 ) 
    Source Clock Delay      (SCD):    4.662ns = ( 28.662 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.345    28.662    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDCE (Prop_fdce_C_Q)         0.204    28.866 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.110    28.976    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X2Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.213    26.213    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.213    
                         clock uncertainty           -0.035    26.178    
    SLICE_X2Y168         FDRE (Setup_fdre_C_D)       -0.070    26.108    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.108    
                         arrival time                         -28.976    
  -------------------------------------------------------------------
                         slack                                 -2.868    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.330ns  (logic 0.223ns (67.677%)  route 0.107ns (32.323%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 26.214 - 25.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 28.663 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.346    28.663    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.223    28.886 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.107    28.993    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.214    26.214    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.214    
                         clock uncertainty           -0.035    26.179    
    SLICE_X0Y167         FDRE (Setup_fdre_C_D)       -0.009    26.170    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.170    
                         arrival time                         -28.993    
  -------------------------------------------------------------------
                         slack                                 -2.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.218%)  route 0.056ns (35.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDCE (Prop_fdce_C_Q)         0.100     2.288 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.056     2.344    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.815     0.815    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X0Y168         FDRE (Hold_fdre_C_D)         0.033     0.883    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.896%)  route 0.057ns (36.105%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.100     2.289 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.057     2.346    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.816     0.816    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.032     0.883    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.896%)  route 0.057ns (36.105%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDCE (Prop_fdce_C_Q)         0.100     2.288 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.057     2.345    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.815     0.815    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X0Y168         FDRE (Hold_fdre_C_D)         0.032     0.882    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.200%)  route 0.055ns (37.800%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.091     2.280 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.055     2.335    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.816     0.816    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.013     0.864    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDCE (Prop_fdce_C_Q)         0.091     2.279 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.054     2.333    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.815     0.815    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X0Y168         FDRE (Hold_fdre_C_D)         0.009     0.859    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.091     2.280 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.054     2.334    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.816     0.816    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.009     0.860    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.091     2.280 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.053     2.333    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.816     0.816    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.008     0.859    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.618     2.189    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y167         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDCE (Prop_fdce_C_Q)         0.091     2.280 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.057     2.337    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.816     0.816    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.035     0.851    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.011     0.862    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDCE (Prop_fdce_C_Q)         0.091     2.279 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.057     2.336    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.815     0.815    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X0Y168         FDRE (Hold_fdre_C_D)         0.011     0.861    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.617     2.188    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDCE (Prop_fdce_C_Q)         0.091     2.279 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.054     2.333    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X2Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.815     0.815    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.035     0.850    
    SLICE_X2Y168         FDRE (Hold_fdre_C_D)         0.006     0.856    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.476    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           23  Failing Endpoints,  Worst Slack       -2.512ns,  Total Violation      -50.415ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.512ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.378ns  (logic 0.204ns (2.765%)  route 7.174ns (97.235%))
  Logic Levels:           0  
  Clock Path Skew:        4.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 21.452 - 16.000 ) 
    Source Clock Delay      (SCD):    1.353ns = ( 16.353 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.353    16.353    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDRE (Prop_fdre_C_Q)         0.204    16.557 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           7.174    23.731    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X10Y193        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.166    21.452    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    21.452    
                         clock uncertainty           -0.154    21.298    
    SLICE_X10Y193        FDRE (Setup_fdre_C_D)       -0.079    21.219    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         21.219    
                         arrival time                         -23.731    
  -------------------------------------------------------------------
                         slack                                 -2.512    

Slack (VIOLATED) :        -2.445ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.083ns  (logic 0.124ns (2.440%)  route 4.959ns (97.560%))
  Logic Levels:           0  
  Clock Path Skew:        1.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 18.612 - 16.000 ) 
    Source Clock Delay      (SCD):    0.823ns = ( 15.823 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.823    15.823    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.124    15.947 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           4.959    20.906    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X3Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.767    16.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    16.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145    17.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.624    18.612    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000    18.612    
                         clock uncertainty           -0.154    18.458    
    SLICE_X3Y193         FDRE (Setup_fdre_C_D)        0.003    18.461    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -20.906    
  -------------------------------------------------------------------
                         slack                                 -2.445    

Slack (VIOLATED) :        -2.401ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.287ns  (logic 0.204ns (2.799%)  route 7.083ns (97.201%))
  Logic Levels:           0  
  Clock Path Skew:        4.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 21.452 - 16.000 ) 
    Source Clock Delay      (SCD):    1.353ns = ( 16.353 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.353    16.353    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDRE (Prop_fdre_C_Q)         0.204    16.557 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           7.083    23.640    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X10Y193        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.166    21.452    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    21.452    
                         clock uncertainty           -0.154    21.298    
    SLICE_X10Y193        FDRE (Setup_fdre_C_D)       -0.058    21.240    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         21.240    
                         arrival time                         -23.640    
  -------------------------------------------------------------------
                         slack                                 -2.401    

Slack (VIOLATED) :        -2.393ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.289ns  (logic 0.236ns (3.238%)  route 7.053ns (96.762%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 21.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 16.355 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.355    16.355    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.236    16.591 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           7.053    23.644    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X1Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.221    21.507    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.154    21.353    
    SLICE_X1Y192         FDRE (Setup_fdre_C_D)       -0.102    21.251    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         21.251    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                 -2.393    

Slack (VIOLATED) :        -2.377ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.356ns  (logic 0.259ns (3.521%)  route 7.097ns (96.479%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 21.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 16.355 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.355    16.355    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.259    16.614 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           7.097    23.711    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X1Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.221    21.507    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.154    21.353    
    SLICE_X1Y192         FDRE (Setup_fdre_C_D)       -0.019    21.334    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.334    
                         arrival time                         -23.711    
  -------------------------------------------------------------------
                         slack                                 -2.377    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.341ns  (logic 0.259ns (3.528%)  route 7.082ns (96.472%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 21.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 16.355 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.355    16.355    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.259    16.614 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           7.082    23.696    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X1Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.221    21.507    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.154    21.353    
    SLICE_X1Y192         FDRE (Setup_fdre_C_D)       -0.010    21.343    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.343    
                         arrival time                         -23.696    
  -------------------------------------------------------------------
                         slack                                 -2.354    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.250ns  (logic 0.204ns (2.814%)  route 7.046ns (97.186%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 21.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 16.354 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.354    16.354    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.204    16.558 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           7.046    23.604    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X3Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.221    21.507    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.154    21.353    
    SLICE_X3Y193         FDRE (Setup_fdre_C_D)       -0.099    21.254    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         21.254    
                         arrival time                         -23.604    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.341ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.329ns  (logic 0.223ns (3.043%)  route 7.106ns (96.957%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 16.354 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.354    16.354    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.223    16.577 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           7.106    23.683    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X4Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.220    21.506    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.154    21.352    
    SLICE_X4Y192         FDRE (Setup_fdre_C_D)       -0.010    21.342    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.342    
                         arrival time                         -23.683    
  -------------------------------------------------------------------
                         slack                                 -2.341    

Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.341ns  (logic 0.223ns (3.038%)  route 7.118ns (96.962%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 21.505 - 16.000 ) 
    Source Clock Delay      (SCD):    1.353ns = ( 16.353 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.353    16.353    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    16.576 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           7.118    23.694    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X6Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.219    21.505    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.154    21.351    
    SLICE_X6Y191         FDRE (Setup_fdre_C_D)        0.004    21.355    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         21.355    
                         arrival time                         -23.694    
  -------------------------------------------------------------------
                         slack                                 -2.339    

Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.257ns  (logic 0.236ns (3.252%)  route 7.021ns (96.748%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 21.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 16.355 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.355    16.355    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.236    16.591 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           7.021    23.612    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X2Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.221    21.507    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.154    21.353    
    SLICE_X2Y193         FDRE (Setup_fdre_C_D)       -0.080    21.273    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         21.273    
                         arrival time                         -23.612    
  -------------------------------------------------------------------
                         slack                                 -2.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.242ns (4.739%)  route 4.865ns (95.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.220     1.220    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y190         FDRE (Prop_fdre_C_Q)         0.206     1.426 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           4.865     6.291    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X2Y191         LUT2 (Prop_lut2_I1_O)        0.036     6.327 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     6.327    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X2Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X2Y191         FDRE (Hold_fdre_C_D)         0.189     6.293    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -6.293    
                         arrival time                           6.327    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.162ns (3.259%)  route 4.809ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.220     1.220    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.162     1.382 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           4.809     6.191    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X4Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X4Y192         FDRE (Hold_fdre_C_D)         0.045     6.149    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -6.149    
                         arrival time                           6.191    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 0.162ns (3.178%)  route 4.936ns (96.822%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.219     1.219    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDRE (Prop_fdre_C_Q)         0.162     1.381 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           4.936     6.317    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X6Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X6Y191         FDRE (Hold_fdre_C_D)         0.071     6.174    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -6.174    
                         arrival time                           6.317    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.162ns (2.937%)  route 5.353ns (97.063%))
  Logic Levels:           0  
  Clock Path Skew:        4.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.220     1.220    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.162     1.382 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.353     6.735    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X2Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.355     5.951    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     5.951    
                         clock uncertainty            0.154     6.105    
    SLICE_X2Y193         FDRE (Hold_fdre_C_D)         0.061     6.166    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -6.166    
                         arrival time                           6.735    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.178ns (3.061%)  route 5.637ns (96.939%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.220     1.220    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y193         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_fdre_C_Q)         0.178     1.398 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           5.637     7.035    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X4Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X4Y192         FDRE (Hold_fdre_C_D)         0.099     6.203    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -6.203    
                         arrival time                           7.035    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 0.206ns (3.530%)  route 5.629ns (96.470%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.221     1.221    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.206     1.427 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.629     7.056    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X1Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.355     5.951    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     5.951    
                         clock uncertainty            0.154     6.105    
    SLICE_X1Y192         FDRE (Hold_fdre_C_D)         0.099     6.204    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -6.204    
                         arrival time                           7.056    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.162ns (2.799%)  route 5.627ns (97.201%))
  Logic Levels:           0  
  Clock Path Skew:        4.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.895ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.220     1.220    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X7Y192         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y192         FDRE (Prop_fdre_C_Q)         0.162     1.382 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.627     7.009    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X10Y193        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.299     5.895    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     5.895    
                         clock uncertainty            0.154     6.049    
    SLICE_X10Y193        FDRE (Hold_fdre_C_D)         0.068     6.117    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -6.117    
                         arrival time                           7.009    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 0.178ns (3.011%)  route 5.734ns (96.989%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.219     1.219    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.178     1.397 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.734     7.131    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X6Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X6Y191         FDRE (Hold_fdre_C_D)         0.136     6.239    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -6.239    
                         arrival time                           7.131    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.091ns (2.485%)  route 3.570ns (97.515%))
  Logic Levels:           0  
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.621     0.621    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDRE (Prop_fdre_C_Q)         0.091     0.712 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           3.570     4.282    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X10Y193        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         0.792     3.128    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y193        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     3.128    
                         clock uncertainty            0.154     3.282    
    SLICE_X10Y193        FDRE (Hold_fdre_C_D)         0.000     3.282    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 0.162ns (2.712%)  route 5.812ns (97.288%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.219     1.219    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y190         FDRE (Prop_fdre_C_Q)         0.162     1.381 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           5.812     7.193    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X6Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y191         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X6Y191         FDRE (Hold_fdre_C_D)         0.068     6.171    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -6.171    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  1.022    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.861ns (25.722%)  route 2.486ns (74.278%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.798 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.798    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.851 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.851    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X0Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.017 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.017    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X0Y164         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.217    13.503    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y164         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X0Y164         FDRE (Setup_fdre_C_D)        0.049    13.398    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.808ns (24.527%)  route 2.486ns (75.473%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.798 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.798    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.964 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.964    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.806ns (24.481%)  route 2.486ns (75.519%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.798 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.798    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.851 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.851    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X0Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.962 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.962    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X0Y164         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.217    13.503    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y164         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    13.503    
                         clock uncertainty           -0.154    13.349    
    SLICE_X0Y164         FDRE (Setup_fdre_C_D)        0.049    13.398    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.791ns (24.135%)  route 2.486ns (75.865%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.798 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.798    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.947 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.947    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.755ns (23.293%)  route 2.486ns (76.707%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.911 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.911    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.753ns (23.245%)  route 2.486ns (76.755%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.798 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.798    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.909 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.909    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.753ns (23.245%)  route 2.486ns (76.755%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.798 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.798    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X0Y163         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.909 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.909    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.738ns (22.888%)  route 2.486ns (77.112%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.894 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.894    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.700ns (21.969%)  route 2.486ns (78.031%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.856 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.856    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.700ns (21.969%)  route 2.486ns (78.031%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 13.504 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.352     4.669    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.204     4.873 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           2.486     7.360    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.126     7.486 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.486    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.745 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.745    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.856 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.856    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.218    13.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X0Y162         FDRE (Setup_fdre_C_D)        0.049    13.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         13.399    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  5.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.302ns (15.112%)  route 1.696ns (84.888%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.218     4.293    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.178     4.471 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.696     6.168    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X0Y160         LUT3 (Prop_lut3_I2_O)        0.036     6.204 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X0Y160         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.292 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.292    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X0Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.165     6.268    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -6.268    
                         arrival time                           6.292    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.301ns (14.836%)  route 1.728ns (85.164%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.218     4.293    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.178     4.471 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/Q
                         net (fo=2, routed)           1.728     6.199    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[11]
    SLICE_X0Y162         LUT3 (Prop_lut3_I2_O)        0.036     6.235 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     6.235    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X0Y162         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.322 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.322    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X0Y162         FDRE (Hold_fdre_C_D)         0.165     6.267    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -6.267    
                         arrival time                           6.322    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.296ns (14.577%)  route 1.735ns (85.423%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.218     4.293    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.178     4.471 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           1.735     6.206    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X0Y161         LUT3 (Prop_lut3_I1_O)        0.036     6.242 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.242    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.324 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.324    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X0Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.165     6.267    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -6.267    
                         arrival time                           6.324    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.349ns (17.173%)  route 1.683ns (82.827%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.218     4.293    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.162     4.455 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.683     6.138    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X0Y161         LUT3 (Prop_lut3_I2_O)        0.100     6.238 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     6.238    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.325 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.325    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X0Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.165     6.267    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -6.267    
                         arrival time                           6.325    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.296ns (14.543%)  route 1.739ns (85.457%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.217     4.292    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_fdre_C_Q)         0.178     4.470 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.739     6.209    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X0Y160         LUT3 (Prop_lut3_I1_O)        0.036     6.245 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     6.245    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X0Y160         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.327 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.327    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X0Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.165     6.268    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -6.268    
                         arrival time                           6.327    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.307ns (15.030%)  route 1.736ns (84.970%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.217     4.292    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y161         FDRE (Prop_fdre_C_Q)         0.178     4.470 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.736     6.206    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X0Y160         LUT2 (Prop_lut2_I1_O)        0.036     6.242 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     6.242    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X0Y160         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.335 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.335    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[0]
    SLICE_X0Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.165     6.268    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0
  -------------------------------------------------------------------
                         required time                         -6.268    
                         arrival time                           6.335    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.307ns (15.037%)  route 1.735ns (84.963%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.218     4.293    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.178     4.471 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           1.735     6.206    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X0Y161         LUT3 (Prop_lut3_I2_O)        0.036     6.242 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.242    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.335 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.335    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X0Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.165     6.267    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -6.267    
                         arrival time                           6.335    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.296ns (14.496%)  route 1.746ns (85.504%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.947ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.218     4.293    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDRE (Prop_fdre_C_Q)         0.178     4.471 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           1.746     6.217    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X0Y163         LUT3 (Prop_lut3_I1_O)        0.036     6.253 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     6.253    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X0Y163         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.335 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.335    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.351     5.947    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     5.947    
                         clock uncertainty            0.154     6.101    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.165     6.266    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -6.266    
                         arrival time                           6.335    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.348ns (17.023%)  route 1.696ns (82.977%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.218     4.293    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.178     4.471 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.696     6.168    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X0Y160         LUT3 (Prop_lut3_I2_O)        0.036     6.204 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     6.204    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X0Y160         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.134     6.338 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.338    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X0Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.353     5.949    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.165     6.268    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -6.268    
                         arrival time                           6.338    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.302ns (14.747%)  route 1.746ns (85.253%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.947ns
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.216     4.291    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y164         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y164         FDRE (Prop_fdre_C_Q)         0.178     4.469 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           1.746     6.215    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X0Y163         LUT3 (Prop_lut3_I1_O)        0.036     6.251 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     6.251    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X0Y163         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.339 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.339    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=283, routed)         1.351     5.947    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     5.947    
                         clock uncertainty            0.154     6.101    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.165     6.266    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -6.266    
                         arrival time                           6.339    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.362ns,  Total Violation      -19.069ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.362ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.335ns  (logic 0.266ns (4.199%)  route 6.069ns (95.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 20.230 - 16.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 16.288 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.288    16.288    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y169        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDCE (Prop_fdce_C_Q)         0.223    16.511 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/Q
                         net (fo=4, routed)           6.069    22.580    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[17]
    SLICE_X10Y171        LUT6 (Prop_lut6_I3_O)        0.043    22.623 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.623    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X10Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.155    20.230    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.230    
                         clock uncertainty           -0.035    20.195    
    SLICE_X10Y171        FDRE (Setup_fdre_C_D)        0.066    20.261    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                 -2.362    

Slack (VIOLATED) :        -2.275ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.224ns  (logic 0.327ns (5.254%)  route 5.897ns (94.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 20.234 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.284    16.284    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y172        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y172        FDCE (Prop_fdce_C_Q)         0.204    16.488 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           5.897    22.385    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X11Y167        LUT6 (Prop_lut6_I2_O)        0.123    22.508 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.508    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.159    20.234    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.234    
                         clock uncertainty           -0.035    20.199    
    SLICE_X11Y167        FDRE (Setup_fdre_C_D)        0.034    20.233    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                         -22.508    
  -------------------------------------------------------------------
                         slack                                 -2.275    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.240ns  (logic 0.266ns (4.263%)  route 5.974ns (95.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 20.235 - 16.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 16.289 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.289    16.289    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y168        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDCE (Prop_fdce_C_Q)         0.223    16.512 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           5.974    22.486    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X10Y166        LUT6 (Prop_lut6_I5_O)        0.043    22.529 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    22.529    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X10Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.160    20.235    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.235    
                         clock uncertainty           -0.035    20.200    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.064    20.264    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.264    
                         arrival time                         -22.529    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.223ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.198ns  (logic 0.302ns (4.872%)  route 5.896ns (95.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 20.230 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.285    16.285    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y171        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y171        FDCE (Prop_fdce_C_Q)         0.259    16.544 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/Q
                         net (fo=4, routed)           5.896    22.440    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[0]
    SLICE_X10Y171        LUT6 (Prop_lut6_I2_O)        0.043    22.483 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.483    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X10Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.155    20.230    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.230    
                         clock uncertainty           -0.035    20.195    
    SLICE_X10Y171        FDRE (Setup_fdre_C_D)        0.066    20.261    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.261    
                         arrival time                         -22.483    
  -------------------------------------------------------------------
                         slack                                 -2.223    

Slack (VIOLATED) :        -2.139ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.112ns  (logic 0.328ns (5.367%)  route 5.784ns (94.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 20.228 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.285    16.285    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDCE (Prop_fdce_C_Q)         0.204    16.489 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/Q
                         net (fo=4, routed)           5.784    22.273    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[14]
    SLICE_X12Y172        LUT6 (Prop_lut6_I5_O)        0.124    22.397 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.397    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X12Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.153    20.228    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.228    
                         clock uncertainty           -0.035    20.193    
    SLICE_X12Y172        FDRE (Setup_fdre_C_D)        0.065    20.258    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.258    
                         arrival time                         -22.397    
  -------------------------------------------------------------------
                         slack                                 -2.139    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.088ns  (logic 0.266ns (4.370%)  route 5.822ns (95.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 20.228 - 16.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 16.288 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.288    16.288    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y169        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDCE (Prop_fdce_C_Q)         0.223    16.511 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/Q
                         net (fo=4, routed)           5.822    22.333    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[20]
    SLICE_X12Y172        LUT6 (Prop_lut6_I3_O)        0.043    22.376 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.376    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X12Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.153    20.228    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.228    
                         clock uncertainty           -0.035    20.193    
    SLICE_X12Y172        FDRE (Setup_fdre_C_D)        0.064    20.257    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.257    
                         arrival time                         -22.376    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.015ns  (logic 0.302ns (5.020%)  route 5.713ns (94.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 20.234 - 16.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 16.288 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.288    16.288    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y169        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y169        FDPE (Prop_fdpe_C_Q)         0.259    16.547 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           5.713    22.260    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X11Y167        LUT6 (Prop_lut6_I3_O)        0.043    22.303 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.303    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.159    20.234    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.234    
                         clock uncertainty           -0.035    20.199    
    SLICE_X11Y167        FDRE (Setup_fdre_C_D)        0.033    20.232    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.232    
                         arrival time                         -22.303    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.848ns  (logic 0.259ns (4.429%)  route 5.589ns (95.571%))
  Logic Levels:           0  
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 20.238 - 16.000 ) 
    Source Clock Delay      (SCD):    1.292ns = ( 16.292 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.292    16.292    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDCE (Prop_fdce_C_Q)         0.259    16.551 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           5.589    22.140    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X11Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.163    20.238    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.238    
                         clock uncertainty           -0.035    20.203    
    SLICE_X11Y161        FDRE (Setup_fdre_C_D)       -0.010    20.193    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.193    
                         arrival time                         -22.140    
  -------------------------------------------------------------------
                         slack                                 -1.947    

Slack (VIOLATED) :        -1.667ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.615ns  (logic 0.327ns (5.823%)  route 5.288ns (94.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 20.234 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.285    16.285    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X13Y171        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDPE (Prop_fdpe_C_Q)         0.204    16.489 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           5.288    21.777    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X11Y167        LUT6 (Prop_lut6_I4_O)        0.123    21.900 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    21.900    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.159    20.234    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.234    
                         clock uncertainty           -0.035    20.199    
    SLICE_X11Y167        FDRE (Setup_fdre_C_D)        0.034    20.233    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                         -21.900    
  -------------------------------------------------------------------
                         slack                                 -1.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.242ns (5.969%)  route 3.812ns (94.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.154     1.154    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y171        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y171        FDCE (Prop_fdce_C_Q)         0.206     1.360 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           3.812     5.172    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X12Y172        LUT6 (Prop_lut6_I2_O)        0.036     5.208 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.208    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X12Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.284     4.601    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.601    
                         clock uncertainty            0.035     4.637    
    SLICE_X12Y172        FDRE (Hold_fdre_C_D)         0.189     4.826    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.826    
                         arrival time                           5.208    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.214ns (5.225%)  route 3.882ns (94.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.607ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.158     1.158    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y169        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDPE (Prop_fdpe_C_Q)         0.178     1.336 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/Q
                         net (fo=4, routed)           3.882     5.218    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[19]
    SLICE_X11Y167        LUT6 (Prop_lut6_I3_O)        0.036     5.254 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.254    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.290     4.607    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.607    
                         clock uncertainty            0.035     4.643    
    SLICE_X11Y167        FDRE (Hold_fdre_C_D)         0.154     4.797    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -4.797    
                         arrival time                           5.254    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.262ns (6.313%)  route 3.888ns (93.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.155     1.155    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDCE (Prop_fdce_C_Q)         0.162     1.317 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/Q
                         net (fo=4, routed)           3.888     5.205    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[12]
    SLICE_X12Y172        LUT6 (Prop_lut6_I5_O)        0.100     5.305 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.305    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X12Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.284     4.601    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.601    
                         clock uncertainty            0.035     4.637    
    SLICE_X12Y172        FDRE (Hold_fdre_C_D)         0.188     4.825    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -4.825    
                         arrival time                           5.305    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.263ns (6.337%)  route 3.887ns (93.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.607ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.158     1.158    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y169        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDPE (Prop_fdpe_C_Q)         0.162     1.320 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/Q
                         net (fo=4, routed)           3.887     5.207    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[23]
    SLICE_X11Y167        LUT6 (Prop_lut6_I3_O)        0.101     5.308 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.308    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.290     4.607    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.607    
                         clock uncertainty            0.035     4.643    
    SLICE_X11Y167        FDRE (Hold_fdre_C_D)         0.154     4.797    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -4.797    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.214ns (5.092%)  route 3.988ns (94.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.155     1.155    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y171        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y171        FDPE (Prop_fdpe_C_Q)         0.178     1.333 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           3.988     5.321    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X10Y171        LUT6 (Prop_lut6_I5_O)        0.036     5.357 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.357    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X10Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.285     4.602    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.602    
                         clock uncertainty            0.035     4.638    
    SLICE_X10Y171        FDRE (Hold_fdre_C_D)         0.189     4.827    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.827    
                         arrival time                           5.357    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.214ns (5.053%)  route 4.021ns (94.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.607ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.158     1.158    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y168        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDCE (Prop_fdce_C_Q)         0.178     1.336 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           4.021     5.357    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X11Y167        LUT6 (Prop_lut6_I5_O)        0.036     5.393 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.393    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.290     4.607    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.607    
                         clock uncertainty            0.035     4.643    
    SLICE_X11Y167        FDRE (Hold_fdre_C_D)         0.153     4.796    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -4.796    
                         arrival time                           5.393    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.128ns (4.162%)  route 2.947ns (95.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.581     0.581    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X13Y171        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y171        FDCE (Prop_fdce_C_Q)         0.100     0.681 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           2.947     3.628    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X10Y171        LUT6 (Prop_lut6_I4_O)        0.028     3.656 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     3.656    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X10Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.780     2.590    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y171        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     2.590    
                         clock uncertainty            0.035     2.626    
    SLICE_X10Y171        FDRE (Hold_fdre_C_D)         0.087     2.713    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.128ns (4.059%)  route 3.026ns (95.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.580     0.580    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X11Y172        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y172        FDCE (Prop_fdce_C_Q)         0.100     0.680 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           3.026     3.706    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X10Y166        LUT6 (Prop_lut6_I2_O)        0.028     3.734 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     3.734    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X10Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.785     2.595    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.595    
                         clock uncertainty            0.035     2.631    
    SLICE_X10Y166        FDRE (Hold_fdre_C_D)         0.087     2.718    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.118ns (3.770%)  route 3.012ns (96.230%))
  Logic Levels:           0  
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.587     0.587    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDCE (Prop_fdce_C_Q)         0.118     0.705 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.012     3.717    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X11Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.790     2.600    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty            0.035     2.636    
    SLICE_X11Y161        FDRE (Hold_fdre_C_D)         0.047     2.683    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  1.035    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.236ns (5.884%)  route 3.775ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 6.142 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.775     5.307    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X39Y178        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.142     6.142    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X39Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_1/C
                         clock pessimism              0.086     6.228    
                         clock uncertainty           -0.035     6.193    
    SLICE_X39Y178        FDCE (Recov_fdce_C_CLR)     -0.292     5.901    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_1
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_3/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.236ns (5.884%)  route 3.775ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 6.142 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.775     5.307    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X39Y178        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.142     6.142    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X39Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_3/C
                         clock pessimism              0.086     6.228    
                         clock uncertainty           -0.035     6.193    
    SLICE_X39Y178        FDCE (Recov_fdce_C_CLR)     -0.292     5.901    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_3
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.236ns (5.884%)  route 3.775ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 6.142 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.775     5.307    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X39Y178        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.142     6.142    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X39Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_6/C
                         clock pessimism              0.086     6.228    
                         clock uncertainty           -0.035     6.193    
    SLICE_X39Y178        FDCE (Recov_fdce_C_CLR)     -0.292     5.901    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_6
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_2/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.236ns (5.884%)  route 3.775ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 6.142 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.775     5.307    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X39Y178        FDPE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.142     6.142    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X39Y178        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_2/C
                         clock pessimism              0.086     6.228    
                         clock uncertainty           -0.035     6.193    
    SLICE_X39Y178        FDPE (Recov_fdpe_C_PRE)     -0.258     5.935    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_2
  -------------------------------------------------------------------
                         required time                          5.935    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_4/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.236ns (5.884%)  route 3.775ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 6.142 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.775     5.307    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X39Y178        FDPE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.142     6.142    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X39Y178        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_4/C
                         clock pessimism              0.086     6.228    
                         clock uncertainty           -0.035     6.193    
    SLICE_X39Y178        FDPE (Recov_fdpe_C_PRE)     -0.258     5.935    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_4
  -------------------------------------------------------------------
                         required time                          5.935    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_7/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.236ns (5.884%)  route 3.775ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 6.142 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.775     5.307    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X39Y178        FDPE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.142     6.142    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X39Y178        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_7/C
                         clock pessimism              0.086     6.228    
                         clock uncertainty           -0.035     6.193    
    SLICE_X39Y178        FDPE (Recov_fdpe_C_PRE)     -0.258     5.935    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX21Data_7
  -------------------------------------------------------------------
                         required time                          5.935    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.236ns (6.163%)  route 3.593ns (93.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 6.144 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.593     5.125    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X37Y178        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.144     6.144    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X37Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_4/C
                         clock pessimism              0.086     6.230    
                         clock uncertainty           -0.035     6.195    
    SLICE_X37Y178        FDCE (Recov_fdce_C_CLR)     -0.292     5.903    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_4
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.236ns (6.156%)  route 3.598ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 6.144 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.598     5.130    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X38Y179        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.144     6.144    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X38Y179        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_1/C
                         clock pessimism              0.086     6.230    
                         clock uncertainty           -0.035     6.195    
    SLICE_X38Y179        FDCE (Recov_fdce_C_CLR)     -0.234     5.961    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_1
  -------------------------------------------------------------------
                         required time                          5.961    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.236ns (6.328%)  route 3.494ns (93.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 6.142 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.494     5.026    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X40Y178        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.142     6.142    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_2/C
                         clock pessimism              0.086     6.228    
                         clock uncertainty           -0.035     6.193    
    SLICE_X40Y178        FDCE (Recov_fdce_C_CLR)     -0.292     5.901    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_2
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.236ns (6.328%)  route 3.494ns (93.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 6.142 - 5.000 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.296     1.296    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.236     1.532 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.494     5.026    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X40Y178        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       1.142     6.142    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X40Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_4/C
                         clock pessimism              0.086     6.228    
                         clock uncertainty           -0.035     6.193    
    SLICE_X40Y178        FDCE (Recov_fdce_C_CLR)     -0.292     5.901    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2AData_4
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  0.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/opEnd/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.107ns (39.994%)  route 0.161ns (60.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.161     0.856    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y161        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/opEnd/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.789     0.789    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y161        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/opEnd/C
                         clock pessimism             -0.186     0.603    
    SLICE_X12Y161        FDCE (Remov_fdce_C_CLR)     -0.086     0.517    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/opEnd
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.107ns (39.994%)  route 0.161ns (60.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.161     0.856    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y161        FDPE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.789     0.789    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y161        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/C
                         clock pessimism             -0.186     0.603    
    SLICE_X12Y161        FDPE (Remov_fdpe_C_PRE)     -0.088     0.515    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_1/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.461%)  route 0.164ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.164     0.859    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y165        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.785     0.785    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_1/C
                         clock pessimism             -0.186     0.599    
    SLICE_X12Y165        FDCE (Remov_fdce_C_CLR)     -0.086     0.513    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_1
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_2/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.461%)  route 0.164ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.164     0.859    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y165        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.785     0.785    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_2/C
                         clock pessimism             -0.186     0.599    
    SLICE_X12Y165        FDCE (Remov_fdce_C_CLR)     -0.086     0.513    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_2
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.461%)  route 0.164ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.164     0.859    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y165        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.785     0.785    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                         clock pessimism             -0.186     0.599    
    SLICE_X12Y165        FDCE (Remov_fdce_C_CLR)     -0.086     0.513    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.461%)  route 0.164ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.164     0.859    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y165        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.785     0.785    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4/C
                         clock pessimism             -0.186     0.599    
    SLICE_X12Y165        FDCE (Remov_fdce_C_CLR)     -0.086     0.513    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_4
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.461%)  route 0.164ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.164     0.859    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y165        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.785     0.785    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5/C
                         clock pessimism             -0.186     0.599    
    SLICE_X12Y165        FDCE (Remov_fdce_C_CLR)     -0.086     0.513    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_6/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.461%)  route 0.164ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.164     0.859    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y165        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.785     0.785    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_6/C
                         clock pessimism             -0.186     0.599    
    SLICE_X12Y165        FDCE (Remov_fdce_C_CLR)     -0.086     0.513    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_6
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_7/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.461%)  route 0.164ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.164     0.859    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y165        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.785     0.785    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_7/C
                         clock pessimism             -0.186     0.599    
    SLICE_X12Y165        FDCE (Remov_fdce_C_CLR)     -0.086     0.513    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_7
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_0/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.107ns (39.461%)  route 0.164ns (60.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.588     0.588    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDPE (Prop_fdpe_C_Q)         0.107     0.695 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.164     0.859    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X12Y165        FDPE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27184, routed)       0.785     0.785    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X12Y165        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_0/C
                         clock pessimism             -0.186     0.599    
    SLICE_X12Y165        FDPE (Remov_fdpe_C_PRE)     -0.088     0.511    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_0
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.348    





