$date
	Sat Feb 17 22:34:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module clock_divide_by_3_testbench $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$scope module design_instance $end
$var wire 1 " clkin $end
$var wire 1 ! clkout $end
$var wire 1 # reset $end
$var reg 1 $ myclkout $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
1#
0"
0!
$end
#10
1"
#20
0"
#30
1"
#40
0"
0#
#50
1!
1$
b1 %
1"
#60
b10 %
0"
#70
b11 %
1"
#80
0!
0$
b100 %
0"
#90
b101 %
1"
#100
b0 %
0"
#110
1!
1$
b1 %
1"
#120
b10 %
0"
#130
b11 %
1"
#140
0!
0$
b100 %
0"
#150
b101 %
1"
#160
b0 %
0"
#170
1!
1$
b1 %
1"
#180
b10 %
0"
#190
b11 %
1"
#200
0!
0$
b100 %
0"
#210
b101 %
1"
#220
b0 %
0"
#230
1!
1$
b1 %
1"
#240
b10 %
0"
#250
b11 %
1"
#260
0!
0$
b100 %
0"
#270
b101 %
1"
#280
b0 %
0"
#290
1!
1$
b1 %
1"
#300
b10 %
0"
#310
b11 %
1"
#320
0!
0$
b100 %
0"
#330
b101 %
1"
#340
b0 %
0"
#350
1!
1$
b1 %
1"
#360
b10 %
0"
#370
b11 %
1"
#380
0!
0$
b100 %
0"
