// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Sat May 31 22:26:38 2025
// Host        : Samarth-Asus running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_matrixmul_32_opt_0_2_sim_netlist.v
// Design      : design_1_matrixmul_32_opt_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu28dr-ffvg1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_matrixmul_32_opt_0_2,matrixmul_32_opt,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "matrixmul_32_opt,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    in_A_TDATA,
    in_A_TKEEP,
    in_A_TLAST,
    in_A_TREADY,
    in_A_TSTRB,
    in_A_TVALID,
    out_C_TDATA,
    out_C_TKEEP,
    out_C_TLAST,
    out_C_TREADY,
    out_C_TSTRB,
    out_C_TVALID);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_A:out_C, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_A TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_A, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]in_A_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_A TKEEP" *) input [3:0]in_A_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_A TLAST" *) input [0:0]in_A_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_A TREADY" *) output in_A_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_A TSTRB" *) input [3:0]in_A_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_A TVALID" *) input in_A_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_C, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]out_C_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TKEEP" *) output [3:0]out_C_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TLAST" *) output [0:0]out_C_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TREADY" *) input out_C_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TSTRB" *) output [3:0]out_C_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_C TVALID" *) output out_C_TVALID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in_A_TDATA;
  wire in_A_TREADY;
  wire in_A_TVALID;
  wire [31:0]out_C_TDATA;
  wire [3:0]out_C_TKEEP;
  wire [0:0]out_C_TLAST;
  wire out_C_TREADY;
  wire out_C_TVALID;
  wire [3:0]NLW_inst_out_C_TSTRB_UNCONNECTED;

  assign out_C_TSTRB[3] = \<const0> ;
  assign out_C_TSTRB[2] = \<const0> ;
  assign out_C_TSTRB[1] = \<const0> ;
  assign out_C_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "10'b0000000001" *) 
  (* ap_ST_fsm_state10 = "10'b1000000000" *) 
  (* ap_ST_fsm_state2 = "10'b0000000010" *) 
  (* ap_ST_fsm_state3 = "10'b0000000100" *) 
  (* ap_ST_fsm_state4 = "10'b0000001000" *) 
  (* ap_ST_fsm_state5 = "10'b0000010000" *) 
  (* ap_ST_fsm_state6 = "10'b0000100000" *) 
  (* ap_ST_fsm_state7 = "10'b0001000000" *) 
  (* ap_ST_fsm_state8 = "10'b0010000000" *) 
  (* ap_ST_fsm_state9 = "10'b0100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_A_TDATA(in_A_TDATA),
        .in_A_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .in_A_TLAST(1'b0),
        .in_A_TREADY(in_A_TREADY),
        .in_A_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .in_A_TVALID(in_A_TVALID),
        .out_C_TDATA(out_C_TDATA),
        .out_C_TKEEP(out_C_TKEEP),
        .out_C_TLAST(out_C_TLAST),
        .out_C_TREADY(out_C_TREADY),
        .out_C_TSTRB(NLW_inst_out_C_TSTRB_UNCONNECTED[3:0]),
        .out_C_TVALID(out_C_TVALID));
endmodule

(* ap_ST_fsm_state1 = "10'b0000000001" *) (* ap_ST_fsm_state10 = "10'b1000000000" *) (* ap_ST_fsm_state2 = "10'b0000000010" *) 
(* ap_ST_fsm_state3 = "10'b0000000100" *) (* ap_ST_fsm_state4 = "10'b0000001000" *) (* ap_ST_fsm_state5 = "10'b0000010000" *) 
(* ap_ST_fsm_state6 = "10'b0000100000" *) (* ap_ST_fsm_state7 = "10'b0001000000" *) (* ap_ST_fsm_state8 = "10'b0010000000" *) 
(* ap_ST_fsm_state9 = "10'b0100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt
   (ap_clk,
    ap_rst_n,
    in_A_TDATA,
    in_A_TVALID,
    in_A_TREADY,
    in_A_TKEEP,
    in_A_TSTRB,
    in_A_TLAST,
    out_C_TDATA,
    out_C_TVALID,
    out_C_TREADY,
    out_C_TKEEP,
    out_C_TSTRB,
    out_C_TLAST);
  input ap_clk;
  input ap_rst_n;
  input [31:0]in_A_TDATA;
  input in_A_TVALID;
  output in_A_TREADY;
  input [3:0]in_A_TKEEP;
  input [3:0]in_A_TSTRB;
  input [0:0]in_A_TLAST;
  output [31:0]out_C_TDATA;
  output out_C_TVALID;
  input out_C_TREADY;
  output [3:0]out_C_TKEEP;
  output [3:0]out_C_TSTRB;
  output [0:0]out_C_TLAST;

  wire \<const0> ;
  wire [23:1]add_ln54_3_fu_496_p2;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]data_p2;
  wire [28:0]dout_tmp;
  wire [28:0]dout_tmp_0;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_fu_486_ce;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg;
  wire [1:1]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0;
  wire [1:1]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0;
  wire [1:1]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_ce0;
  wire [1:1]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_ce0;
  wire [1:1]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_ce0;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_ce0;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_64;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_65;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_66;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_67;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_68;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_69;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_70;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_71;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_72;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_73;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_90;
  wire [9:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_ce0;
  wire [28:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_d0;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0;
  wire [28:0]grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_n_45;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_n_52;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_address0;
  wire [28:0]grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_n_16;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_3;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_59;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_60;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_61;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_62;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_63;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_68;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_70;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_71;
  wire [29:29]grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TDATA;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID;
  wire icmp_ln54_3_fu_439_p2;
  wire [31:0]in_A_TDATA;
  wire [31:0]in_A_TDATA_int_regslice;
  wire in_A_TREADY;
  wire in_A_TREADY_int_regslice;
  wire in_A_TVALID;
  wire in_A_TVALID_int_regslice;
  wire [4:0]input_A_11_address0;
  wire input_A_11_ce0;
  wire [4:0]input_A_17_address0;
  wire input_A_17_ce0;
  wire [4:0]input_A_23_address0;
  wire input_A_23_ce0;
  wire [4:0]input_A_30_address0;
  wire input_A_30_ce0;
  wire [4:0]input_A_31_address0;
  wire input_A_31_ce0;
  wire [4:0]input_A_5_address0;
  wire input_A_5_ce0;
  wire [4:0]input_B_11_address0;
  wire input_B_11_ce0;
  wire [4:0]input_B_17_address0;
  wire input_B_17_ce0;
  wire [4:0]input_B_23_address0;
  wire input_B_23_ce0;
  wire [4:0]input_B_30_address0;
  wire input_B_30_ce0;
  wire [4:0]input_B_31_address0;
  wire input_B_31_ce0;
  wire [4:0]input_B_5_address0;
  wire input_B_5_ce0;
  wire load_p2;
  wire or_ln54_fu_433_p2;
  wire [31:0]out_C_TDATA;
  wire [31:0]out_C_TDATA_int_regslice;
  wire [31:0]out_C_TDATA_reg;
  wire out_C_TDATA_reg1;
  wire [2:2]\^out_C_TKEEP ;
  wire [0:0]out_C_TLAST;
  wire out_C_TLAST_reg;
  wire out_C_TREADY;
  wire out_C_TREADY_int_regslice;
  wire out_C_TVALID;
  wire output_C_U_n_10;
  wire output_C_U_n_11;
  wire output_C_U_n_2;
  wire output_C_U_n_6;
  wire output_C_U_n_7;
  wire output_C_U_n_8;
  wire output_C_U_n_9;
  wire [9:0]output_C_address0;
  wire output_C_ce0;
  wire [28:0]output_C_q0;
  wire output_C_we0;
  wire p_0_in;
  wire [31:0]p_0_in_2;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__10;
  wire p_0_in__11;
  wire p_0_in__12;
  wire p_0_in__13;
  wire p_0_in__14;
  wire p_0_in__15;
  wire p_0_in__16;
  wire p_0_in__17;
  wire p_0_in__18;
  wire p_0_in__19;
  wire p_0_in__2;
  wire p_0_in__20;
  wire p_0_in__21;
  wire p_0_in__22;
  wire p_0_in__23;
  wire p_0_in__24;
  wire p_0_in__25;
  wire p_0_in__26;
  wire p_0_in__27;
  wire p_0_in__28;
  wire p_0_in__29;
  wire p_0_in__3;
  wire p_0_in__30;
  wire p_0_in__31;
  wire p_0_in__32;
  wire p_0_in__33;
  wire p_0_in__34;
  wire p_0_in__35;
  wire p_0_in__36;
  wire p_0_in__37;
  wire p_0_in__38;
  wire p_0_in__39;
  wire p_0_in__4;
  wire p_0_in__40;
  wire p_0_in__41;
  wire p_0_in__42;
  wire p_0_in__43;
  wire p_0_in__44;
  wire p_0_in__45;
  wire p_0_in__46;
  wire p_0_in__47;
  wire p_0_in__48;
  wire p_0_in__49;
  wire p_0_in__5;
  wire p_0_in__50;
  wire p_0_in__51;
  wire p_0_in__52;
  wire p_0_in__53;
  wire p_0_in__54;
  wire p_0_in__55;
  wire p_0_in__56;
  wire p_0_in__57;
  wire p_0_in__58;
  wire p_0_in__59;
  wire p_0_in__6;
  wire p_0_in__60;
  wire p_0_in__61;
  wire p_0_in__62;
  wire p_0_in__7;
  wire p_0_in__8;
  wire p_0_in__9;
  wire [28:0]q00;
  wire [28:0]q00__0;
  wire [28:0]q00__1;
  wire [28:0]q00__10;
  wire [28:0]q00__11;
  wire [28:0]q00__12;
  wire [28:0]q00__13;
  wire [28:0]q00__14;
  wire [28:0]q00__15;
  wire [28:0]q00__16;
  wire [28:0]q00__17;
  wire [28:0]q00__18;
  wire [28:0]q00__19;
  wire [28:0]q00__2;
  wire [28:0]q00__20;
  wire [28:0]q00__21;
  wire [28:0]q00__22;
  wire [28:0]q00__23;
  wire [28:0]q00__24;
  wire [28:0]q00__25;
  wire [28:0]q00__26;
  wire [28:0]q00__27;
  wire [28:0]q00__28;
  wire [28:0]q00__29;
  wire [28:0]q00__3;
  wire [28:0]q00__30;
  wire [28:0]q00__31;
  wire [28:0]q00__32;
  wire [28:0]q00__33;
  wire [28:0]q00__34;
  wire [28:0]q00__35;
  wire [28:0]q00__36;
  wire [28:0]q00__37;
  wire [28:0]q00__38;
  wire [28:0]q00__39;
  wire [28:0]q00__4;
  wire [28:0]q00__40;
  wire [28:0]q00__41;
  wire [28:0]q00__42;
  wire [28:0]q00__43;
  wire [28:0]q00__44;
  wire [28:0]q00__45;
  wire [28:0]q00__46;
  wire [28:0]q00__47;
  wire [28:0]q00__48;
  wire [28:0]q00__49;
  wire [28:0]q00__5;
  wire [28:0]q00__50;
  wire [28:0]q00__51;
  wire [28:0]q00__52;
  wire [28:0]q00__53;
  wire [28:0]q00__54;
  wire [28:0]q00__55;
  wire [28:0]q00__56;
  wire [28:0]q00__57;
  wire [28:0]q00__58;
  wire [28:0]q00__59;
  wire [28:0]q00__6;
  wire [28:0]q00__60;
  wire [28:0]q00__61;
  wire [28:0]q00__62;
  wire [28:0]q00__7;
  wire [28:0]q00__8;
  wire [28:0]q00__9;
  wire regslice_both_out_C_V_data_V_U_n_36;
  wire regslice_both_out_C_V_keep_V_U_n_1;
  wire [28:1]select_ln54_fu_311_p3;
  wire [4:2]sub_ln54_1_fu_335_p2;
  wire tmp_reg_618;

  assign out_C_TKEEP[3] = \^out_C_TKEEP [2];
  assign out_C_TKEEP[2] = \^out_C_TKEEP [2];
  assign out_C_TKEEP[1] = \^out_C_TKEEP [2];
  assign out_C_TKEEP[0] = \^out_C_TKEEP [2];
  assign out_C_TSTRB[3] = \<const0> ;
  assign out_C_TSTRB[2] = \<const0> ;
  assign out_C_TSTRB[1] = \<const0> ;
  assign out_C_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[0] ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_fpext_32ns_64_2_no_dsp_1 fpext_32ns_64_2_no_dsp_1_U185
       (.D(dout_tmp_0),
        .E(grp_fu_486_ce),
        .Q(in_A_TDATA_int_regslice),
        .ap_clk(ap_clk),
        .\dout_r_reg[63]_0 (dout_tmp));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop1_loop2 grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404
       (.CEA2(input_B_31_ce0),
        .CEB2(input_A_5_ce0),
        .D(ap_NS_fsm[7:6]),
        .DSP_ALU_INST(q00__32),
        .DSP_ALU_INST_0(q00__33),
        .DSP_ALU_INST_1(q00__34),
        .DSP_ALU_INST_10(q00__8),
        .DSP_ALU_INST_11(q00__41),
        .DSP_ALU_INST_12(q00__9),
        .DSP_ALU_INST_13(q00__42),
        .DSP_ALU_INST_14(q00__10),
        .DSP_ALU_INST_15(input_A_17_ce0),
        .DSP_ALU_INST_16(q00__43),
        .DSP_ALU_INST_17(q00__44),
        .DSP_ALU_INST_18(q00__45),
        .DSP_ALU_INST_19(q00__46),
        .DSP_ALU_INST_2(q00__35),
        .DSP_ALU_INST_20(q00__14),
        .DSP_ALU_INST_21(q00__47),
        .DSP_ALU_INST_22(q00__15),
        .DSP_ALU_INST_23(q00__48),
        .DSP_ALU_INST_24(q00__16),
        .DSP_ALU_INST_25(input_A_23_ce0),
        .DSP_ALU_INST_26(q00__49),
        .DSP_ALU_INST_27(q00__50),
        .DSP_ALU_INST_28(q00__51),
        .DSP_ALU_INST_29(q00__52),
        .DSP_ALU_INST_3(q00__36),
        .DSP_ALU_INST_30(q00__20),
        .DSP_ALU_INST_31(q00__53),
        .DSP_ALU_INST_32(q00__21),
        .DSP_ALU_INST_33(q00__54),
        .DSP_ALU_INST_34(q00__22),
        .DSP_ALU_INST_35(input_A_30_ce0),
        .DSP_ALU_INST_36(q00__55),
        .DSP_ALU_INST_37(q00__56),
        .DSP_ALU_INST_38(q00__57),
        .DSP_ALU_INST_39(q00__58),
        .DSP_ALU_INST_4(q00__4),
        .DSP_ALU_INST_40(q00__26),
        .DSP_ALU_INST_41(q00__59),
        .DSP_ALU_INST_42(q00__27),
        .DSP_ALU_INST_43(q00__60),
        .DSP_ALU_INST_44(q00__28),
        .DSP_ALU_INST_45(q00__61),
        .DSP_ALU_INST_46(q00__29),
        .DSP_ALU_INST_47(input_A_31_ce0),
        .DSP_ALU_INST_48(q00__62),
        .DSP_ALU_INST_5(input_A_11_ce0),
        .DSP_ALU_INST_6(q00__37),
        .DSP_ALU_INST_7(q00__38),
        .DSP_ALU_INST_8(q00__39),
        .DSP_ALU_INST_9(q00__40),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .SR(ap_rst_n_inv),
        .WEA(output_C_we0),
        .\add_ln45_reg_2462_pp0_iter3_reg_reg[0]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_68),
        .\add_ln45_reg_2462_pp0_iter3_reg_reg[1]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_69),
        .\add_ln45_reg_2462_pp0_iter3_reg_reg[2]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_70),
        .\add_ln45_reg_2462_pp0_iter3_reg_reg[3]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_71),
        .\add_ln45_reg_2462_pp0_iter3_reg_reg[4]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_72),
        .\ap_CS_fsm_reg[5] (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_73),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_ce0),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .din1(q00__3),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0),
        .grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0({grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[4:2],grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[0]}),
        .input_A_11_address0({input_A_11_address0[4:2],input_A_11_address0[0]}),
        .input_A_12_q0(q00__11),
        .input_A_13_q0(q00__12),
        .input_A_14_q0(q00__13),
        .input_A_17_address0({input_A_17_address0[4:2],input_A_17_address0[0]}),
        .input_A_18_q0(q00__17),
        .input_A_19_q0(q00__18),
        .input_A_1_q0(q00__0),
        .input_A_20_q0(q00__19),
        .input_A_23_address0({input_A_23_address0[4:2],input_A_23_address0[0]}),
        .input_A_23_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_ce0),
        .input_A_24_q0(q00__23),
        .input_A_25_q0(q00__24),
        .input_A_26_q0(q00__25),
        .input_A_2_q0(q00__1),
        .input_A_30_address0({input_A_30_address0[4:2],input_A_30_address0[0]}),
        .input_A_30_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_ce0),
        .input_A_31_address0({input_A_31_address0[4:2],input_A_31_address0[0]}),
        .input_A_31_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_ce0),
        .input_A_31_q0(q00__30),
        .input_A_3_q0(q00__2),
        .input_A_5_address0({input_A_5_address0[4:2],input_A_5_address0[0]}),
        .input_A_6_q0(q00__5),
        .input_A_7_q0(q00__6),
        .input_A_8_q0(q00__7),
        .input_A_q0(q00),
        .input_B_11_address0(input_B_11_address0),
        .input_B_11_ce0(input_B_11_ce0),
        .input_B_17_address0(input_B_17_address0),
        .input_B_17_ce0(input_B_17_ce0),
        .input_B_23_address0(input_B_23_address0),
        .input_B_23_ce0(input_B_23_ce0),
        .input_B_30_address0(input_B_30_address0),
        .input_B_30_ce0(input_B_30_ce0),
        .input_B_31_address0(input_B_31_address0),
        .input_B_5_address0(input_B_5_address0),
        .input_B_5_ce0(input_B_5_ce0),
        .output_C_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_ce0),
        .output_C_d0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_d0),
        .q00(q00__31),
        .ram_reg_0_31_17_17(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_address0),
        .\row_fu_180_reg[0]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_90),
        .\zext_ln38_reg_2372_pp0_iter1_reg_reg[1]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0),
        .\zext_ln38_reg_2372_pp0_iter2_reg_reg[1]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0),
        .\zext_ln38_reg_2372_pp0_iter3_reg_reg[0]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_67),
        .\zext_ln38_reg_2372_pp0_iter3_reg_reg[1]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0),
        .\zext_ln38_reg_2372_pp0_iter3_reg_reg[2]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_66),
        .\zext_ln38_reg_2372_pp0_iter3_reg_reg[3]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_64),
        .\zext_ln38_reg_2372_pp0_iter3_reg_reg[4]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_65),
        .\zext_ln38_reg_2372_pp0_iter4_reg_reg[1]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0),
        .\zext_ln38_reg_2372_reg[1]_0 (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_73),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2 grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316
       (.CEB2(input_A_5_ce0),
        .D({grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[4:2],grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[0]}),
        .DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_ce0),
        .Q(in_A_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2] (ap_NS_fsm[3:2]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(input_A_11_ce0),
        .ap_enable_reg_pp0_iter2_reg_0(input_A_17_ce0),
        .ap_enable_reg_pp0_iter3_reg_0(input_A_23_ce0),
        .ap_enable_reg_pp0_iter4_reg(input_A_30_ce0),
        .ap_enable_reg_pp0_iter5_reg(input_A_31_ce0),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_n_45),
        .ap_rst_n(ap_rst_n),
        .\col_fu_226_reg[1]_0 (p_0_in__11),
        .\col_fu_226_reg[1]_1 (p_0_in__12),
        .\col_fu_226_reg[1]_2 (p_0_in__19),
        .\col_fu_226_reg[1]_3 (p_0_in__20),
        .\col_fu_226_reg[1]_4 (p_0_in__27),
        .\col_fu_226_reg[1]_5 (p_0_in__28),
        .\col_fu_226_reg[2]_0 (p_0_in__7),
        .\col_fu_226_reg[2]_1 (p_0_in__8),
        .\col_fu_226_reg[2]_10 (p_0_in__21),
        .\col_fu_226_reg[2]_11 (p_0_in__22),
        .\col_fu_226_reg[2]_12 (p_0_in__23),
        .\col_fu_226_reg[2]_13 (p_0_in__24),
        .\col_fu_226_reg[2]_14 (p_0_in__25),
        .\col_fu_226_reg[2]_15 (p_0_in__26),
        .\col_fu_226_reg[2]_16 (p_0_in__29),
        .\col_fu_226_reg[2]_17 (p_0_in__30),
        .\col_fu_226_reg[2]_2 (p_0_in__9),
        .\col_fu_226_reg[2]_3 (p_0_in__10),
        .\col_fu_226_reg[2]_4 (p_0_in__13),
        .\col_fu_226_reg[2]_5 (p_0_in__14),
        .\col_fu_226_reg[2]_6 (p_0_in__15),
        .\col_fu_226_reg[2]_7 (p_0_in__16),
        .\col_fu_226_reg[2]_8 (p_0_in__17),
        .\col_fu_226_reg[2]_9 (p_0_in__18),
        .\col_fu_226_reg[3]_0 (p_0_in__0),
        .\col_fu_226_reg[3]_1 (p_0_in__1),
        .\col_fu_226_reg[3]_2 (p_0_in__2),
        .\col_fu_226_reg[3]_3 (p_0_in__3),
        .\col_fu_226_reg[3]_4 (p_0_in__4),
        .\col_fu_226_reg[3]_5 (p_0_in__5),
        .\col_fu_226_reg[3]_6 (p_0_in__6),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0),
        .grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .input_A_11_address0(input_A_11_address0[1]),
        .input_A_17_address0(input_A_17_address0[1]),
        .input_A_23_address0(input_A_23_address0[1]),
        .input_A_23_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_ce0),
        .input_A_30_address0(input_A_30_address0[1]),
        .input_A_30_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_ce0),
        .input_A_31_address0(input_A_31_address0[1]),
        .input_A_31_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_ce0),
        .input_A_5_address0(input_A_5_address0[1]),
        .p_0_in(p_0_in),
        .ram_reg_0_31_0_0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0),
        .ram_reg_0_31_0_0_0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0),
        .ram_reg_0_31_0_0_1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0),
        .ram_reg_0_31_0_0_2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0),
        .ram_reg_0_31_0_0_3(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_90),
        .ram_reg_0_31_17_17({ap_CS_fsm_state7,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ram_reg_0_31_17_17_0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0),
        .\row_fu_230_reg[1]_0 (grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_n_52),
        .\storemerge4_i_reg_1067_reg[28]_0 (grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .\storemerge4_i_reg_1067_reg[28]_1 (dout_tmp_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_n_45),
        .Q(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2 grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360
       (.CEA2(input_B_31_ce0),
        .D(ap_NS_fsm[5:4]),
        .DSP_A_B_DATA_INST({ap_CS_fsm_state7,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .DSP_A_B_DATA_INST_0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_ce0),
        .E(grp_fu_486_ce),
        .Q(in_A_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_n_16),
        .ap_rst_n(ap_rst_n),
        .\col_fu_226_reg[4]_0 (grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_address0),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0),
        .grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .in_A_TREADY_int_regslice(in_A_TREADY_int_regslice),
        .input_A_23_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_ce0),
        .input_A_30_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_ce0),
        .input_A_31_ce0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_ce0),
        .input_B_11_ce0(input_B_11_ce0),
        .input_B_17_ce0(input_B_17_ce0),
        .input_B_23_ce0(input_B_23_ce0),
        .input_B_30_ce0(input_B_30_ce0),
        .input_B_5_ce0(input_B_5_ce0),
        .p_0_in(p_0_in__61),
        .\row_fu_230_reg[2]_0 (p_0_in__53),
        .\row_fu_230_reg[2]_1 (p_0_in__45),
        .\row_fu_230_reg[2]_10 (p_0_in__35),
        .\row_fu_230_reg[2]_11 (p_0_in__60),
        .\row_fu_230_reg[2]_12 (p_0_in__52),
        .\row_fu_230_reg[2]_13 (p_0_in__44),
        .\row_fu_230_reg[2]_14 (p_0_in__36),
        .\row_fu_230_reg[2]_15 (p_0_in__57),
        .\row_fu_230_reg[2]_16 (p_0_in__49),
        .\row_fu_230_reg[2]_17 (p_0_in__41),
        .\row_fu_230_reg[2]_18 (p_0_in__33),
        .\row_fu_230_reg[2]_19 (p_0_in__58),
        .\row_fu_230_reg[2]_2 (p_0_in__37),
        .\row_fu_230_reg[2]_20 (p_0_in__50),
        .\row_fu_230_reg[2]_21 (p_0_in__42),
        .\row_fu_230_reg[2]_22 (p_0_in__34),
        .\row_fu_230_reg[2]_23 (p_0_in__55),
        .\row_fu_230_reg[2]_24 (p_0_in__47),
        .\row_fu_230_reg[2]_25 (p_0_in__39),
        .\row_fu_230_reg[2]_26 (p_0_in__31),
        .\row_fu_230_reg[2]_27 (p_0_in__56),
        .\row_fu_230_reg[2]_28 (p_0_in__48),
        .\row_fu_230_reg[2]_29 (p_0_in__40),
        .\row_fu_230_reg[2]_3 (p_0_in__62),
        .\row_fu_230_reg[2]_30 (p_0_in__32),
        .\row_fu_230_reg[2]_4 (p_0_in__54),
        .\row_fu_230_reg[2]_5 (p_0_in__46),
        .\row_fu_230_reg[2]_6 (p_0_in__38),
        .\row_fu_230_reg[2]_7 (p_0_in__59),
        .\row_fu_230_reg[2]_8 (p_0_in__51),
        .\row_fu_230_reg[2]_9 (p_0_in__43),
        .\storemerge4_i1_reg_1067_reg[28]_0 (grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .\storemerge4_i1_reg_1067_reg[28]_1 (dout_tmp));
  FDRE #(
    .INIT(1'b0)) 
    grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_n_16),
        .Q(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2 grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473
       (.ADDRARDADDR(output_C_address0),
        .D({p_0_in_2[31:25],p_0_in_2[22:0]}),
        .DOUTADOUT({output_C_q0[28],output_C_q0[0]}),
        .E(ap_block_pp0_stage0_subdone),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[7] (ap_NS_fsm[8]),
        .\ap_CS_fsm_reg[7]_0 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_68),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_0(out_C_TDATA_reg1),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[0] (regslice_both_out_C_V_data_V_U_n_36),
        .\data_p1_reg[31] ({data_p2[31:29],data_p2[27:25],data_p2[22:0]}),
        .\data_p2_reg[3] (regslice_both_out_C_V_keep_V_U_n_1),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0),
        .grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TDATA(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TDATA),
        .grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST),
        .icmp_ln54_3_fu_439_p2(icmp_ln54_3_fu_439_p2),
        .\icmp_ln54_3_reg_644_reg[0]_0 (add_ln54_3_fu_496_p2),
        .\icmp_ln54_reg_613_reg[0]_0 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_3),
        .\icmp_ln54_reg_613_reg[0]_1 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65),
        .\icmp_ln54_reg_613_reg[0]_2 (output_C_U_n_2),
        .load_p2(load_p2),
        .or_ln54_fu_433_p2(or_ln54_fu_433_p2),
        .out_C_TDATA_reg(out_C_TDATA_reg),
        .out_C_TREADY_int_regslice(out_C_TREADY_int_regslice),
        .\select_ln54_reg_623_reg[28]_0 (select_ln54_fu_311_p3),
        .tmp_reg_618(tmp_reg_618),
        .\tmp_reg_618_reg[0]_0 ({out_C_TDATA_int_regslice[31:29],out_C_TDATA_int_regslice[27:0]}),
        .\trunc_ln54_2_reg_628_reg[0]_0 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_59),
        .\trunc_ln54_2_reg_628_reg[0]_1 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_70),
        .\trunc_ln54_2_reg_628_reg[0]_2 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_71),
        .\trunc_ln54_2_reg_628_reg[1]_0 (output_C_U_n_11),
        .\trunc_ln54_2_reg_628_reg[3]_0 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_60),
        .\trunc_ln54_2_reg_628_reg[3]_1 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_62),
        .\trunc_ln54_2_reg_628_reg[3]_2 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_63),
        .\trunc_ln54_2_reg_628_reg[4]_0 (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_61),
        .\trunc_ln54_2_reg_628_reg[4]_1 ({output_C_U_n_7,output_C_U_n_8,output_C_U_n_9,output_C_U_n_10}),
        .\zext_ln54_reg_633_reg[4]_0 ({sub_ln54_1_fu_335_p2,output_C_U_n_6}));
  FDRE #(
    .INIT(1'b0)) 
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_68),
        .Q(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W input_A_10_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__9),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__9),
        .input_A_11_address0(input_A_11_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_0 input_A_11_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__10),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__10),
        .input_A_11_address0(input_A_11_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_1 input_A_12_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__11),
        .ap_clk(ap_clk),
        .input_A_12_q0(q00__11),
        .input_A_17_address0(input_A_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_2 input_A_13_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__12),
        .ap_clk(ap_clk),
        .input_A_13_q0(q00__12),
        .input_A_17_address0(input_A_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_3 input_A_14_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__13),
        .ap_clk(ap_clk),
        .input_A_14_q0(q00__13),
        .input_A_17_address0(input_A_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_4 input_A_15_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__14),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__14),
        .input_A_17_address0(input_A_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_5 input_A_16_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__15),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__15),
        .input_A_17_address0(input_A_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_6 input_A_17_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__16),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__16),
        .input_A_17_address0(input_A_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_7 input_A_18_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__17),
        .ap_clk(ap_clk),
        .input_A_18_q0(q00__17),
        .input_A_23_address0(input_A_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_8 input_A_19_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__18),
        .ap_clk(ap_clk),
        .input_A_19_q0(q00__18),
        .input_A_23_address0(input_A_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_9 input_A_1_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__0),
        .ap_clk(ap_clk),
        .input_A_1_q0(q00__0),
        .input_A_5_address0(input_A_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_10 input_A_20_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__19),
        .ap_clk(ap_clk),
        .input_A_20_q0(q00__19),
        .input_A_23_address0(input_A_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_11 input_A_21_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__20),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__20),
        .input_A_23_address0(input_A_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_12 input_A_22_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__21),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__21),
        .input_A_23_address0(input_A_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_13 input_A_23_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__22),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__22),
        .input_A_23_address0(input_A_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_14 input_A_24_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__23),
        .DSP_A_B_DATA_INST_1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_67),
        .DSP_A_B_DATA_INST_2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_n_52),
        .DSP_A_B_DATA_INST_3(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_66),
        .DSP_A_B_DATA_INST_4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_64),
        .DSP_A_B_DATA_INST_5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_65),
        .ap_clk(ap_clk),
        .input_A_24_q0(q00__23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_15 input_A_25_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__24),
        .DSP_A_B_DATA_INST_1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_67),
        .DSP_A_B_DATA_INST_2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_n_52),
        .DSP_A_B_DATA_INST_3(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_66),
        .DSP_A_B_DATA_INST_4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_64),
        .DSP_A_B_DATA_INST_5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_65),
        .ap_clk(ap_clk),
        .input_A_25_q0(q00__24));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_16 input_A_26_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__25),
        .ap_clk(ap_clk),
        .input_A_26_q0(q00__25),
        .input_A_30_address0(input_A_30_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_17 input_A_27_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__26),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__26),
        .input_A_30_address0(input_A_30_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_18 input_A_28_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__27),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__27),
        .input_A_30_address0(input_A_30_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_19 input_A_29_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__28),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__28),
        .input_A_30_address0(input_A_30_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_20 input_A_2_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__1),
        .ap_clk(ap_clk),
        .input_A_2_q0(q00__1),
        .input_A_5_address0(input_A_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_21 input_A_30_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__29),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__29),
        .input_A_30_address0(input_A_30_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_22 input_A_31_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__30),
        .ap_clk(ap_clk),
        .input_A_31_address0(input_A_31_address0),
        .input_A_31_q0(q00__30));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_23 input_A_3_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__2),
        .ap_clk(ap_clk),
        .input_A_3_q0(q00__2),
        .input_A_5_address0(input_A_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_24 input_A_4_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__3),
        .ap_clk(ap_clk),
        .din1(q00__3),
        .input_A_5_address0(input_A_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_25 input_A_5_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__4),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__4),
        .input_A_5_address0(input_A_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_26 input_A_6_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__5),
        .ap_clk(ap_clk),
        .input_A_11_address0(input_A_11_address0),
        .input_A_6_q0(q00__5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_27 input_A_7_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__6),
        .ap_clk(ap_clk),
        .input_A_11_address0(input_A_11_address0),
        .input_A_7_q0(q00__6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_28 input_A_8_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__7),
        .ap_clk(ap_clk),
        .input_A_11_address0(input_A_11_address0),
        .input_A_8_q0(q00__7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_29 input_A_9_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__8),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__8),
        .input_A_11_address0(input_A_11_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_30 input_A_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_d0),
        .ap_clk(ap_clk),
        .input_A_5_address0(input_A_5_address0),
        .input_A_q0(q00),
        .p_0_in(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_31 input_B_10_U
       (.DSP_A_B_DATA_INST(p_0_in__41),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__41),
        .input_B_11_address0(input_B_11_address0),
        .input_B_31_d0(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_32 input_B_11_U
       (.DSP_A_B_DATA_INST(p_0_in__42),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__42),
        .input_B_11_address0(input_B_11_address0),
        .input_B_31_d0(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_33 input_B_12_U
       (.DSP_A_B_DATA_INST(p_0_in__43),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__43),
        .input_B_17_address0(input_B_17_address0),
        .input_B_31_d0(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_34 input_B_13_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__44),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__44),
        .input_B_17_address0(input_B_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_35 input_B_14_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__45),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__45),
        .input_B_17_address0(input_B_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_36 input_B_15_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__46),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__46),
        .input_B_17_address0(input_B_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_37 input_B_16_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__47),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__47),
        .input_B_17_address0(input_B_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_38 input_B_17_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__48),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__48),
        .input_B_17_address0(input_B_17_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_39 input_B_18_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__49),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__49),
        .input_B_23_address0(input_B_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_40 input_B_19_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__50),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__50),
        .input_B_23_address0(input_B_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_41 input_B_1_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__32),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__32),
        .input_B_5_address0(input_B_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_42 input_B_20_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__51),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__51),
        .input_B_23_address0(input_B_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_43 input_B_21_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__52),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__52),
        .input_B_23_address0(input_B_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_44 input_B_22_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__53),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__53),
        .input_B_23_address0(input_B_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_45 input_B_23_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__54),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__54),
        .input_B_23_address0(input_B_23_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_46 input_B_24_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__55),
        .DSP_A_B_DATA_INST_1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_68),
        .DSP_A_B_DATA_INST_2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_69),
        .DSP_A_B_DATA_INST_3(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_70),
        .DSP_A_B_DATA_INST_4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_71),
        .DSP_A_B_DATA_INST_5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_72),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__55));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_47 input_B_25_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__56),
        .DSP_A_B_DATA_INST_1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_68),
        .DSP_A_B_DATA_INST_2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_69),
        .DSP_A_B_DATA_INST_3(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_70),
        .DSP_A_B_DATA_INST_4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_71),
        .DSP_A_B_DATA_INST_5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_72),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__56));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_48 input_B_26_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__57),
        .DSP_A_B_DATA_INST_1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_68),
        .DSP_A_B_DATA_INST_2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_69),
        .DSP_A_B_DATA_INST_3(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_70),
        .DSP_A_B_DATA_INST_4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_71),
        .DSP_A_B_DATA_INST_5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_n_72),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__57),
        .input_B_30_address0(input_B_30_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_49 input_B_27_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__58),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__58),
        .input_B_30_address0(input_B_30_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_50 input_B_28_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__59),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__59),
        .input_B_30_address0(input_B_30_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_51 input_B_29_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__60),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__60),
        .input_B_30_address0(input_B_30_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_52 input_B_2_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__33),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__33),
        .input_B_5_address0(input_B_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_53 input_B_30_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__61),
        .input_B_30_address0(input_B_30_address0),
        .p_0_in(p_0_in__61));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_54 input_B_31_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__62),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__62),
        .input_B_31_address0(input_B_31_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_55 input_B_3_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__34),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__34),
        .input_B_5_address0(input_B_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_56 input_B_4_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__35),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__35),
        .input_B_5_address0(input_B_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_57 input_B_5_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__36),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__36),
        .input_B_5_address0(input_B_5_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_58 input_B_6_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__37),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__37),
        .input_B_11_address0(input_B_11_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_59 input_B_7_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__38),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__38),
        .input_B_11_address0(input_B_11_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_60 input_B_8_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__39),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__39),
        .input_B_11_address0(input_B_11_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_61 input_B_9_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__40),
        .ap_clk(ap_clk),
        .ap_clk_0(q00__40),
        .input_B_11_address0(input_B_11_address0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_62 input_B_U
       (.DSP_A_B_DATA_INST(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_d0),
        .DSP_A_B_DATA_INST_0(p_0_in__31),
        .ap_clk(ap_clk),
        .input_B_5_address0(input_B_5_address0),
        .q00(q00__31));
  FDRE \out_C_TDATA_reg_reg[0] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[1]),
        .Q(out_C_TDATA_reg[0]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[10] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[11]),
        .Q(out_C_TDATA_reg[10]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[11] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[12]),
        .Q(out_C_TDATA_reg[11]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[12] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[13]),
        .Q(out_C_TDATA_reg[12]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[13] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[14]),
        .Q(out_C_TDATA_reg[13]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[14] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[15]),
        .Q(out_C_TDATA_reg[14]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[15] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[16]),
        .Q(out_C_TDATA_reg[15]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[16] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[17]),
        .Q(out_C_TDATA_reg[16]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[17] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[18]),
        .Q(out_C_TDATA_reg[17]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[18] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[19]),
        .Q(out_C_TDATA_reg[18]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[19] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[20]),
        .Q(out_C_TDATA_reg[19]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[1] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[2]),
        .Q(out_C_TDATA_reg[1]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[20] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[21]),
        .Q(out_C_TDATA_reg[20]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[21] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[22]),
        .Q(out_C_TDATA_reg[21]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[22] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[23]),
        .Q(out_C_TDATA_reg[22]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[23] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_71),
        .Q(out_C_TDATA_reg[23]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[24] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_70),
        .Q(out_C_TDATA_reg[24]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[25] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_59),
        .Q(out_C_TDATA_reg[25]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[26] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_60),
        .Q(out_C_TDATA_reg[26]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[27] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_61),
        .Q(out_C_TDATA_reg[27]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[28] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TDATA),
        .Q(out_C_TDATA_reg[28]),
        .R(1'b0));
  FDRE \out_C_TDATA_reg_reg[29] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_62),
        .Q(out_C_TDATA_reg[29]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[2] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[3]),
        .Q(out_C_TDATA_reg[2]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[30] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_63),
        .Q(out_C_TDATA_reg[30]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[31] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(tmp_reg_618),
        .Q(out_C_TDATA_reg[31]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[3] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[4]),
        .Q(out_C_TDATA_reg[3]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[4] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[5]),
        .Q(out_C_TDATA_reg[4]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[5] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[6]),
        .Q(out_C_TDATA_reg[5]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[6] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[7]),
        .Q(out_C_TDATA_reg[6]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[7] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[8]),
        .Q(out_C_TDATA_reg[7]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[8] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[9]),
        .Q(out_C_TDATA_reg[8]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TDATA_reg_reg[9] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(add_ln54_3_fu_496_p2[10]),
        .Q(out_C_TDATA_reg[9]),
        .R(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_65));
  FDRE \out_C_TLAST_reg_reg[0] 
       (.C(ap_clk),
        .CE(out_C_TDATA_reg1),
        .D(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST),
        .Q(out_C_TLAST_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_output_C_RAM_AUTO_1R1W output_C_U
       (.ADDRARDADDR(output_C_address0),
        .DOUTADOUT({output_C_q0[28],output_C_q0[0]}),
        .WEA(output_C_we0),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .icmp_ln54_3_fu_439_p2(icmp_ln54_3_fu_439_p2),
        .\icmp_ln54_reg_613_reg[0] (grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_n_3),
        .or_ln54_fu_433_p2(or_ln54_fu_433_p2),
        .output_C_ce0(output_C_ce0),
        .output_C_d0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_d0),
        .ram_reg_bram_0_0(output_C_U_n_2),
        .ram_reg_bram_0_1({sub_ln54_1_fu_335_p2,output_C_U_n_6}),
        .ram_reg_bram_0_2({output_C_U_n_7,output_C_U_n_8,output_C_U_n_9,output_C_U_n_10}),
        .ram_reg_bram_0_3(output_C_U_n_11),
        .ram_reg_bram_0_4(select_ln54_fu_311_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_regslice_both regslice_both_in_A_V_data_V_U
       (.SR(ap_rst_n_inv),
        .ack_in_t_reg_0(in_A_TREADY),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_1),
        .data_out(in_A_TDATA_int_regslice),
        .grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .in_A_TDATA(in_A_TDATA),
        .in_A_TREADY_int_regslice(in_A_TREADY_int_regslice),
        .in_A_TVALID(in_A_TVALID),
        .vld_out(in_A_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_regslice_both_63 regslice_both_out_C_V_data_V_U
       (.D({p_0_in_2[31:25],p_0_in_2[22:0]}),
        .E(ap_block_pp0_stage0_subdone),
        .\FSM_sequential_state_reg[1]_0 (regslice_both_out_C_V_data_V_U_n_36),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state7}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[8] ({ap_NS_fsm[9],ap_NS_fsm[0]}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\data_p2_reg[0]_0 (out_C_TDATA_reg1),
        .\data_p2_reg[31]_0 ({data_p2[31:29],data_p2[27:25],data_p2[22:0]}),
        .\data_p2_reg[31]_1 ({out_C_TDATA_int_regslice[31:29],out_C_TDATA_int_regslice[27:0]}),
        .grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID),
        .out_C_TDATA(out_C_TDATA),
        .out_C_TREADY(out_C_TREADY),
        .out_C_TREADY_int_regslice(out_C_TREADY_int_regslice),
        .out_C_TVALID(out_C_TVALID),
        .output_C_ce0(output_C_ce0),
        .ram_reg_bram_0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_regslice_both__parameterized0 regslice_both_out_C_V_keep_V_U
       (.Q(ap_CS_fsm_state9),
        .SR(ap_rst_n_inv),
        .ack_in_t_reg_0(regslice_both_out_C_V_keep_V_U_n_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID),
        .load_p2(load_p2),
        .out_C_TKEEP(\^out_C_TKEEP ),
        .out_C_TREADY(out_C_TREADY),
        .out_C_TREADY_int_regslice(out_C_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_regslice_both__parameterized1 regslice_both_out_C_V_last_V_U
       (.Q(ap_CS_fsm_state9),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\data_p1_reg[0]_0 (out_C_TDATA_reg1),
        .grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST),
        .grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID),
        .out_C_TLAST(out_C_TLAST),
        .out_C_TLAST_reg(out_C_TLAST_reg),
        .out_C_TREADY(out_C_TREADY),
        .out_C_TREADY_int_regslice(out_C_TREADY_int_regslice));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_flow_control_loop_pipe_sequential_init
   (add_ln51_fu_270_p2,
    add_ln50_1_fu_185_p2,
    out_element_last_fu_264_p2,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[7] ,
    ap_NS_fsm1,
    ap_rst_n_0,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    \ap_CS_fsm_reg[7]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    ADDRARDADDR,
    SR,
    ap_clk,
    \col_fu_118_reg[5] ,
    \col_fu_118_reg[5]_0 ,
    \col_fu_118_reg[5]_1 ,
    \col_fu_118_reg[5]_2 ,
    \col_fu_118_reg[5]_3 ,
    indvar_flatten20_fu_126,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    \out_element_last_reg_608_reg[0] ,
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    \row_fu_122_reg[5] ,
    Q,
    out_C_TREADY_int_regslice,
    \indvar_flatten20_fu_126_reg[10] ,
    \indvar_flatten20_fu_126_reg[8] ,
    \indvar_flatten20_fu_126_reg[5] ,
    ap_enable_reg_pp0_iter1,
    \indvar_flatten20_fu_126_reg[10]_0 ,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8);
  output [5:0]add_ln51_fu_270_p2;
  output [10:0]add_ln50_1_fu_185_p2;
  output out_element_last_fu_264_p2;
  output ap_enable_reg_pp0_iter2_reg;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output ap_NS_fsm1;
  output ap_rst_n_0;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output \ap_CS_fsm_reg[7]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [9:0]ADDRARDADDR;
  input [0:0]SR;
  input ap_clk;
  input \col_fu_118_reg[5] ;
  input \col_fu_118_reg[5]_0 ;
  input \col_fu_118_reg[5]_1 ;
  input \col_fu_118_reg[5]_2 ;
  input \col_fu_118_reg[5]_3 ;
  input [10:0]indvar_flatten20_fu_126;
  input ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input \out_element_last_reg_608_reg[0] ;
  input grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input \row_fu_122_reg[5] ;
  input [1:0]Q;
  input out_C_TREADY_int_regslice;
  input \indvar_flatten20_fu_126_reg[10] ;
  input \indvar_flatten20_fu_126_reg[8] ;
  input \indvar_flatten20_fu_126_reg[5] ;
  input ap_enable_reg_pp0_iter1;
  input \indvar_flatten20_fu_126_reg[10]_0 ;
  input [9:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input ram_reg_bram_0_8;

  wire [9:0]ADDRARDADDR;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [10:0]add_ln50_1_fu_185_p2;
  wire [5:0]add_ln51_fu_270_p2;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \col_fu_118_reg[5] ;
  wire \col_fu_118_reg[5]_0 ;
  wire \col_fu_118_reg[5]_1 ;
  wire \col_fu_118_reg[5]_2 ;
  wire \col_fu_118_reg[5]_3 ;
  wire [9:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg;
  wire [10:0]indvar_flatten20_fu_126;
  wire \indvar_flatten20_fu_126_reg[10] ;
  wire \indvar_flatten20_fu_126_reg[10]_0 ;
  wire \indvar_flatten20_fu_126_reg[5] ;
  wire \indvar_flatten20_fu_126_reg[8] ;
  wire out_C_TREADY_int_regslice;
  wire out_element_last_fu_264_p2;
  wire \out_element_last_reg_608_reg[0] ;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_i_18_n_0;
  wire \row_fu_122_reg[5] ;

  LUT6 #(
    .INIT(64'hEEAEEEAEAAAAEEAE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(ap_done_cache),
        .I5(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h80A080A0F0F080A0)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(out_C_TREADY_int_regslice),
        .I2(Q[1]),
        .I3(\row_fu_122_reg[5] ),
        .I4(ap_done_cache),
        .I5(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hD500FFFFD500D500)) 
    ap_done_cache_i_1__2
       (.I0(\row_fu_122_reg[5] ),
        .I1(Q[1]),
        .I2(out_C_TREADY_int_regslice),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT5 #(
    .INIT(32'h00008A80)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0400000004040404)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I2(\indvar_flatten20_fu_126_reg[10]_0 ),
        .I3(out_C_TREADY_int_regslice),
        .I4(Q[1]),
        .I5(\row_fu_122_reg[5] ),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'hDDFFDD5D)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2
       (.I0(\row_fu_122_reg[5] ),
        .I1(Q[1]),
        .I2(out_C_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter2_reg));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_118[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ram_reg_bram_0_0),
        .O(add_ln51_fu_270_p2[0]));
  LUT3 #(
    .INIT(8'h12)) 
    \col_fu_118[1]_i_1 
       (.I0(ram_reg_bram_0),
        .I1(ap_loop_init_int),
        .I2(ram_reg_bram_0_0),
        .O(add_ln51_fu_270_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \col_fu_118[2]_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(ram_reg_bram_0),
        .I2(ap_loop_init_int),
        .I3(ram_reg_bram_0_1),
        .O(add_ln51_fu_270_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \col_fu_118[3]_i_1 
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_1),
        .I3(ap_loop_init_int),
        .I4(\col_fu_118_reg[5]_2 ),
        .O(add_ln51_fu_270_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \col_fu_118[4]_i_1 
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_1),
        .I3(\col_fu_118_reg[5]_2 ),
        .I4(ram_reg_bram_0_i_18_n_0),
        .I5(\col_fu_118_reg[5]_1 ),
        .O(add_ln51_fu_270_p2[4]));
  LUT6 #(
    .INIT(64'hCFAA000030000000)) 
    \col_fu_118[5]_i_1 
       (.I0(\col_fu_118_reg[5] ),
        .I1(\col_fu_118_reg[5]_0 ),
        .I2(\col_fu_118_reg[5]_1 ),
        .I3(\col_fu_118_reg[5]_2 ),
        .I4(ram_reg_bram_0_i_18_n_0),
        .I5(\col_fu_118_reg[5]_3 ),
        .O(add_ln51_fu_270_p2[5]));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten20_fu_126[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(indvar_flatten20_fu_126[0]),
        .O(add_ln50_1_fu_185_p2[0]));
  LUT6 #(
    .INIT(64'hC8000000C8C8C8C8)) 
    \indvar_flatten20_fu_126[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I2(\indvar_flatten20_fu_126_reg[10]_0 ),
        .I3(out_C_TREADY_int_regslice),
        .I4(Q[1]),
        .I5(\row_fu_122_reg[5] ),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \indvar_flatten20_fu_126[10]_i_2 
       (.I0(indvar_flatten20_fu_126[9]),
        .I1(\indvar_flatten20_fu_126_reg[10] ),
        .I2(ap_loop_init_int),
        .I3(indvar_flatten20_fu_126[10]),
        .O(add_ln50_1_fu_185_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten20_fu_126[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(indvar_flatten20_fu_126[0]),
        .I2(indvar_flatten20_fu_126[1]),
        .O(add_ln50_1_fu_185_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten20_fu_126[2]_i_1 
       (.I0(indvar_flatten20_fu_126[0]),
        .I1(indvar_flatten20_fu_126[1]),
        .I2(ap_loop_init_int),
        .I3(indvar_flatten20_fu_126[2]),
        .O(add_ln50_1_fu_185_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten20_fu_126[3]_i_1 
       (.I0(indvar_flatten20_fu_126[1]),
        .I1(indvar_flatten20_fu_126[0]),
        .I2(indvar_flatten20_fu_126[2]),
        .I3(ap_loop_init_int),
        .I4(indvar_flatten20_fu_126[3]),
        .O(add_ln50_1_fu_185_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \indvar_flatten20_fu_126[4]_i_1 
       (.I0(indvar_flatten20_fu_126[2]),
        .I1(indvar_flatten20_fu_126[0]),
        .I2(indvar_flatten20_fu_126[1]),
        .I3(indvar_flatten20_fu_126[3]),
        .I4(ram_reg_bram_0_i_18_n_0),
        .I5(indvar_flatten20_fu_126[4]),
        .O(add_ln50_1_fu_185_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten20_fu_126[5]_i_1 
       (.I0(\indvar_flatten20_fu_126_reg[5] ),
        .I1(ap_loop_init_int),
        .I2(indvar_flatten20_fu_126[5]),
        .O(add_ln50_1_fu_185_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten20_fu_126[6]_i_1 
       (.I0(\indvar_flatten20_fu_126_reg[8] ),
        .I1(ap_loop_init_int),
        .I2(indvar_flatten20_fu_126[6]),
        .O(add_ln50_1_fu_185_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten20_fu_126[7]_i_1 
       (.I0(\indvar_flatten20_fu_126_reg[8] ),
        .I1(indvar_flatten20_fu_126[6]),
        .I2(ap_loop_init_int),
        .I3(indvar_flatten20_fu_126[7]),
        .O(add_ln50_1_fu_185_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \indvar_flatten20_fu_126[8]_i_1 
       (.I0(indvar_flatten20_fu_126[6]),
        .I1(\indvar_flatten20_fu_126_reg[8] ),
        .I2(indvar_flatten20_fu_126[7]),
        .I3(ap_loop_init_int),
        .I4(indvar_flatten20_fu_126[8]),
        .O(add_ln50_1_fu_185_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten20_fu_126[9]_i_1 
       (.I0(\indvar_flatten20_fu_126_reg[10] ),
        .I1(ap_loop_init_int),
        .I2(indvar_flatten20_fu_126[9]),
        .O(add_ln50_1_fu_185_p2[9]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \out_element_last_reg_608[0]_i_1 
       (.I0(\col_fu_118_reg[5]_0 ),
        .I1(\col_fu_118_reg[5]_1 ),
        .I2(\col_fu_118_reg[5]_2 ),
        .I3(ram_reg_bram_0_i_18_n_0),
        .I4(ram_reg_bram_0_2),
        .I5(\out_element_last_reg_608_reg[0] ),
        .O(out_element_last_fu_264_p2));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_bram_0_i_10
       (.I0(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg_bram_0),
        .I3(Q[1]),
        .I4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[1]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_0),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I3(Q[1]),
        .I4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_bram_0_i_18
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .O(ram_reg_bram_0_i_18_n_0));
  LUT6 #(
    .INIT(64'hB040FFFFB0400000)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0_6),
        .I1(ram_reg_bram_0_7),
        .I2(ram_reg_bram_0_i_18_n_0),
        .I3(ram_reg_bram_0_8),
        .I4(Q[1]),
        .I5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'h2A15FFFF2A150000)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_6),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ram_reg_bram_0_7),
        .I4(Q[1]),
        .I5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'h2A15FFFF2A150000)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_4),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ram_reg_bram_0_5),
        .I4(Q[1]),
        .I5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'h7080FFFF70800000)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_2),
        .I1(\col_fu_118_reg[5]_3 ),
        .I2(ram_reg_bram_0_i_18_n_0),
        .I3(ram_reg_bram_0_3),
        .I4(Q[1]),
        .I5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h0770FFFF07700000)) 
    ram_reg_bram_0_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I2(ram_reg_bram_0_2),
        .I3(\col_fu_118_reg[5]_3 ),
        .I4(Q[1]),
        .I5(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_bram_0_i_7
       (.I0(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_118_reg[5]_1 ),
        .I3(Q[1]),
        .I4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_bram_0_i_8
       (.I0(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_118_reg[5]_2 ),
        .I3(Q[1]),
        .I4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_bram_0_i_9
       (.I0(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ram_reg_bram_0_1),
        .I3(Q[1]),
        .I4(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[2]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hD5000000)) 
    \row_fu_122[5]_i_1 
       (.I0(\row_fu_122_reg[5] ),
        .I1(Q[1]),
        .I2(out_C_TREADY_int_regslice),
        .I3(ap_loop_init_int),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_flow_control_loop_pipe_sequential_init_64
   (indvar_flatten6_fu_234,
    add_ln28_1_fu_693_p2,
    grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg_reg,
    D,
    \indvar_flatten6_fu_234_reg[0] ,
    grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_ready,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    \indvar_flatten6_fu_234_reg[0]_0 ,
    \indvar_flatten6_fu_234_reg[4] ,
    \indvar_flatten6_fu_234_reg[4]_0 ,
    \indvar_flatten6_fu_234_reg[4]_1 ,
    \indvar_flatten6_fu_234_reg[4]_2 ,
    \indvar_flatten6_fu_234_reg[4]_3 ,
    \indvar_flatten6_fu_234_reg[10] ,
    \indvar_flatten6_fu_234_reg[10]_0 ,
    \indvar_flatten6_fu_234_reg[10]_1 ,
    \indvar_flatten6_fu_234_reg[10]_2 ,
    \indvar_flatten6_fu_234_reg[6] ,
    \indvar_flatten6_fu_234_reg[6]_0 ,
    \col_fu_226_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce);
  output indvar_flatten6_fu_234;
  output [9:0]add_ln28_1_fu_693_p2;
  output [0:0]grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg_reg;
  output [1:0]D;
  output \indvar_flatten6_fu_234_reg[0] ;
  output grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_ready;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input \indvar_flatten6_fu_234_reg[0]_0 ;
  input \indvar_flatten6_fu_234_reg[4] ;
  input \indvar_flatten6_fu_234_reg[4]_0 ;
  input \indvar_flatten6_fu_234_reg[4]_1 ;
  input \indvar_flatten6_fu_234_reg[4]_2 ;
  input \indvar_flatten6_fu_234_reg[4]_3 ;
  input \indvar_flatten6_fu_234_reg[10] ;
  input \indvar_flatten6_fu_234_reg[10]_0 ;
  input \indvar_flatten6_fu_234_reg[10]_1 ;
  input \indvar_flatten6_fu_234_reg[10]_2 ;
  input \indvar_flatten6_fu_234_reg[6] ;
  input \indvar_flatten6_fu_234_reg[6]_0 ;
  input \col_fu_226_reg[0] ;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce;

  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [9:0]add_ln28_1_fu_693_p2;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire \col_fu_226_reg[0] ;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_ready;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg;
  wire [0:0]grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce;
  wire indvar_flatten6_fu_234;
  wire \indvar_flatten6_fu_234[10]_i_4_n_0 ;
  wire \indvar_flatten6_fu_234[10]_i_5_n_0 ;
  wire \indvar_flatten6_fu_234[6]_i_2_n_0 ;
  wire \indvar_flatten6_fu_234_reg[0] ;
  wire \indvar_flatten6_fu_234_reg[0]_0 ;
  wire \indvar_flatten6_fu_234_reg[10] ;
  wire \indvar_flatten6_fu_234_reg[10]_0 ;
  wire \indvar_flatten6_fu_234_reg[10]_1 ;
  wire \indvar_flatten6_fu_234_reg[10]_2 ;
  wire \indvar_flatten6_fu_234_reg[4] ;
  wire \indvar_flatten6_fu_234_reg[4]_0 ;
  wire \indvar_flatten6_fu_234_reg[4]_1 ;
  wire \indvar_flatten6_fu_234_reg[4]_2 ;
  wire \indvar_flatten6_fu_234_reg[4]_3 ;
  wire \indvar_flatten6_fu_234_reg[6] ;
  wire \indvar_flatten6_fu_234_reg[6]_0 ;

  LUT6 #(
    .INIT(64'hBFBFAABFAAAAAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I5(\ap_CS_fsm_reg[5] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA202020AA20AA20)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5] [1]),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF0CAE0C00000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I4(\indvar_flatten6_fu_234_reg[0]_0 ),
        .I5(ap_rst_n),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00005100)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I4(\indvar_flatten6_fu_234_reg[0]_0 ),
        .O(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_ready));
  LUT6 #(
    .INIT(64'hFF75F5F5FF75FF75)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_fu_226[5]_i_1__0 
       (.I0(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_226_reg[0] ),
        .O(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00AE00)) 
    grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I4(\indvar_flatten6_fu_234_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[5] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten6_fu_234[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten6_fu_234_reg[4]_0 ),
        .O(add_ln28_1_fu_693_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hE000E0E0)) 
    \indvar_flatten6_fu_234[10]_i_1 
       (.I0(\indvar_flatten6_fu_234_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(indvar_flatten6_fu_234));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \indvar_flatten6_fu_234[10]_i_2 
       (.I0(\indvar_flatten6_fu_234[10]_i_4_n_0 ),
        .I1(\indvar_flatten6_fu_234_reg[10] ),
        .I2(\indvar_flatten6_fu_234_reg[10]_0 ),
        .I3(\indvar_flatten6_fu_234_reg[10]_1 ),
        .I4(\indvar_flatten6_fu_234_reg[10]_2 ),
        .I5(\indvar_flatten6_fu_234[10]_i_5_n_0 ),
        .O(add_ln28_1_fu_693_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \indvar_flatten6_fu_234[10]_i_4 
       (.I0(\indvar_flatten6_fu_234_reg[6] ),
        .I1(\indvar_flatten6_fu_234[6]_i_2_n_0 ),
        .I2(\indvar_flatten6_fu_234_reg[4]_3 ),
        .I3(\indvar_flatten6_fu_234_reg[6]_0 ),
        .O(\indvar_flatten6_fu_234[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indvar_flatten6_fu_234[10]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .O(\indvar_flatten6_fu_234[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten6_fu_234[1]_i_1 
       (.I0(\indvar_flatten6_fu_234_reg[4]_0 ),
        .I1(\indvar_flatten6_fu_234_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten6_fu_234_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \indvar_flatten6_fu_234[2]_i_1 
       (.I0(\indvar_flatten6_fu_234_reg[4]_0 ),
        .I1(\indvar_flatten6_fu_234_reg[4]_1 ),
        .I2(\indvar_flatten6_fu_234_reg[4]_2 ),
        .I3(ap_loop_init_int),
        .O(add_ln28_1_fu_693_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \indvar_flatten6_fu_234[3]_i_1 
       (.I0(\indvar_flatten6_fu_234_reg[4]_2 ),
        .I1(\indvar_flatten6_fu_234_reg[4]_1 ),
        .I2(\indvar_flatten6_fu_234_reg[4]_0 ),
        .I3(\indvar_flatten6_fu_234_reg[4] ),
        .I4(ap_loop_init_int),
        .O(add_ln28_1_fu_693_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \indvar_flatten6_fu_234[4]_i_1 
       (.I0(\indvar_flatten6_fu_234_reg[4] ),
        .I1(\indvar_flatten6_fu_234_reg[4]_0 ),
        .I2(\indvar_flatten6_fu_234_reg[4]_1 ),
        .I3(\indvar_flatten6_fu_234_reg[4]_2 ),
        .I4(\indvar_flatten6_fu_234_reg[4]_3 ),
        .I5(\indvar_flatten6_fu_234[10]_i_5_n_0 ),
        .O(add_ln28_1_fu_693_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \indvar_flatten6_fu_234[5]_i_1 
       (.I0(\indvar_flatten6_fu_234_reg[4]_3 ),
        .I1(\indvar_flatten6_fu_234[6]_i_2_n_0 ),
        .I2(\indvar_flatten6_fu_234_reg[6] ),
        .I3(ap_loop_init_int),
        .O(add_ln28_1_fu_693_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \indvar_flatten6_fu_234[6]_i_1 
       (.I0(\indvar_flatten6_fu_234_reg[6] ),
        .I1(\indvar_flatten6_fu_234[6]_i_2_n_0 ),
        .I2(\indvar_flatten6_fu_234_reg[4]_3 ),
        .I3(\indvar_flatten6_fu_234_reg[6]_0 ),
        .I4(ap_loop_init_int),
        .O(add_ln28_1_fu_693_p2[5]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \indvar_flatten6_fu_234[6]_i_2 
       (.I0(\indvar_flatten6_fu_234_reg[4]_2 ),
        .I1(\indvar_flatten6_fu_234_reg[4]_1 ),
        .I2(\indvar_flatten6_fu_234_reg[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .I5(\indvar_flatten6_fu_234_reg[4] ),
        .O(\indvar_flatten6_fu_234[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \indvar_flatten6_fu_234[7]_i_1 
       (.I0(\indvar_flatten6_fu_234[10]_i_4_n_0 ),
        .I1(\indvar_flatten6_fu_234_reg[10]_1 ),
        .I2(ap_loop_init_int),
        .O(add_ln28_1_fu_693_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \indvar_flatten6_fu_234[8]_i_1 
       (.I0(\indvar_flatten6_fu_234_reg[10]_1 ),
        .I1(\indvar_flatten6_fu_234[10]_i_4_n_0 ),
        .I2(\indvar_flatten6_fu_234_reg[10]_0 ),
        .I3(ap_loop_init_int),
        .O(add_ln28_1_fu_693_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \indvar_flatten6_fu_234[9]_i_1 
       (.I0(\indvar_flatten6_fu_234[10]_i_4_n_0 ),
        .I1(\indvar_flatten6_fu_234_reg[10]_1 ),
        .I2(\indvar_flatten6_fu_234_reg[10]_0 ),
        .I3(\indvar_flatten6_fu_234_reg[10] ),
        .I4(ap_loop_init_int),
        .O(add_ln28_1_fu_693_p2[8]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_flow_control_loop_pipe_sequential_init_65
   (indvar_flatten_fu_234,
    add_ln18_1_fu_693_p2,
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg_reg,
    \ap_CS_fsm_reg[2] ,
    \indvar_flatten_fu_234_reg[0] ,
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_ready,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    Q,
    ap_enable_reg_pp0_iter1_reg,
    \indvar_flatten_fu_234_reg[0]_0 ,
    \indvar_flatten_fu_234_reg[4] ,
    \indvar_flatten_fu_234_reg[4]_0 ,
    \indvar_flatten_fu_234_reg[4]_1 ,
    \indvar_flatten_fu_234_reg[4]_2 ,
    \indvar_flatten_fu_234_reg[4]_3 ,
    \indvar_flatten_fu_234_reg[10] ,
    \indvar_flatten_fu_234_reg[10]_0 ,
    \indvar_flatten_fu_234_reg[10]_1 ,
    \indvar_flatten_fu_234_reg[10]_2 ,
    \indvar_flatten_fu_234_reg[6] ,
    \indvar_flatten_fu_234_reg[6]_0 ,
    \col_fu_226_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce);
  output indvar_flatten_fu_234;
  output [9:0]add_ln18_1_fu_693_p2;
  output [0:0]grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output \indvar_flatten_fu_234_reg[0] ;
  output grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_ready;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1_reg;
  input \indvar_flatten_fu_234_reg[0]_0 ;
  input \indvar_flatten_fu_234_reg[4] ;
  input \indvar_flatten_fu_234_reg[4]_0 ;
  input \indvar_flatten_fu_234_reg[4]_1 ;
  input \indvar_flatten_fu_234_reg[4]_2 ;
  input \indvar_flatten_fu_234_reg[4]_3 ;
  input \indvar_flatten_fu_234_reg[10] ;
  input \indvar_flatten_fu_234_reg[10]_0 ;
  input \indvar_flatten_fu_234_reg[10]_1 ;
  input \indvar_flatten_fu_234_reg[10]_2 ;
  input \indvar_flatten_fu_234_reg[6] ;
  input \indvar_flatten_fu_234_reg[6]_0 ;
  input \col_fu_226_reg[0] ;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [9:0]add_ln18_1_fu_693_p2;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire \col_fu_226_reg[0] ;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_ready;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg;
  wire [0:0]grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce;
  wire indvar_flatten_fu_234;
  wire \indvar_flatten_fu_234[10]_i_4_n_0 ;
  wire \indvar_flatten_fu_234[10]_i_5_n_0 ;
  wire \indvar_flatten_fu_234[6]_i_2_n_0 ;
  wire \indvar_flatten_fu_234_reg[0] ;
  wire \indvar_flatten_fu_234_reg[0]_0 ;
  wire \indvar_flatten_fu_234_reg[10] ;
  wire \indvar_flatten_fu_234_reg[10]_0 ;
  wire \indvar_flatten_fu_234_reg[10]_1 ;
  wire \indvar_flatten_fu_234_reg[10]_2 ;
  wire \indvar_flatten_fu_234_reg[4] ;
  wire \indvar_flatten_fu_234_reg[4]_0 ;
  wire \indvar_flatten_fu_234_reg[4]_1 ;
  wire \indvar_flatten_fu_234_reg[4]_2 ;
  wire \indvar_flatten_fu_234_reg[4]_3 ;
  wire \indvar_flatten_fu_234_reg[6] ;
  wire \indvar_flatten_fu_234_reg[6]_0 ;

  LUT6 #(
    .INIT(64'hBFBFAABFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'hAA202020AA20AA20)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [1]),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF0CAE0C00000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I4(\indvar_flatten_fu_234_reg[0]_0 ),
        .I5(ap_rst_n),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00005100)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I4(\indvar_flatten_fu_234_reg[0]_0 ),
        .O(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_ready));
  LUT6 #(
    .INIT(64'hFF75F5F5FF75FF75)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_fu_226[5]_i_1 
       (.I0(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\col_fu_226_reg[0] ),
        .O(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00AE00)) 
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I4(\indvar_flatten_fu_234_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[3] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_fu_234[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten_fu_234_reg[4]_0 ),
        .O(add_ln18_1_fu_693_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hE000E0E0)) 
    \indvar_flatten_fu_234[10]_i_1 
       (.I0(\indvar_flatten_fu_234_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(indvar_flatten_fu_234));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \indvar_flatten_fu_234[10]_i_2 
       (.I0(\indvar_flatten_fu_234[10]_i_4_n_0 ),
        .I1(\indvar_flatten_fu_234_reg[10] ),
        .I2(\indvar_flatten_fu_234_reg[10]_0 ),
        .I3(\indvar_flatten_fu_234_reg[10]_1 ),
        .I4(\indvar_flatten_fu_234_reg[10]_2 ),
        .I5(\indvar_flatten_fu_234[10]_i_5_n_0 ),
        .O(add_ln18_1_fu_693_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \indvar_flatten_fu_234[10]_i_4 
       (.I0(\indvar_flatten_fu_234_reg[6] ),
        .I1(\indvar_flatten_fu_234[6]_i_2_n_0 ),
        .I2(\indvar_flatten_fu_234_reg[4]_3 ),
        .I3(\indvar_flatten_fu_234_reg[6]_0 ),
        .O(\indvar_flatten_fu_234[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indvar_flatten_fu_234[10]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .O(\indvar_flatten_fu_234[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_fu_234[1]_i_1 
       (.I0(\indvar_flatten_fu_234_reg[4]_0 ),
        .I1(\indvar_flatten_fu_234_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_234_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \indvar_flatten_fu_234[2]_i_1 
       (.I0(\indvar_flatten_fu_234_reg[4]_0 ),
        .I1(\indvar_flatten_fu_234_reg[4]_1 ),
        .I2(\indvar_flatten_fu_234_reg[4]_2 ),
        .I3(ap_loop_init_int),
        .O(add_ln18_1_fu_693_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \indvar_flatten_fu_234[3]_i_1 
       (.I0(\indvar_flatten_fu_234_reg[4]_2 ),
        .I1(\indvar_flatten_fu_234_reg[4]_1 ),
        .I2(\indvar_flatten_fu_234_reg[4]_0 ),
        .I3(\indvar_flatten_fu_234_reg[4] ),
        .I4(ap_loop_init_int),
        .O(add_ln18_1_fu_693_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \indvar_flatten_fu_234[4]_i_1 
       (.I0(\indvar_flatten_fu_234_reg[4] ),
        .I1(\indvar_flatten_fu_234_reg[4]_0 ),
        .I2(\indvar_flatten_fu_234_reg[4]_1 ),
        .I3(\indvar_flatten_fu_234_reg[4]_2 ),
        .I4(\indvar_flatten_fu_234_reg[4]_3 ),
        .I5(\indvar_flatten_fu_234[10]_i_5_n_0 ),
        .O(add_ln18_1_fu_693_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \indvar_flatten_fu_234[5]_i_1 
       (.I0(\indvar_flatten_fu_234_reg[4]_3 ),
        .I1(\indvar_flatten_fu_234[6]_i_2_n_0 ),
        .I2(\indvar_flatten_fu_234_reg[6] ),
        .I3(ap_loop_init_int),
        .O(add_ln18_1_fu_693_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \indvar_flatten_fu_234[6]_i_1 
       (.I0(\indvar_flatten_fu_234_reg[6] ),
        .I1(\indvar_flatten_fu_234[6]_i_2_n_0 ),
        .I2(\indvar_flatten_fu_234_reg[4]_3 ),
        .I3(\indvar_flatten_fu_234_reg[6]_0 ),
        .I4(ap_loop_init_int),
        .O(add_ln18_1_fu_693_p2[5]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \indvar_flatten_fu_234[6]_i_2 
       (.I0(\indvar_flatten_fu_234_reg[4]_2 ),
        .I1(\indvar_flatten_fu_234_reg[4]_1 ),
        .I2(\indvar_flatten_fu_234_reg[4]_0 ),
        .I3(ap_loop_init_int),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .I5(\indvar_flatten_fu_234_reg[4] ),
        .O(\indvar_flatten_fu_234[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \indvar_flatten_fu_234[7]_i_1 
       (.I0(\indvar_flatten_fu_234[10]_i_4_n_0 ),
        .I1(\indvar_flatten_fu_234_reg[10]_1 ),
        .I2(ap_loop_init_int),
        .O(add_ln18_1_fu_693_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8878)) 
    \indvar_flatten_fu_234[8]_i_1 
       (.I0(\indvar_flatten_fu_234_reg[10]_1 ),
        .I1(\indvar_flatten_fu_234[10]_i_4_n_0 ),
        .I2(\indvar_flatten_fu_234_reg[10]_0 ),
        .I3(ap_loop_init_int),
        .O(add_ln18_1_fu_693_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h80807F80)) 
    \indvar_flatten_fu_234[9]_i_1 
       (.I0(\indvar_flatten_fu_234[10]_i_4_n_0 ),
        .I1(\indvar_flatten_fu_234_reg[10]_1 ),
        .I2(\indvar_flatten_fu_234_reg[10]_0 ),
        .I3(\indvar_flatten_fu_234_reg[10] ),
        .I4(ap_loop_init_int),
        .O(add_ln18_1_fu_693_p2[8]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_flow_control_loop_pipe_sequential_init_66
   (ap_rst_n_0,
    ap_loop_init_int_reg_0,
    D,
    input_A_5_address0,
    input_B_5_address0,
    \ap_CS_fsm_reg[5] ,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg_0,
    add_ln45_fu_1261_p2,
    add_ln39_fu_1267_p2,
    add_ln38_1_fu_1185_p2,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_5_address0,
    col_fu_1760,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_ready,
    ap_clk,
    Q,
    ap_loop_exit_ready_pp0_iter5_reg,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg,
    ram_reg_0_31_0_0,
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0,
    ram_reg_0_31_0_0_0,
    ram_reg_0_31_0_0_1,
    \col_fu_176_reg[4] ,
    ram_reg_0_31_0_0_2,
    \col_fu_176_reg[4]_0 ,
    \col_fu_176_reg[4]_1 ,
    \col_fu_176_reg[4]_2 ,
    \col_fu_176_reg[4]_3 ,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    ram_reg_0_31_0_0_3,
    \add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 ,
    \col_fu_176_reg[5] ,
    \add_ln45_reg_2462_pp0_iter5_reg_reg[6]__0 ,
    \add_ln45_reg_2462_pp0_iter5_reg_reg[7]__0 ,
    \add_ln45_reg_2462_pp0_iter5_reg_reg[8]__0 ,
    \add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0 ,
    \add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0_0 ,
    \col_fu_176_reg[5]_0 ,
    \col_fu_176_reg[5]_1 ,
    indvar_flatten13_fu_184,
    \indvar_flatten13_fu_184_reg[10] ,
    \indvar_flatten13_fu_184_reg[8] ,
    \indvar_flatten13_fu_184_reg[5] );
  output ap_rst_n_0;
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output [3:0]input_A_5_address0;
  output [4:0]input_B_5_address0;
  output \ap_CS_fsm_reg[5] ;
  output grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg;
  output grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg_0;
  output [4:0]add_ln45_fu_1261_p2;
  output [5:0]add_ln39_fu_1267_p2;
  output [10:0]add_ln38_1_fu_1185_p2;
  output [0:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_5_address0;
  output col_fu_1760;
  output grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_ready;
  input ap_clk;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter5_reg;
  input grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg;
  input ram_reg_0_31_0_0;
  input [3:0]grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0;
  input ram_reg_0_31_0_0_0;
  input ram_reg_0_31_0_0_1;
  input \col_fu_176_reg[4] ;
  input [4:0]ram_reg_0_31_0_0_2;
  input \col_fu_176_reg[4]_0 ;
  input \col_fu_176_reg[4]_1 ;
  input \col_fu_176_reg[4]_2 ;
  input \col_fu_176_reg[4]_3 ;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input ram_reg_0_31_0_0_3;
  input \add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 ;
  input \col_fu_176_reg[5] ;
  input \add_ln45_reg_2462_pp0_iter5_reg_reg[6]__0 ;
  input \add_ln45_reg_2462_pp0_iter5_reg_reg[7]__0 ;
  input \add_ln45_reg_2462_pp0_iter5_reg_reg[8]__0 ;
  input \add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0 ;
  input \add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0_0 ;
  input \col_fu_176_reg[5]_0 ;
  input \col_fu_176_reg[5]_1 ;
  input [10:0]indvar_flatten13_fu_184;
  input \indvar_flatten13_fu_184_reg[10] ;
  input \indvar_flatten13_fu_184_reg[8] ;
  input \indvar_flatten13_fu_184_reg[5] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [10:0]add_ln38_1_fu_1185_p2;
  wire [5:0]add_ln39_fu_1267_p2;
  wire [4:0]add_ln45_fu_1261_p2;
  wire \add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 ;
  wire \add_ln45_reg_2462_pp0_iter5_reg_reg[6]__0 ;
  wire \add_ln45_reg_2462_pp0_iter5_reg_reg[7]__0 ;
  wire \add_ln45_reg_2462_pp0_iter5_reg_reg[8]__0 ;
  wire \add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0 ;
  wire \add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init_int_i_1__1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire col_fu_1760;
  wire \col_fu_176_reg[4] ;
  wire \col_fu_176_reg[4]_0 ;
  wire \col_fu_176_reg[4]_1 ;
  wire \col_fu_176_reg[4]_2 ;
  wire \col_fu_176_reg[4]_3 ;
  wire \col_fu_176_reg[5] ;
  wire \col_fu_176_reg[5]_0 ;
  wire \col_fu_176_reg[5]_1 ;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_ready;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg_0;
  wire [0:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_5_address0;
  wire [3:0]grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0;
  wire [10:0]indvar_flatten13_fu_184;
  wire \indvar_flatten13_fu_184[4]_i_2_n_0 ;
  wire \indvar_flatten13_fu_184_reg[10] ;
  wire \indvar_flatten13_fu_184_reg[5] ;
  wire \indvar_flatten13_fu_184_reg[8] ;
  wire [3:0]input_A_5_address0;
  wire [4:0]input_B_5_address0;
  wire ram_reg_0_31_0_0;
  wire ram_reg_0_31_0_0_0;
  wire ram_reg_0_31_0_0_1;
  wire [4:0]ram_reg_0_31_0_0_2;
  wire ram_reg_0_31_0_0_3;

  LUT1 #(
    .INIT(2'h1)) 
    ack_in_t_i_1__2
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln45_reg_2462[0]_i_1 
       (.I0(\col_fu_176_reg[4] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .O(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_5_address0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \add_ln45_reg_2462_pp0_iter4_reg_reg[5]_srl5_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I2(\add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 ),
        .I3(\col_fu_176_reg[5] ),
        .O(add_ln45_fu_1261_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h07770888)) 
    \add_ln45_reg_2462_pp0_iter4_reg_reg[6]_srl5_i_1 
       (.I0(\add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 ),
        .I1(\col_fu_176_reg[5] ),
        .I2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\add_ln45_reg_2462_pp0_iter5_reg_reg[6]__0 ),
        .O(add_ln45_fu_1261_p2[1]));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    \add_ln45_reg_2462_pp0_iter4_reg_reg[7]_srl5_i_1 
       (.I0(\col_fu_176_reg[5] ),
        .I1(\add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 ),
        .I2(\add_ln45_reg_2462_pp0_iter5_reg_reg[6]__0 ),
        .I3(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(\add_ln45_reg_2462_pp0_iter5_reg_reg[7]__0 ),
        .O(add_ln45_fu_1261_p2[2]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \add_ln45_reg_2462_pp0_iter4_reg_reg[8]_srl5_i_1 
       (.I0(\add_ln45_reg_2462_pp0_iter5_reg_reg[6]__0 ),
        .I1(\add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 ),
        .I2(\col_fu_176_reg[5] ),
        .I3(\add_ln45_reg_2462_pp0_iter5_reg_reg[7]__0 ),
        .I4(\indvar_flatten13_fu_184[4]_i_2_n_0 ),
        .I5(\add_ln45_reg_2462_pp0_iter5_reg_reg[8]__0 ),
        .O(add_ln45_fu_1261_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h0BBB0444)) 
    \add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5_i_1 
       (.I0(\add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0 ),
        .I1(\add_ln45_reg_2462_pp0_iter5_reg_reg[8]__0 ),
        .I2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0_0 ),
        .O(add_ln45_fu_1261_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_exit_ready_pp0_iter5_reg),
        .I2(ap_done_cache),
        .I3(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hAA20)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[1]),
        .I1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter5_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter5_reg),
        .I1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter5_reg),
        .I2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .O(ap_loop_init_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_0),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_176[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\col_fu_176_reg[4] ),
        .O(add_ln39_fu_1267_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \col_fu_176[1]_i_1 
       (.I0(\col_fu_176_reg[4]_0 ),
        .I1(\col_fu_176_reg[4] ),
        .I2(ap_loop_init_int_reg_0),
        .O(add_ln39_fu_1267_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h060C)) 
    \col_fu_176[2]_i_1 
       (.I0(\col_fu_176_reg[4]_0 ),
        .I1(\col_fu_176_reg[4]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\col_fu_176_reg[4] ),
        .O(add_ln39_fu_1267_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h007800F0)) 
    \col_fu_176[3]_i_1 
       (.I0(\col_fu_176_reg[4]_0 ),
        .I1(\col_fu_176_reg[4]_1 ),
        .I2(\col_fu_176_reg[4]_2 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\col_fu_176_reg[4] ),
        .O(add_ln39_fu_1267_p2[3]));
  LUT6 #(
    .INIT(64'h7F800000FF000000)) 
    \col_fu_176[4]_i_1 
       (.I0(\col_fu_176_reg[4]_2 ),
        .I1(\col_fu_176_reg[4]_0 ),
        .I2(\col_fu_176_reg[4]_1 ),
        .I3(\col_fu_176_reg[4]_3 ),
        .I4(\indvar_flatten13_fu_184[4]_i_2_n_0 ),
        .I5(\col_fu_176_reg[4] ),
        .O(add_ln39_fu_1267_p2[4]));
  LUT6 #(
    .INIT(64'hDD002200F0000000)) 
    \col_fu_176[5]_i_1 
       (.I0(\col_fu_176_reg[4]_3 ),
        .I1(\col_fu_176_reg[5]_0 ),
        .I2(\col_fu_176_reg[5]_1 ),
        .I3(\indvar_flatten13_fu_184[4]_i_2_n_0 ),
        .I4(\col_fu_176_reg[5] ),
        .I5(\col_fu_176_reg[4] ),
        .O(add_ln39_fu_1267_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten13_fu_184[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(indvar_flatten13_fu_184[0]),
        .O(add_ln38_1_fu_1185_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \indvar_flatten13_fu_184[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .O(col_fu_1760));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \indvar_flatten13_fu_184[10]_i_2 
       (.I0(indvar_flatten13_fu_184[9]),
        .I1(\indvar_flatten13_fu_184_reg[10] ),
        .I2(ap_loop_init_int_reg_0),
        .I3(indvar_flatten13_fu_184[10]),
        .O(add_ln38_1_fu_1185_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten13_fu_184[1]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(indvar_flatten13_fu_184[0]),
        .I2(indvar_flatten13_fu_184[1]),
        .O(add_ln38_1_fu_1185_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \indvar_flatten13_fu_184[2]_i_1 
       (.I0(indvar_flatten13_fu_184[0]),
        .I1(indvar_flatten13_fu_184[1]),
        .I2(ap_loop_init_int_reg_0),
        .I3(indvar_flatten13_fu_184[2]),
        .O(add_ln38_1_fu_1185_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \indvar_flatten13_fu_184[3]_i_1 
       (.I0(indvar_flatten13_fu_184[1]),
        .I1(indvar_flatten13_fu_184[0]),
        .I2(indvar_flatten13_fu_184[2]),
        .I3(ap_loop_init_int_reg_0),
        .I4(indvar_flatten13_fu_184[3]),
        .O(add_ln38_1_fu_1185_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \indvar_flatten13_fu_184[4]_i_1 
       (.I0(indvar_flatten13_fu_184[2]),
        .I1(indvar_flatten13_fu_184[0]),
        .I2(indvar_flatten13_fu_184[1]),
        .I3(indvar_flatten13_fu_184[3]),
        .I4(\indvar_flatten13_fu_184[4]_i_2_n_0 ),
        .I5(indvar_flatten13_fu_184[4]),
        .O(add_ln38_1_fu_1185_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indvar_flatten13_fu_184[4]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .O(\indvar_flatten13_fu_184[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten13_fu_184[5]_i_1 
       (.I0(\indvar_flatten13_fu_184_reg[5] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(indvar_flatten13_fu_184[5]),
        .O(add_ln38_1_fu_1185_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten13_fu_184[6]_i_1 
       (.I0(\indvar_flatten13_fu_184_reg[8] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(indvar_flatten13_fu_184[6]),
        .O(add_ln38_1_fu_1185_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten13_fu_184[7]_i_1 
       (.I0(\indvar_flatten13_fu_184_reg[8] ),
        .I1(indvar_flatten13_fu_184[6]),
        .I2(ap_loop_init_int_reg_0),
        .I3(indvar_flatten13_fu_184[7]),
        .O(add_ln38_1_fu_1185_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00DF0020)) 
    \indvar_flatten13_fu_184[8]_i_1 
       (.I0(indvar_flatten13_fu_184[6]),
        .I1(\indvar_flatten13_fu_184_reg[8] ),
        .I2(indvar_flatten13_fu_184[7]),
        .I3(ap_loop_init_int_reg_0),
        .I4(indvar_flatten13_fu_184[8]),
        .O(add_ln38_1_fu_1185_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten13_fu_184[9]_i_1 
       (.I0(\indvar_flatten13_fu_184_reg[10] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(indvar_flatten13_fu_184[9]),
        .O(add_ln38_1_fu_1185_p2[9]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_31_0_0_i_2__19
       (.I0(\col_fu_176_reg[4] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I3(Q[1]),
        .I4(ram_reg_0_31_0_0_2[0]),
        .O(input_B_5_address0[0]));
  LUT6 #(
    .INIT(64'h0999FFFF09990000)) 
    ram_reg_0_31_0_0_i_2__26
       (.I0(ram_reg_0_31_0_0_3),
        .I1(\add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 ),
        .I2(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[1]),
        .I5(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[0]),
        .O(input_A_5_address0[0]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_0_31_0_0_i_3__1
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\col_fu_176_reg[4]_0 ),
        .I3(Q[1]),
        .I4(ram_reg_0_31_0_0_2[1]),
        .O(input_B_5_address0[1]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_31_0_0_i_4__2
       (.I0(ram_reg_0_31_0_0_1),
        .I1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[1]),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[1]),
        .O(input_A_5_address0[1]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_0_31_0_0_i_4__6
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\col_fu_176_reg[4]_1 ),
        .I3(Q[1]),
        .I4(ram_reg_0_31_0_0_2[2]),
        .O(input_B_5_address0[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_31_0_0_i_5__2
       (.I0(ram_reg_0_31_0_0_0),
        .I1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[1]),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[2]),
        .O(input_A_5_address0[2]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_0_31_0_0_i_5__6
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\col_fu_176_reg[4]_2 ),
        .I3(Q[1]),
        .I4(ram_reg_0_31_0_0_2[3]),
        .O(input_B_5_address0[3]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    ram_reg_0_31_0_0_i_6__2
       (.I0(ram_reg_0_31_0_0),
        .I1(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[1]),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[3]),
        .O(input_A_5_address0[3]));
  LUT5 #(
    .INIT(32'h70FF7000)) 
    ram_reg_0_31_0_0_i_6__6
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\col_fu_176_reg[4]_3 ),
        .I3(Q[1]),
        .I4(ram_reg_0_31_0_0_2[4]),
        .O(input_B_5_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \row_fu_180[4]_i_1 
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zext_ln38_reg_2372[4]_i_1 
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_fpext_32ns_64_2_no_dsp_1
   (D,
    \dout_r_reg[63]_0 ,
    E,
    ap_clk,
    Q);
  output [28:0]D;
  output [28:0]\dout_r_reg[63]_0 ;
  input [0:0]E;
  input ap_clk;
  input [31:0]Q;

  wire [28:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ce_r;
  wire [31:0]din0_buf1;
  wire [63:0]dout_r;
  wire [28:0]\dout_r_reg[63]_0 ;
  wire [63:0]grp_fu_486_p1;
  wire [63:0]r_tdata;

  FDRE ce_r_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(ce_r),
        .R(1'b0));
  FDRE \din0_buf1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(din0_buf1[0]),
        .R(1'b0));
  FDRE \din0_buf1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(din0_buf1[10]),
        .R(1'b0));
  FDRE \din0_buf1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(din0_buf1[11]),
        .R(1'b0));
  FDRE \din0_buf1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(din0_buf1[12]),
        .R(1'b0));
  FDRE \din0_buf1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(din0_buf1[13]),
        .R(1'b0));
  FDRE \din0_buf1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(din0_buf1[14]),
        .R(1'b0));
  FDRE \din0_buf1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(din0_buf1[15]),
        .R(1'b0));
  FDRE \din0_buf1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(din0_buf1[16]),
        .R(1'b0));
  FDRE \din0_buf1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(din0_buf1[17]),
        .R(1'b0));
  FDRE \din0_buf1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(din0_buf1[18]),
        .R(1'b0));
  FDRE \din0_buf1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(din0_buf1[19]),
        .R(1'b0));
  FDRE \din0_buf1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(din0_buf1[1]),
        .R(1'b0));
  FDRE \din0_buf1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(din0_buf1[20]),
        .R(1'b0));
  FDRE \din0_buf1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(din0_buf1[21]),
        .R(1'b0));
  FDRE \din0_buf1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(din0_buf1[22]),
        .R(1'b0));
  FDRE \din0_buf1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(din0_buf1[23]),
        .R(1'b0));
  FDRE \din0_buf1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(din0_buf1[24]),
        .R(1'b0));
  FDRE \din0_buf1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(din0_buf1[25]),
        .R(1'b0));
  FDRE \din0_buf1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(din0_buf1[26]),
        .R(1'b0));
  FDRE \din0_buf1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(din0_buf1[27]),
        .R(1'b0));
  FDRE \din0_buf1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(din0_buf1[28]),
        .R(1'b0));
  FDRE \din0_buf1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[29]),
        .Q(din0_buf1[29]),
        .R(1'b0));
  FDRE \din0_buf1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(din0_buf1[2]),
        .R(1'b0));
  FDRE \din0_buf1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[30]),
        .Q(din0_buf1[30]),
        .R(1'b0));
  FDRE \din0_buf1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[31]),
        .Q(din0_buf1[31]),
        .R(1'b0));
  FDRE \din0_buf1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(din0_buf1[3]),
        .R(1'b0));
  FDRE \din0_buf1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(din0_buf1[4]),
        .R(1'b0));
  FDRE \din0_buf1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(din0_buf1[5]),
        .R(1'b0));
  FDRE \din0_buf1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(din0_buf1[6]),
        .R(1'b0));
  FDRE \din0_buf1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(din0_buf1[7]),
        .R(1'b0));
  FDRE \din0_buf1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(din0_buf1[8]),
        .R(1'b0));
  FDRE \din0_buf1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(din0_buf1[9]),
        .R(1'b0));
  FDRE \dout_r_reg[0] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[0]),
        .Q(dout_r[0]),
        .R(1'b0));
  FDRE \dout_r_reg[10] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[10]),
        .Q(dout_r[10]),
        .R(1'b0));
  FDRE \dout_r_reg[11] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[11]),
        .Q(dout_r[11]),
        .R(1'b0));
  FDRE \dout_r_reg[12] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[12]),
        .Q(dout_r[12]),
        .R(1'b0));
  FDRE \dout_r_reg[13] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[13]),
        .Q(dout_r[13]),
        .R(1'b0));
  FDRE \dout_r_reg[14] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[14]),
        .Q(dout_r[14]),
        .R(1'b0));
  FDRE \dout_r_reg[15] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[15]),
        .Q(dout_r[15]),
        .R(1'b0));
  FDRE \dout_r_reg[16] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[16]),
        .Q(dout_r[16]),
        .R(1'b0));
  FDRE \dout_r_reg[17] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[17]),
        .Q(dout_r[17]),
        .R(1'b0));
  FDRE \dout_r_reg[18] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[18]),
        .Q(dout_r[18]),
        .R(1'b0));
  FDRE \dout_r_reg[19] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[19]),
        .Q(dout_r[19]),
        .R(1'b0));
  FDRE \dout_r_reg[1] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[1]),
        .Q(dout_r[1]),
        .R(1'b0));
  FDRE \dout_r_reg[20] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[20]),
        .Q(dout_r[20]),
        .R(1'b0));
  FDRE \dout_r_reg[21] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[21]),
        .Q(dout_r[21]),
        .R(1'b0));
  FDRE \dout_r_reg[22] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[22]),
        .Q(dout_r[22]),
        .R(1'b0));
  FDRE \dout_r_reg[23] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[23]),
        .Q(dout_r[23]),
        .R(1'b0));
  FDRE \dout_r_reg[24] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[24]),
        .Q(dout_r[24]),
        .R(1'b0));
  FDRE \dout_r_reg[25] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[25]),
        .Q(dout_r[25]),
        .R(1'b0));
  FDRE \dout_r_reg[26] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[26]),
        .Q(dout_r[26]),
        .R(1'b0));
  FDRE \dout_r_reg[27] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[27]),
        .Q(dout_r[27]),
        .R(1'b0));
  FDRE \dout_r_reg[28] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[28]),
        .Q(dout_r[28]),
        .R(1'b0));
  FDRE \dout_r_reg[29] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[29]),
        .Q(dout_r[29]),
        .R(1'b0));
  FDRE \dout_r_reg[2] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[2]),
        .Q(dout_r[2]),
        .R(1'b0));
  FDRE \dout_r_reg[30] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[30]),
        .Q(dout_r[30]),
        .R(1'b0));
  FDRE \dout_r_reg[31] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[31]),
        .Q(dout_r[31]),
        .R(1'b0));
  FDRE \dout_r_reg[32] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[32]),
        .Q(dout_r[32]),
        .R(1'b0));
  FDRE \dout_r_reg[33] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[33]),
        .Q(dout_r[33]),
        .R(1'b0));
  FDRE \dout_r_reg[34] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[34]),
        .Q(dout_r[34]),
        .R(1'b0));
  FDRE \dout_r_reg[35] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[35]),
        .Q(dout_r[35]),
        .R(1'b0));
  FDRE \dout_r_reg[36] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[36]),
        .Q(dout_r[36]),
        .R(1'b0));
  FDRE \dout_r_reg[37] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[37]),
        .Q(dout_r[37]),
        .R(1'b0));
  FDRE \dout_r_reg[38] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[38]),
        .Q(dout_r[38]),
        .R(1'b0));
  FDRE \dout_r_reg[39] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[39]),
        .Q(dout_r[39]),
        .R(1'b0));
  FDRE \dout_r_reg[3] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[3]),
        .Q(dout_r[3]),
        .R(1'b0));
  FDRE \dout_r_reg[40] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[40]),
        .Q(dout_r[40]),
        .R(1'b0));
  FDRE \dout_r_reg[41] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[41]),
        .Q(dout_r[41]),
        .R(1'b0));
  FDRE \dout_r_reg[42] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[42]),
        .Q(dout_r[42]),
        .R(1'b0));
  FDRE \dout_r_reg[43] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[43]),
        .Q(dout_r[43]),
        .R(1'b0));
  FDRE \dout_r_reg[44] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[44]),
        .Q(dout_r[44]),
        .R(1'b0));
  FDRE \dout_r_reg[45] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[45]),
        .Q(dout_r[45]),
        .R(1'b0));
  FDRE \dout_r_reg[46] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[46]),
        .Q(dout_r[46]),
        .R(1'b0));
  FDRE \dout_r_reg[47] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[47]),
        .Q(dout_r[47]),
        .R(1'b0));
  FDRE \dout_r_reg[48] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[48]),
        .Q(dout_r[48]),
        .R(1'b0));
  FDRE \dout_r_reg[49] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[49]),
        .Q(dout_r[49]),
        .R(1'b0));
  FDRE \dout_r_reg[4] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[4]),
        .Q(dout_r[4]),
        .R(1'b0));
  FDRE \dout_r_reg[50] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[50]),
        .Q(dout_r[50]),
        .R(1'b0));
  FDRE \dout_r_reg[51] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[51]),
        .Q(dout_r[51]),
        .R(1'b0));
  FDRE \dout_r_reg[52] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[52]),
        .Q(dout_r[52]),
        .R(1'b0));
  FDRE \dout_r_reg[53] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[53]),
        .Q(dout_r[53]),
        .R(1'b0));
  FDRE \dout_r_reg[54] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[54]),
        .Q(dout_r[54]),
        .R(1'b0));
  FDRE \dout_r_reg[55] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[55]),
        .Q(dout_r[55]),
        .R(1'b0));
  FDRE \dout_r_reg[56] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[56]),
        .Q(dout_r[56]),
        .R(1'b0));
  FDRE \dout_r_reg[57] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[57]),
        .Q(dout_r[57]),
        .R(1'b0));
  FDRE \dout_r_reg[58] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[58]),
        .Q(dout_r[58]),
        .R(1'b0));
  FDRE \dout_r_reg[59] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[59]),
        .Q(dout_r[59]),
        .R(1'b0));
  FDRE \dout_r_reg[5] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[5]),
        .Q(dout_r[5]),
        .R(1'b0));
  FDRE \dout_r_reg[60] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[60]),
        .Q(dout_r[60]),
        .R(1'b0));
  FDRE \dout_r_reg[61] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[61]),
        .Q(dout_r[61]),
        .R(1'b0));
  FDRE \dout_r_reg[62] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[62]),
        .Q(dout_r[62]),
        .R(1'b0));
  FDRE \dout_r_reg[63] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[63]),
        .Q(dout_r[63]),
        .R(1'b0));
  FDRE \dout_r_reg[6] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[6]),
        .Q(dout_r[6]),
        .R(1'b0));
  FDRE \dout_r_reg[7] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[7]),
        .Q(dout_r[7]),
        .R(1'b0));
  FDRE \dout_r_reg[8] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[8]),
        .Q(dout_r[8]),
        .R(1'b0));
  FDRE \dout_r_reg[9] 
       (.C(ap_clk),
        .CE(ce_r),
        .D(r_tdata[9]),
        .Q(dout_r[9]),
        .R(1'b0));
  (* X_CORE_INFO = "floating_point_v7_1_19,Vivado 2024.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_fpext_32ns_64_2_no_dsp_1_ip matrixmul_32_opt_fpext_32ns_64_2_no_dsp_1_ip_u
       (.D(D),
        .Q(din0_buf1),
        .ce_r(ce_r),
        .dout_r({dout_r[62:53],dout_r[51:0]}),
        .\dout_r_reg[63] (\dout_r_reg[63]_0 ),
        .grp_fu_486_p1({grp_fu_486_p1[63:60],grp_fu_486_p1[56],grp_fu_486_p1[54:47],grp_fu_486_p1[45:25],grp_fu_486_p1[23:0]}),
        .m_axis_result_tdata(r_tdata));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[17]_i_11 
       (.I0(r_tdata[14]),
        .I1(dout_r[14]),
        .I2(ce_r),
        .O(grp_fu_486_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[21]_i_10 
       (.I0(r_tdata[37]),
        .I1(dout_r[37]),
        .I2(ce_r),
        .O(grp_fu_486_p1[37]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[22]_i_10 
       (.I0(r_tdata[38]),
        .I1(dout_r[38]),
        .I2(ce_r),
        .O(grp_fu_486_p1[38]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[23]_i_10 
       (.I0(r_tdata[39]),
        .I1(dout_r[39]),
        .I2(ce_r),
        .O(grp_fu_486_p1[39]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[23]_i_11 
       (.I0(r_tdata[31]),
        .I1(dout_r[31]),
        .I2(ce_r),
        .O(grp_fu_486_p1[31]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[27]_i_17 
       (.I0(r_tdata[60]),
        .I1(dout_r[60]),
        .I2(ce_r),
        .O(grp_fu_486_p1[60]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_100 
       (.I0(r_tdata[36]),
        .I1(dout_r[36]),
        .I2(ce_r),
        .O(grp_fu_486_p1[36]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_102 
       (.I0(r_tdata[32]),
        .I1(dout_r[32]),
        .I2(ce_r),
        .O(grp_fu_486_p1[32]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_104 
       (.I0(r_tdata[40]),
        .I1(dout_r[40]),
        .I2(ce_r),
        .O(grp_fu_486_p1[40]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_106 
       (.I0(r_tdata[34]),
        .I1(dout_r[34]),
        .I2(ce_r),
        .O(grp_fu_486_p1[34]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_109 
       (.I0(r_tdata[33]),
        .I1(dout_r[33]),
        .I2(ce_r),
        .O(grp_fu_486_p1[33]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_111 
       (.I0(r_tdata[41]),
        .I1(dout_r[41]),
        .I2(ce_r),
        .O(grp_fu_486_p1[41]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_113 
       (.I0(r_tdata[35]),
        .I1(dout_r[35]),
        .I2(ce_r),
        .O(grp_fu_486_p1[35]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_115 
       (.I0(r_tdata[43]),
        .I1(dout_r[43]),
        .I2(ce_r),
        .O(grp_fu_486_p1[43]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_124 
       (.I0(r_tdata[47]),
        .I1(dout_r[47]),
        .I2(ce_r),
        .O(grp_fu_486_p1[47]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_125 
       (.I0(r_tdata[19]),
        .I1(dout_r[19]),
        .I2(ce_r),
        .O(grp_fu_486_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_126 
       (.I0(r_tdata[26]),
        .I1(dout_r[26]),
        .I2(ce_r),
        .O(grp_fu_486_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_127 
       (.I0(r_tdata[23]),
        .I1(dout_r[23]),
        .I2(ce_r),
        .O(grp_fu_486_p1[23]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_128 
       (.I0(r_tdata[27]),
        .I1(dout_r[27]),
        .I2(ce_r),
        .O(grp_fu_486_p1[27]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_129 
       (.I0(r_tdata[1]),
        .I1(dout_r[1]),
        .I2(ce_r),
        .O(grp_fu_486_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_130 
       (.I0(r_tdata[15]),
        .I1(dout_r[15]),
        .I2(ce_r),
        .O(grp_fu_486_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_131 
       (.I0(r_tdata[7]),
        .I1(dout_r[7]),
        .I2(ce_r),
        .O(grp_fu_486_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_132 
       (.I0(r_tdata[22]),
        .I1(dout_r[22]),
        .I2(ce_r),
        .O(grp_fu_486_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_134 
       (.I0(r_tdata[11]),
        .I1(dout_r[11]),
        .I2(ce_r),
        .O(grp_fu_486_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_135 
       (.I0(r_tdata[21]),
        .I1(dout_r[21]),
        .I2(ce_r),
        .O(grp_fu_486_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_136 
       (.I0(r_tdata[4]),
        .I1(dout_r[4]),
        .I2(ce_r),
        .O(grp_fu_486_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_137 
       (.I0(r_tdata[49]),
        .I1(dout_r[49]),
        .I2(ce_r),
        .O(grp_fu_486_p1[49]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_139 
       (.I0(r_tdata[2]),
        .I1(dout_r[2]),
        .I2(ce_r),
        .O(grp_fu_486_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_140 
       (.I0(r_tdata[5]),
        .I1(dout_r[5]),
        .I2(ce_r),
        .O(grp_fu_486_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_141 
       (.I0(r_tdata[20]),
        .I1(dout_r[20]),
        .I2(ce_r),
        .O(grp_fu_486_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_142 
       (.I0(r_tdata[48]),
        .I1(dout_r[48]),
        .I2(ce_r),
        .O(grp_fu_486_p1[48]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_143 
       (.I0(r_tdata[25]),
        .I1(dout_r[25]),
        .I2(ce_r),
        .O(grp_fu_486_p1[25]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_144 
       (.I0(r_tdata[13]),
        .I1(dout_r[13]),
        .I2(ce_r),
        .O(grp_fu_486_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_16 
       (.I0(r_tdata[52]),
        .I1(dout_r[52]),
        .I2(ce_r),
        .O(grp_fu_486_p1[52]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_164 
       (.I0(r_tdata[8]),
        .I1(dout_r[8]),
        .I2(ce_r),
        .O(grp_fu_486_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_165 
       (.I0(r_tdata[12]),
        .I1(dout_r[12]),
        .I2(ce_r),
        .O(grp_fu_486_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_166 
       (.I0(r_tdata[6]),
        .I1(dout_r[6]),
        .I2(ce_r),
        .O(grp_fu_486_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_3 
       (.I0(r_tdata[63]),
        .I1(dout_r[63]),
        .I2(ce_r),
        .O(grp_fu_486_p1[63]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_41 
       (.I0(r_tdata[54]),
        .I1(dout_r[54]),
        .I2(ce_r),
        .O(grp_fu_486_p1[54]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_70 
       (.I0(r_tdata[56]),
        .I1(dout_r[56]),
        .I2(ce_r),
        .O(grp_fu_486_p1[56]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_71 
       (.I0(r_tdata[61]),
        .I1(dout_r[61]),
        .I2(ce_r),
        .O(grp_fu_486_p1[61]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_75 
       (.I0(r_tdata[51]),
        .I1(dout_r[51]),
        .I2(ce_r),
        .O(grp_fu_486_p1[51]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_76 
       (.I0(r_tdata[62]),
        .I1(dout_r[62]),
        .I2(ce_r),
        .O(grp_fu_486_p1[62]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_77 
       (.I0(r_tdata[50]),
        .I1(dout_r[50]),
        .I2(ce_r),
        .O(grp_fu_486_p1[50]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_78 
       (.I0(r_tdata[45]),
        .I1(dout_r[45]),
        .I2(ce_r),
        .O(grp_fu_486_p1[45]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_81 
       (.I0(r_tdata[53]),
        .I1(dout_r[53]),
        .I2(ce_r),
        .O(grp_fu_486_p1[53]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_82 
       (.I0(r_tdata[29]),
        .I1(dout_r[29]),
        .I2(ce_r),
        .O(grp_fu_486_p1[29]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_83 
       (.I0(r_tdata[16]),
        .I1(dout_r[16]),
        .I2(ce_r),
        .O(grp_fu_486_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_86 
       (.I0(r_tdata[3]),
        .I1(dout_r[3]),
        .I2(ce_r),
        .O(grp_fu_486_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_87 
       (.I0(r_tdata[10]),
        .I1(dout_r[10]),
        .I2(ce_r),
        .O(grp_fu_486_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_88 
       (.I0(r_tdata[9]),
        .I1(dout_r[9]),
        .I2(ce_r),
        .O(grp_fu_486_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_89 
       (.I0(r_tdata[28]),
        .I1(dout_r[28]),
        .I2(ce_r),
        .O(grp_fu_486_p1[28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_93 
       (.I0(r_tdata[18]),
        .I1(dout_r[18]),
        .I2(ce_r),
        .O(grp_fu_486_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_94 
       (.I0(r_tdata[17]),
        .I1(dout_r[17]),
        .I2(ce_r),
        .O(grp_fu_486_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_95 
       (.I0(r_tdata[42]),
        .I1(dout_r[42]),
        .I2(ce_r),
        .O(grp_fu_486_p1[42]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_96 
       (.I0(r_tdata[30]),
        .I1(dout_r[30]),
        .I2(ce_r),
        .O(grp_fu_486_p1[30]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[28]_i_98 
       (.I0(r_tdata[44]),
        .I1(dout_r[44]),
        .I2(ce_r),
        .O(grp_fu_486_p1[44]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \storemerge4_i_reg_1067[3]_i_8 
       (.I0(r_tdata[0]),
        .I1(dout_r[0]),
        .I2(ce_r),
        .O(grp_fu_486_p1[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_fpext_32ns_64_2_no_dsp_1_ip
   (m_axis_result_tdata,
    D,
    \dout_r_reg[63] ,
    Q,
    ce_r,
    dout_r,
    grp_fu_486_p1);
  output [63:0]m_axis_result_tdata;
  output [28:0]D;
  output [28:0]\dout_r_reg[63] ;
  input [31:0]Q;
  input ce_r;
  input [61:0]dout_r;
  input [57:0]grp_fu_486_p1;

  wire [28:0]D;
  wire [31:0]Q;
  wire ce_r;
  wire [61:0]dout_r;
  wire [28:0]\dout_r_reg[63] ;
  wire [57:0]grp_fu_486_p1;
  wire [52:1]\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 ;
  wire [52:1]\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 ;
  wire [63:0]m_axis_result_tdata;
  wire \storemerge4_i1_reg_1067[0]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[0]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[0]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[0]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[0]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[0]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[10]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[10]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[10]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[10]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[10]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[10]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[10]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[10]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[11]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[11]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[11]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[11]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[11]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[11]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[11]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[11]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[12]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[12]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[12]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[12]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[12]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[12]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[12]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[12]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[13]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[13]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[13]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[13]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[13]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[13]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[13]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[13]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[14]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[14]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[14]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[14]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[14]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[14]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[14]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[14]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[15]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[15]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[15]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[15]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[15]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[15]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[15]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[15]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[15]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_11_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_12_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_13_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_14_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_15_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_16_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_17_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_18_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_19_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[16]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[17]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[17]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[17]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[17]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[17]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[17]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[17]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[17]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[17]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[18]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[18]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[18]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[18]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[18]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[18]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[18]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[18]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[18]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[19]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[19]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[19]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[19]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[19]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[19]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[19]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[19]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[1]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[1]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[1]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[1]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[1]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[1]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[1]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[1]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[20]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[20]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[20]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[20]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[20]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[20]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[20]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[20]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[21]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[21]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[21]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[21]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[21]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[21]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[21]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[21]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[21]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[22]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[22]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[22]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[22]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[22]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[22]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[22]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[22]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[22]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[23]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[23]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[23]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[23]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[23]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[23]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[23]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[23]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[23]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_11_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_12_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_13_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_14_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_15_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_16_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_17_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[24]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[25]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[25]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[25]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[25]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[25]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[25]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[25]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[26]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[26]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[26]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[26]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[26]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[26]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[26]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_11_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_12_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_13_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[27]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_11_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_12_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_13_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_14_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_15_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_16_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_17_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_18_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_19_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_20_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_21_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_22_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_23_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_24_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_25_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_26_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_27_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_28_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_29_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_30_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_31_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_32_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_33_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_34_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_35_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_36_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_37_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_38_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_39_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_40_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_41_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_42_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_43_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_44_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_45_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_46_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_47_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_48_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_49_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_50_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_55_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_56_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_57_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_58_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_59_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_60_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_61_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_62_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_63_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_64_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_65_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_66_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_67_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_68_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_69_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_70_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_71_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_72_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_73_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_74_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_75_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_76_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_77_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_78_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_79_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_80_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_81_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_82_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_83_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_84_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_85_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_86_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_87_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_88_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[28]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[2]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[2]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[2]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[2]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[2]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[2]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[2]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[3]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[3]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[3]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[3]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[3]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[3]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[3]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[4]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[4]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[4]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[4]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[4]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[4]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[4]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[4]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[4]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[5]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[5]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[5]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[5]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[5]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[5]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[5]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[6]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[6]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[6]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[6]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[6]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[6]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[6]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[7]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[7]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[7]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[7]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[7]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[7]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[7]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[7]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_10_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_11_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_12_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_13_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_14_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_15_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_16_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_17_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_18_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[8]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067[9]_i_2_n_0 ;
  wire \storemerge4_i1_reg_1067[9]_i_3_n_0 ;
  wire \storemerge4_i1_reg_1067[9]_i_4_n_0 ;
  wire \storemerge4_i1_reg_1067[9]_i_5_n_0 ;
  wire \storemerge4_i1_reg_1067[9]_i_6_n_0 ;
  wire \storemerge4_i1_reg_1067[9]_i_7_n_0 ;
  wire \storemerge4_i1_reg_1067[9]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067[9]_i_9_n_0 ;
  wire \storemerge4_i1_reg_1067_reg[16]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067_reg[16]_i_8_n_1 ;
  wire \storemerge4_i1_reg_1067_reg[16]_i_8_n_2 ;
  wire \storemerge4_i1_reg_1067_reg[16]_i_8_n_3 ;
  wire \storemerge4_i1_reg_1067_reg[16]_i_8_n_4 ;
  wire \storemerge4_i1_reg_1067_reg[16]_i_8_n_5 ;
  wire \storemerge4_i1_reg_1067_reg[16]_i_8_n_6 ;
  wire \storemerge4_i1_reg_1067_reg[16]_i_8_n_7 ;
  wire \storemerge4_i1_reg_1067_reg[24]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067_reg[24]_i_8_n_1 ;
  wire \storemerge4_i1_reg_1067_reg[24]_i_8_n_2 ;
  wire \storemerge4_i1_reg_1067_reg[24]_i_8_n_3 ;
  wire \storemerge4_i1_reg_1067_reg[24]_i_8_n_4 ;
  wire \storemerge4_i1_reg_1067_reg[24]_i_8_n_5 ;
  wire \storemerge4_i1_reg_1067_reg[24]_i_8_n_6 ;
  wire \storemerge4_i1_reg_1067_reg[24]_i_8_n_7 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_51_n_0 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_51_n_1 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_51_n_2 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_51_n_3 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_51_n_4 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_51_n_5 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_51_n_6 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_51_n_7 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_52_n_0 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_52_n_1 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_52_n_2 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_52_n_3 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_52_n_4 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_52_n_5 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_52_n_6 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_52_n_7 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_53_n_0 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_53_n_1 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_53_n_2 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_53_n_3 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_53_n_4 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_53_n_5 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_53_n_6 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_53_n_7 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_54_n_6 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_54_n_7 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_6_n_3 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_6_n_4 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_6_n_5 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_6_n_6 ;
  wire \storemerge4_i1_reg_1067_reg[28]_i_6_n_7 ;
  wire \storemerge4_i1_reg_1067_reg[8]_i_8_n_0 ;
  wire \storemerge4_i1_reg_1067_reg[8]_i_8_n_1 ;
  wire \storemerge4_i1_reg_1067_reg[8]_i_8_n_2 ;
  wire \storemerge4_i1_reg_1067_reg[8]_i_8_n_3 ;
  wire \storemerge4_i1_reg_1067_reg[8]_i_8_n_4 ;
  wire \storemerge4_i1_reg_1067_reg[8]_i_8_n_5 ;
  wire \storemerge4_i1_reg_1067_reg[8]_i_8_n_6 ;
  wire \storemerge4_i1_reg_1067_reg[8]_i_8_n_7 ;
  wire \storemerge4_i_reg_1067[0]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[0]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[0]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[0]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[0]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[0]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[0]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[0]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[10]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[10]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[10]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[10]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[10]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[10]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[10]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[10]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[11]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[11]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[11]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[11]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[11]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[11]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[11]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[11]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[12]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[12]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[12]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[12]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[12]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[12]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[12]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[12]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[13]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[13]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[13]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[13]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[13]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[13]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[13]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[13]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[14]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[14]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[14]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[14]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[14]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[14]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[14]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[14]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[15]_i_10_n_0 ;
  wire \storemerge4_i_reg_1067[15]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[15]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[15]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[15]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[15]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[15]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[15]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[15]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_10_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_11_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_12_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_13_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_14_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_15_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_16_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_17_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_18_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_19_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[16]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[17]_i_10_n_0 ;
  wire \storemerge4_i_reg_1067[17]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[17]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[17]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[17]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[17]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[17]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[17]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[17]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[18]_i_10_n_0 ;
  wire \storemerge4_i_reg_1067[18]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[18]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[18]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[18]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[18]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[18]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[18]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[18]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[19]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[19]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[19]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[19]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[19]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[19]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[19]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[19]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[1]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[1]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[1]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[1]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[1]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[1]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[1]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[1]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[20]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[20]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[20]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[20]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[20]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[20]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[20]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[20]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[21]_i_11_n_0 ;
  wire \storemerge4_i_reg_1067[21]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[21]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[21]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[21]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[21]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[21]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[21]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[21]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[22]_i_11_n_0 ;
  wire \storemerge4_i_reg_1067[22]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[22]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[22]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[22]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[22]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[22]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[22]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[22]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[23]_i_12_n_0 ;
  wire \storemerge4_i_reg_1067[23]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[23]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[23]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[23]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[23]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[23]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[23]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[23]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_10_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_11_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_12_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_13_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_14_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_15_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_16_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_17_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[24]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[25]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[25]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[25]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[25]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[25]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[25]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[25]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[26]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[26]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[26]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[26]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[26]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[26]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[26]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_10_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_11_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_12_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_13_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_14_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_15_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_16_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_18_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_19_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_20_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_21_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_22_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[27]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_103_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_105_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_107_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_108_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_10_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_110_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_112_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_114_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_116_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_117_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_118_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_119_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_11_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_120_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_121_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_122_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_123_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_12_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_133_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_138_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_13_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_145_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_146_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_147_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_148_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_149_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_14_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_150_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_151_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_152_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_153_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_154_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_155_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_156_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_157_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_158_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_159_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_15_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_160_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_161_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_162_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_163_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_17_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_18_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_19_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_20_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_21_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_22_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_23_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_24_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_25_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_26_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_27_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_28_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_29_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_30_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_31_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_32_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_33_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_34_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_35_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_36_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_37_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_38_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_39_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_40_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_42_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_43_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_44_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_45_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_46_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_47_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_48_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_49_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_50_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_51_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_52_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_53_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_54_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_55_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_56_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_57_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_58_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_59_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_60_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_61_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_62_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_63_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_64_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_65_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_66_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_67_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_68_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_69_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_73_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_74_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_79_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_80_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_84_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_85_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_90_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_91_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_92_n_0 ;
  wire \storemerge4_i_reg_1067[28]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[2]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[2]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[2]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[2]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[2]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[2]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[2]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[3]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[3]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[3]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[3]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[3]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[3]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[3]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[4]_i_10_n_0 ;
  wire \storemerge4_i_reg_1067[4]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[4]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[4]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[4]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[4]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[4]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[4]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[4]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[5]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[5]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[5]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[5]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[5]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[5]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[5]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[6]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[6]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[6]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[6]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[6]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[6]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[6]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[7]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[7]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[7]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[7]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[7]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[7]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[7]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[7]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_10_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_11_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_12_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_13_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_14_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_15_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_16_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_17_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_18_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_19_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[8]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067[9]_i_2_n_0 ;
  wire \storemerge4_i_reg_1067[9]_i_3_n_0 ;
  wire \storemerge4_i_reg_1067[9]_i_4_n_0 ;
  wire \storemerge4_i_reg_1067[9]_i_5_n_0 ;
  wire \storemerge4_i_reg_1067[9]_i_6_n_0 ;
  wire \storemerge4_i_reg_1067[9]_i_7_n_0 ;
  wire \storemerge4_i_reg_1067[9]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067[9]_i_9_n_0 ;
  wire \storemerge4_i_reg_1067_reg[16]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067_reg[16]_i_8_n_1 ;
  wire \storemerge4_i_reg_1067_reg[16]_i_8_n_2 ;
  wire \storemerge4_i_reg_1067_reg[16]_i_8_n_3 ;
  wire \storemerge4_i_reg_1067_reg[16]_i_8_n_4 ;
  wire \storemerge4_i_reg_1067_reg[16]_i_8_n_5 ;
  wire \storemerge4_i_reg_1067_reg[16]_i_8_n_6 ;
  wire \storemerge4_i_reg_1067_reg[16]_i_8_n_7 ;
  wire \storemerge4_i_reg_1067_reg[24]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067_reg[24]_i_8_n_1 ;
  wire \storemerge4_i_reg_1067_reg[24]_i_8_n_2 ;
  wire \storemerge4_i_reg_1067_reg[24]_i_8_n_3 ;
  wire \storemerge4_i_reg_1067_reg[24]_i_8_n_4 ;
  wire \storemerge4_i_reg_1067_reg[24]_i_8_n_5 ;
  wire \storemerge4_i_reg_1067_reg[24]_i_8_n_6 ;
  wire \storemerge4_i_reg_1067_reg[24]_i_8_n_7 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_101_n_6 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_101_n_7 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_72_n_0 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_72_n_1 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_72_n_2 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_72_n_3 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_72_n_4 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_72_n_5 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_72_n_6 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_72_n_7 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_7_n_2 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_7_n_3 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_7_n_4 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_7_n_5 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_7_n_6 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_7_n_7 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_97_n_0 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_97_n_1 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_97_n_2 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_97_n_3 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_97_n_4 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_97_n_5 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_97_n_6 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_97_n_7 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_99_n_0 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_99_n_1 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_99_n_2 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_99_n_3 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_99_n_4 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_99_n_5 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_99_n_6 ;
  wire \storemerge4_i_reg_1067_reg[28]_i_99_n_7 ;
  wire \storemerge4_i_reg_1067_reg[8]_i_8_n_0 ;
  wire \storemerge4_i_reg_1067_reg[8]_i_8_n_1 ;
  wire \storemerge4_i_reg_1067_reg[8]_i_8_n_2 ;
  wire \storemerge4_i_reg_1067_reg[8]_i_8_n_3 ;
  wire \storemerge4_i_reg_1067_reg[8]_i_8_n_4 ;
  wire \storemerge4_i_reg_1067_reg[8]_i_8_n_5 ;
  wire \storemerge4_i_reg_1067_reg[8]_i_8_n_6 ;
  wire \storemerge4_i_reg_1067_reg[8]_i_8_n_7 ;
  wire NLW_inst_m_axis_result_tlast_UNCONNECTED;
  wire NLW_inst_m_axis_result_tvalid_UNCONNECTED;
  wire NLW_inst_s_axis_a_tready_UNCONNECTED;
  wire NLW_inst_s_axis_b_tready_UNCONNECTED;
  wire NLW_inst_s_axis_c_tready_UNCONNECTED;
  wire NLW_inst_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_result_tuser_UNCONNECTED;
  wire [7:2]\NLW_storemerge4_i1_reg_1067_reg[28]_i_54_CO_UNCONNECTED ;
  wire [7:3]\NLW_storemerge4_i1_reg_1067_reg[28]_i_54_O_UNCONNECTED ;
  wire [7:6]\NLW_storemerge4_i1_reg_1067_reg[28]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_storemerge4_i1_reg_1067_reg[28]_i_6_O_UNCONNECTED ;
  wire [7:2]\NLW_storemerge4_i_reg_1067_reg[28]_i_101_CO_UNCONNECTED ;
  wire [7:3]\NLW_storemerge4_i_reg_1067_reg[28]_i_101_O_UNCONNECTED ;
  wire [7:6]\NLW_storemerge4_i_reg_1067_reg[28]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_storemerge4_i_reg_1067_reg[28]_i_7_O_UNCONNECTED ;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "0" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "0" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "1" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_PART = "xczu28dr-ffvg1517-2-e" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "53" *) 
  (* C_RESULT_TDATA_WIDTH = "64" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "64" *) 
  (* C_THROTTLE_SCHEME = "3" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynquplus" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_19 inst
       (.aclk(1'b0),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(m_axis_result_tdata),
        .m_axis_result_tlast(NLW_inst_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_inst_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(NLW_inst_m_axis_result_tvalid_UNCONNECTED),
        .s_axis_a_tdata(Q),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(NLW_inst_s_axis_a_tready_UNCONNECTED),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(1'b1),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_inst_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b0),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_inst_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_inst_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[0]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[28]_i_3_n_0 ),
        .I3(\storemerge4_i1_reg_1067[0]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[0]_i_3_n_0 ),
        .O(\dout_r_reg[63] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[0]_i_2 
       (.I0(\storemerge4_i1_reg_1067[0]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[2]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[1]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[3]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \storemerge4_i1_reg_1067[0]_i_3 
       (.I0(\storemerge4_i_reg_1067[0]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I2(\storemerge4_i1_reg_1067[0]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[1]_i_7_n_0 ),
        .I5(\storemerge4_i_reg_1067[0]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[0]_i_4 
       (.I0(\storemerge4_i1_reg_1067[0]_i_6_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[8]_i_7_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i1_reg_1067[4]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \storemerge4_i1_reg_1067[0]_i_5 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .O(\storemerge4_i1_reg_1067[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[0]_i_6 
       (.I0(\storemerge4_i1_reg_1067[0]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I2(grp_fu_486_p1[0]),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[16]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[0]_i_7 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [32]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[32]),
        .I3(dout_r[32]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[10]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[10]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[10]_i_3_n_0 ),
        .O(\dout_r_reg[63] [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[10]_i_2 
       (.I0(\storemerge4_i1_reg_1067[10]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[12]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[11]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[13]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[10]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[10]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[10]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[11]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[10]_i_4 
       (.I0(\storemerge4_i1_reg_1067[10]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[18]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[14]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[22]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[10]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [10]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[10]),
        .I3(dout_r[10]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[10]_i_6 
       (.I0(\storemerge4_i1_reg_1067[12]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[10]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[10]_i_7 
       (.I0(\storemerge4_i1_reg_1067[10]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[10]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[26]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \storemerge4_i1_reg_1067[10]_i_8 
       (.I0(\storemerge4_i1_reg_1067[7]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[3]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[10]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [42]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[42]),
        .I3(dout_r[42]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[11]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[28]_i_3_n_0 ),
        .I3(\storemerge4_i1_reg_1067[11]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[11]_i_3_n_0 ),
        .O(\dout_r_reg[63] [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[11]_i_2 
       (.I0(\storemerge4_i1_reg_1067[11]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[13]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[12]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[14]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i1_reg_1067[11]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[11]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[12]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[11]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[11]_i_4 
       (.I0(\storemerge4_i1_reg_1067[11]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[19]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[15]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[23]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[11]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [11]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[11]),
        .I3(dout_r[11]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[11]_i_6 
       (.I0(\storemerge4_i1_reg_1067[13]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[11]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[11]_i_7 
       (.I0(\storemerge4_i1_reg_1067[11]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[11]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[27]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \storemerge4_i1_reg_1067[11]_i_8 
       (.I0(\storemerge4_i1_reg_1067[8]_i_5_n_0 ),
        .I1(grp_fu_486_p1[0]),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[4]_i_5_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[11]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [43]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[43]),
        .I3(dout_r[43]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[12]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[28]_i_3_n_0 ),
        .I3(\storemerge4_i1_reg_1067[12]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[12]_i_3_n_0 ),
        .O(\dout_r_reg[63] [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[12]_i_2 
       (.I0(\storemerge4_i1_reg_1067[12]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[14]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[13]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[15]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[12]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[12]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[12]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[13]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \storemerge4_i1_reg_1067[12]_i_4 
       (.I0(\storemerge4_i1_reg_1067[12]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[20]_i_7_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i1_reg_1067[16]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[24]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[12]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [12]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[12]),
        .I3(dout_r[12]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[12]_i_6 
       (.I0(\storemerge4_i1_reg_1067[14]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[12]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[12]_i_7 
       (.I0(\storemerge4_i1_reg_1067[12]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[12]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_19_n_0 ),
        .O(\storemerge4_i1_reg_1067[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \storemerge4_i1_reg_1067[12]_i_8 
       (.I0(\storemerge4_i1_reg_1067[9]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[4]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[5]_i_5_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[12]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [44]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[44]),
        .I3(dout_r[44]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[13]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[28]_i_3_n_0 ),
        .I3(\storemerge4_i1_reg_1067[13]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[13]_i_3_n_0 ),
        .O(\dout_r_reg[63] [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[13]_i_2 
       (.I0(\storemerge4_i1_reg_1067[13]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[15]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[14]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[16]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i1_reg_1067[13]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[13]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[14]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[13]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[13]_i_4 
       (.I0(\storemerge4_i1_reg_1067[13]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[21]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[17]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[25]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[13]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [13]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[13]),
        .I3(dout_r[13]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[13]_i_6 
       (.I0(\storemerge4_i1_reg_1067[15]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[13]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[13]_i_7 
       (.I0(\storemerge4_i1_reg_1067[21]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i1_reg_1067[13]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[13]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \storemerge4_i1_reg_1067[13]_i_8 
       (.I0(\storemerge4_i1_reg_1067[10]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[2]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[6]_i_5_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i1_reg_1067[13]_i_9 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [29]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[29]),
        .I4(dout_r[29]),
        .I5(ce_r),
        .O(\storemerge4_i1_reg_1067[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[14]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[14]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[14]_i_3_n_0 ),
        .O(\dout_r_reg[63] [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[14]_i_2 
       (.I0(\storemerge4_i1_reg_1067[14]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[16]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[15]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[17]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[14]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[14]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[14]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[15]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[14]_i_4 
       (.I0(\storemerge4_i1_reg_1067[14]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[22]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[18]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[26]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[14]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [14]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[14]),
        .I3(dout_r[14]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[14]_i_6 
       (.I0(\storemerge4_i1_reg_1067[16]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[14]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[14]_i_7 
       (.I0(\storemerge4_i1_reg_1067[22]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i1_reg_1067[14]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[14]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \storemerge4_i1_reg_1067[14]_i_8 
       (.I0(\storemerge4_i1_reg_1067[11]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[3]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[7]_i_5_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i1_reg_1067[14]_i_9 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [30]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[30]),
        .I4(dout_r[30]),
        .I5(ce_r),
        .O(\storemerge4_i1_reg_1067[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[15]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[15]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[15]_i_3_n_0 ),
        .O(\dout_r_reg[63] [15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \storemerge4_i1_reg_1067[15]_i_10 
       (.I0(\storemerge4_i1_reg_1067[12]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(\storemerge4_i1_reg_1067[4]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[15]_i_2 
       (.I0(\storemerge4_i1_reg_1067[15]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[17]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[16]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[18]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i1_reg_1067[15]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[15]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[16]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[15]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[15]_i_4 
       (.I0(\storemerge4_i1_reg_1067[15]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[23]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[19]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[27]_i_12_n_0 ),
        .O(\storemerge4_i1_reg_1067[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[15]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [15]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[15]),
        .I3(dout_r[15]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[15]_i_6 
       (.I0(\storemerge4_i1_reg_1067[17]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[15]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[15]_i_7 
       (.I0(\storemerge4_i1_reg_1067[23]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i1_reg_1067[15]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[15]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i1_reg_1067[15]_i_8 
       (.I0(\storemerge4_i1_reg_1067[15]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[8]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(grp_fu_486_p1[0]),
        .O(\storemerge4_i1_reg_1067[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i1_reg_1067[15]_i_9 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [31]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[31]),
        .I4(dout_r[31]),
        .I5(ce_r),
        .O(\storemerge4_i1_reg_1067[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[16]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[16]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[16]_i_3_n_0 ),
        .O(\dout_r_reg[63] [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[16]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [48]),
        .I1(grp_fu_486_p1[46]),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [16]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[16]),
        .O(\storemerge4_i1_reg_1067[16]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[16]_i_11 
       (.I0(ce_r),
        .I1(dout_r[16]),
        .I2(m_axis_result_tdata[16]),
        .O(\storemerge4_i1_reg_1067[16]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[16]_i_12 
       (.I0(ce_r),
        .I1(dout_r[15]),
        .I2(m_axis_result_tdata[15]),
        .O(\storemerge4_i1_reg_1067[16]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[16]_i_13 
       (.I0(ce_r),
        .I1(dout_r[14]),
        .I2(m_axis_result_tdata[14]),
        .O(\storemerge4_i1_reg_1067[16]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[16]_i_14 
       (.I0(ce_r),
        .I1(dout_r[13]),
        .I2(m_axis_result_tdata[13]),
        .O(\storemerge4_i1_reg_1067[16]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[16]_i_15 
       (.I0(ce_r),
        .I1(dout_r[12]),
        .I2(m_axis_result_tdata[12]),
        .O(\storemerge4_i1_reg_1067[16]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[16]_i_16 
       (.I0(ce_r),
        .I1(dout_r[11]),
        .I2(m_axis_result_tdata[11]),
        .O(\storemerge4_i1_reg_1067[16]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[16]_i_17 
       (.I0(ce_r),
        .I1(dout_r[10]),
        .I2(m_axis_result_tdata[10]),
        .O(\storemerge4_i1_reg_1067[16]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[16]_i_18 
       (.I0(ce_r),
        .I1(dout_r[9]),
        .I2(m_axis_result_tdata[9]),
        .O(\storemerge4_i1_reg_1067[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    \storemerge4_i1_reg_1067[16]_i_19 
       (.I0(grp_fu_486_p1[13]),
        .I1(grp_fu_486_p1[57]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [13]),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[5]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[16]_i_2 
       (.I0(\storemerge4_i1_reg_1067[16]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[18]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[17]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[19]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[16]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[16]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[16]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[17]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i1_reg_1067[16]_i_4 
       (.I0(\storemerge4_i1_reg_1067[20]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_29_n_0 ),
        .I3(\storemerge4_i1_reg_1067[16]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[24]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[16]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [16]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[16]),
        .I3(dout_r[16]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[16]_i_6 
       (.I0(\storemerge4_i1_reg_1067[18]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[16]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8BBBB88888)) 
    \storemerge4_i1_reg_1067[16]_i_7 
       (.I0(\storemerge4_i1_reg_1067[16]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [32]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[31]),
        .O(\storemerge4_i1_reg_1067[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i1_reg_1067[16]_i_9 
       (.I0(\storemerge4_i1_reg_1067[16]_i_19_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[9]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[4]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[17]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[17]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[17]_i_3_n_0 ),
        .O(\dout_r_reg[63] [17]));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    \storemerge4_i1_reg_1067[17]_i_10 
       (.I0(grp_fu_486_p1[14]),
        .I1(grp_fu_486_p1[57]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [14]),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[6]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[17]_i_2 
       (.I0(\storemerge4_i1_reg_1067[17]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[19]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[18]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[20]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i1_reg_1067[17]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[17]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[18]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[17]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i1_reg_1067[17]_i_4 
       (.I0(\storemerge4_i1_reg_1067[21]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[21]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[17]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[25]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[17]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [17]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[17]),
        .I3(dout_r[17]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[17]_i_6 
       (.I0(\storemerge4_i1_reg_1067[19]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[17]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8BBBB88888)) 
    \storemerge4_i1_reg_1067[17]_i_7 
       (.I0(\storemerge4_i1_reg_1067[17]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [33]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[32]),
        .O(\storemerge4_i1_reg_1067[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i1_reg_1067[17]_i_8 
       (.I0(\storemerge4_i1_reg_1067[17]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[10]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[2]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[17]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [49]),
        .I1(grp_fu_486_p1[47]),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [17]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[17]),
        .O(\storemerge4_i1_reg_1067[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[18]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[28]_i_3_n_0 ),
        .I3(\storemerge4_i1_reg_1067[18]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[18]_i_3_n_0 ),
        .O(\dout_r_reg[63] [18]));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    \storemerge4_i1_reg_1067[18]_i_10 
       (.I0(grp_fu_486_p1[15]),
        .I1(grp_fu_486_p1[57]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [15]),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[7]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[18]_i_2 
       (.I0(\storemerge4_i1_reg_1067[18]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[20]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[19]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[21]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[18]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[18]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[18]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[19]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i1_reg_1067[18]_i_4 
       (.I0(\storemerge4_i1_reg_1067[22]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[22]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[18]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[26]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[18]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [18]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[18]),
        .I3(dout_r[18]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[18]_i_6 
       (.I0(\storemerge4_i1_reg_1067[20]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[18]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8BBBB88888)) 
    \storemerge4_i1_reg_1067[18]_i_7 
       (.I0(\storemerge4_i1_reg_1067[18]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [34]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[33]),
        .O(\storemerge4_i1_reg_1067[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i1_reg_1067[18]_i_8 
       (.I0(\storemerge4_i1_reg_1067[18]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[11]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[3]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[18]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [50]),
        .I1(grp_fu_486_p1[48]),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [18]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[18]),
        .O(\storemerge4_i1_reg_1067[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[19]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[28]_i_3_n_0 ),
        .I3(\storemerge4_i1_reg_1067[19]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[19]_i_3_n_0 ),
        .O(\dout_r_reg[63] [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[19]_i_2 
       (.I0(\storemerge4_i1_reg_1067[19]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[21]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[20]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[22]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[19]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[19]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[19]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[20]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i1_reg_1067[19]_i_4 
       (.I0(\storemerge4_i1_reg_1067[23]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[23]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[19]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[27]_i_12_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[19]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [19]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[19]),
        .I3(dout_r[19]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[19]_i_6 
       (.I0(\storemerge4_i1_reg_1067[21]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[19]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8BBBB88888)) 
    \storemerge4_i1_reg_1067[19]_i_7 
       (.I0(\storemerge4_i1_reg_1067[19]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [35]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[34]),
        .O(\storemerge4_i1_reg_1067[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i1_reg_1067[19]_i_8 
       (.I0(\storemerge4_i1_reg_1067[23]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[12]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[4]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[19]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [51]),
        .I1(grp_fu_486_p1[49]),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [19]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[19]),
        .O(\storemerge4_i1_reg_1067[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[1]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[1]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[1]_i_3_n_0 ),
        .O(\dout_r_reg[63] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[1]_i_2 
       (.I0(\storemerge4_i1_reg_1067[1]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[3]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[2]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[4]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBAAAAAAAAAAA)) 
    \storemerge4_i1_reg_1067[1]_i_3 
       (.I0(\storemerge4_i1_reg_1067[1]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I2(\storemerge4_i1_reg_1067[1]_i_6_n_0 ),
        .I3(grp_fu_486_p1[50]),
        .I4(\storemerge4_i1_reg_1067[1]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[1]_i_4 
       (.I0(\storemerge4_i1_reg_1067[1]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[9]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[5]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[13]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE400E4)) 
    \storemerge4_i1_reg_1067[1]_i_5 
       (.I0(ce_r),
        .I1(dout_r[1]),
        .I2(m_axis_result_tdata[1]),
        .I3(grp_fu_486_p1[57]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [1]),
        .I5(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .O(\storemerge4_i1_reg_1067[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \storemerge4_i1_reg_1067[1]_i_6 
       (.I0(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[4]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8880080000000000)) 
    \storemerge4_i1_reg_1067[1]_i_7 
       (.I0(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(ce_r),
        .I3(dout_r[0]),
        .I4(m_axis_result_tdata[0]),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[1]_i_8 
       (.I0(\storemerge4_i1_reg_1067[1]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i1_reg_1067[4]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[17]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[1]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [33]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[33]),
        .I3(dout_r[33]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[20]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[20]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[20]_i_3_n_0 ),
        .O(\dout_r_reg[63] [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[20]_i_2 
       (.I0(\storemerge4_i1_reg_1067[20]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[22]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[21]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[23]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[20]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[20]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[20]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[21]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i1_reg_1067[20]_i_4 
       (.I0(\storemerge4_i1_reg_1067[24]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_31_n_0 ),
        .I3(\storemerge4_i1_reg_1067[20]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_29_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[20]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [20]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[20]),
        .I3(dout_r[20]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[20]_i_6 
       (.I0(\storemerge4_i1_reg_1067[22]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[20]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFF0CFCFAFF0C0C0)) 
    \storemerge4_i1_reg_1067[20]_i_7 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [52]),
        .I1(\storemerge4_i1_reg_1067[20]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[20]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i1_reg_1067[20]_i_8 
       (.I0(\storemerge4_i1_reg_1067[24]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[13]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[5]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[20]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [36]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[36]),
        .I3(dout_r[36]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[21]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[21]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[21]_i_3_n_0 ),
        .O(\dout_r_reg[63] [21]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[21]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [45]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[45]),
        .I3(dout_r[45]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[21]_i_2 
       (.I0(\storemerge4_i1_reg_1067[21]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[23]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[22]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[24]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \storemerge4_i1_reg_1067[21]_i_3 
       (.I0(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I1(\storemerge4_i1_reg_1067[22]_i_5_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[21]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I5(\storemerge4_i1_reg_1067[21]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i1_reg_1067[21]_i_4 
       (.I0(\storemerge4_i1_reg_1067[21]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[21]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[25]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_37_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[21]_i_5 
       (.I0(\storemerge4_i1_reg_1067[27]_i_13_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[23]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I4(\storemerge4_i1_reg_1067[21]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[21]_i_6 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [21]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[21]),
        .I3(dout_r[21]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i1_reg_1067[21]_i_7 
       (.I0(\storemerge4_i1_reg_1067[21]_i_6_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [37]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[36]),
        .O(\storemerge4_i1_reg_1067[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i1_reg_1067[21]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [29]),
        .I1(grp_fu_486_p1[28]),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[21]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i1_reg_1067[21]_i_9 
       (.I0(\storemerge4_i1_reg_1067[25]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[14]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[6]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[22]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[22]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[22]_i_3_n_0 ),
        .O(\dout_r_reg[63] [22]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[22]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [46]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[46]),
        .I3(dout_r[46]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[22]_i_2 
       (.I0(\storemerge4_i1_reg_1067[22]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[24]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[23]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[25]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF54045404)) 
    \storemerge4_i1_reg_1067[22]_i_3 
       (.I0(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I1(\storemerge4_i1_reg_1067[22]_i_5_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[23]_i_6_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I5(\storemerge4_i1_reg_1067[22]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i1_reg_1067[22]_i_4 
       (.I0(\storemerge4_i1_reg_1067[22]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[22]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[26]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_34_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[22]_i_5 
       (.I0(\storemerge4_i1_reg_1067[28]_i_43_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[24]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I4(\storemerge4_i1_reg_1067[22]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[22]_i_6 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [22]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[22]),
        .I3(dout_r[22]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i1_reg_1067[22]_i_7 
       (.I0(\storemerge4_i1_reg_1067[22]_i_6_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [38]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[37]),
        .O(\storemerge4_i1_reg_1067[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i1_reg_1067[22]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [30]),
        .I1(grp_fu_486_p1[29]),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[22]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i1_reg_1067[22]_i_9 
       (.I0(\storemerge4_i1_reg_1067[26]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[15]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[7]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[23]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[23]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[23]_i_3_n_0 ),
        .O(\dout_r_reg[63] [23]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[23]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [47]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[47]),
        .I3(dout_r[47]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[23]_i_2 
       (.I0(\storemerge4_i1_reg_1067[23]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[25]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[24]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[26]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[23]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[23]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[23]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[24]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i1_reg_1067[23]_i_4 
       (.I0(\storemerge4_i1_reg_1067[23]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[23]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[27]_i_12_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_40_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[23]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [23]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[23]),
        .I3(dout_r[23]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i1_reg_1067[23]_i_6 
       (.I0(\storemerge4_i1_reg_1067[28]_i_48_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[25]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[27]_i_13_n_0 ),
        .I4(\storemerge4_i1_reg_1067[23]_i_9_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i1_reg_1067[23]_i_7 
       (.I0(\storemerge4_i1_reg_1067[23]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [39]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[38]),
        .O(\storemerge4_i1_reg_1067[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i1_reg_1067[23]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [31]),
        .I1(grp_fu_486_p1[30]),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[23]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i1_reg_1067[23]_i_9 
       (.I0(\storemerge4_i1_reg_1067[16]_i_5_n_0 ),
        .I1(grp_fu_486_p1[0]),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[8]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[24]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[24]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[24]_i_3_n_0 ),
        .O(\dout_r_reg[63] [24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[24]_i_10 
       (.I0(ce_r),
        .I1(dout_r[24]),
        .I2(m_axis_result_tdata[24]),
        .O(\storemerge4_i1_reg_1067[24]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[24]_i_11 
       (.I0(ce_r),
        .I1(dout_r[23]),
        .I2(m_axis_result_tdata[23]),
        .O(\storemerge4_i1_reg_1067[24]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[24]_i_12 
       (.I0(ce_r),
        .I1(dout_r[22]),
        .I2(m_axis_result_tdata[22]),
        .O(\storemerge4_i1_reg_1067[24]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[24]_i_13 
       (.I0(ce_r),
        .I1(dout_r[21]),
        .I2(m_axis_result_tdata[21]),
        .O(\storemerge4_i1_reg_1067[24]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[24]_i_14 
       (.I0(ce_r),
        .I1(dout_r[20]),
        .I2(m_axis_result_tdata[20]),
        .O(\storemerge4_i1_reg_1067[24]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[24]_i_15 
       (.I0(ce_r),
        .I1(dout_r[19]),
        .I2(m_axis_result_tdata[19]),
        .O(\storemerge4_i1_reg_1067[24]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[24]_i_16 
       (.I0(ce_r),
        .I1(dout_r[18]),
        .I2(m_axis_result_tdata[18]),
        .O(\storemerge4_i1_reg_1067[24]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[24]_i_17 
       (.I0(ce_r),
        .I1(dout_r[17]),
        .I2(m_axis_result_tdata[17]),
        .O(\storemerge4_i1_reg_1067[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[24]_i_2 
       (.I0(\storemerge4_i1_reg_1067[24]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[26]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[25]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[27]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i1_reg_1067[24]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[24]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[25]_i_5_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[24]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i1_reg_1067[24]_i_4 
       (.I0(\storemerge4_i1_reg_1067[24]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_31_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_29_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_30_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[24]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [24]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[24]),
        .I3(dout_r[24]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i1_reg_1067[24]_i_6 
       (.I0(\storemerge4_i1_reg_1067[28]_i_45_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[26]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_43_n_0 ),
        .I4(\storemerge4_i1_reg_1067[24]_i_9_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i1_reg_1067[24]_i_7 
       (.I0(\storemerge4_i1_reg_1067[24]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [40]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[39]),
        .O(\storemerge4_i1_reg_1067[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i1_reg_1067[24]_i_9 
       (.I0(\storemerge4_i1_reg_1067[17]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[4]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[9]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[25]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[25]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[25]_i_3_n_0 ),
        .O(\dout_r_reg[63] [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[25]_i_2 
       (.I0(\storemerge4_i1_reg_1067[25]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[27]_i_8_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[26]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_12_n_0 ),
        .O(\storemerge4_i1_reg_1067[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \storemerge4_i1_reg_1067[25]_i_3 
       (.I0(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I1(\storemerge4_i1_reg_1067[26]_i_6_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[25]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I5(\storemerge4_i1_reg_1067[25]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[25]_i_4 
       (.I0(\storemerge4_i1_reg_1067[25]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_37_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_36_n_0 ),
        .O(\storemerge4_i1_reg_1067[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i1_reg_1067[25]_i_5 
       (.I0(\storemerge4_i1_reg_1067[28]_i_50_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[27]_i_13_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_48_n_0 ),
        .I4(\storemerge4_i1_reg_1067[25]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[25]_i_6 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [25]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[25]),
        .I3(dout_r[25]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i1_reg_1067[25]_i_7 
       (.I0(\storemerge4_i1_reg_1067[25]_i_6_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [41]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[40]),
        .O(\storemerge4_i1_reg_1067[25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i1_reg_1067[25]_i_8 
       (.I0(\storemerge4_i1_reg_1067[18]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[2]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[10]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[25]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[26]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[26]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[26]_i_3_n_0 ),
        .O(\dout_r_reg[63] [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[26]_i_2 
       (.I0(\storemerge4_i1_reg_1067[26]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_12_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[27]_i_8_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_14_n_0 ),
        .O(\storemerge4_i1_reg_1067[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i1_reg_1067[26]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[26]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[27]_i_10_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[26]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[26]_i_4 
       (.I0(\storemerge4_i1_reg_1067[26]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_34_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_33_n_0 ),
        .O(\storemerge4_i1_reg_1067[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[26]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [26]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[26]),
        .I3(dout_r[26]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i1_reg_1067[26]_i_6 
       (.I0(\storemerge4_i1_reg_1067[28]_i_42_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_43_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_45_n_0 ),
        .I4(\storemerge4_i1_reg_1067[26]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i1_reg_1067[26]_i_7 
       (.I0(\storemerge4_i1_reg_1067[26]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [42]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[41]),
        .O(\storemerge4_i1_reg_1067[26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i1_reg_1067[26]_i_8 
       (.I0(\storemerge4_i1_reg_1067[19]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[3]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[11]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[26]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[27]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[27]_i_3_n_0 ),
        .I4(\storemerge4_i1_reg_1067[27]_i_4_n_0 ),
        .O(\dout_r_reg[63] [27]));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i1_reg_1067[27]_i_10 
       (.I0(\storemerge4_i1_reg_1067[28]_i_47_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_48_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_50_n_0 ),
        .I4(\storemerge4_i1_reg_1067[27]_i_13_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00E4000000000000)) 
    \storemerge4_i1_reg_1067[27]_i_11 
       (.I0(ce_r),
        .I1(dout_r[58]),
        .I2(m_axis_result_tdata[59]),
        .I3(\storemerge4_i_reg_1067[27]_i_20_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .I5(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .O(\storemerge4_i1_reg_1067[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i1_reg_1067[27]_i_12 
       (.I0(\storemerge4_i1_reg_1067[27]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [43]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[42]),
        .O(\storemerge4_i1_reg_1067[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i1_reg_1067[27]_i_13 
       (.I0(\storemerge4_i1_reg_1067[20]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[4]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[12]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF55FC5FFF55FC)) 
    \storemerge4_i1_reg_1067[27]_i_2 
       (.I0(\storemerge4_i1_reg_1067[27]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[27]_i_6_n_0 ),
        .I2(\storemerge4_i_reg_1067[27]_i_7_n_0 ),
        .I3(\storemerge4_i_reg_1067[27]_i_8_n_0 ),
        .I4(\storemerge4_i_reg_1067[27]_i_9_n_0 ),
        .I5(\storemerge4_i1_reg_1067[27]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[27]_i_3 
       (.I0(\storemerge4_i1_reg_1067[27]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_14_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_13_n_0 ),
        .O(\storemerge4_i1_reg_1067[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[27]_i_4 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[27]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[27]_i_10_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[28]_i_16_n_0 ),
        .O(\storemerge4_i1_reg_1067[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEF0A0A0)) 
    \storemerge4_i1_reg_1067[27]_i_5 
       (.I0(\storemerge4_i1_reg_1067[27]_i_11_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .I2(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .I3(\storemerge4_i_reg_1067[27]_i_15_n_0 ),
        .I4(\storemerge4_i_reg_1067[27]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_25_n_0 ),
        .O(\storemerge4_i1_reg_1067[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \storemerge4_i1_reg_1067[27]_i_6 
       (.I0(\storemerge4_i_reg_1067[27]_i_16_n_0 ),
        .I1(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .I2(grp_fu_486_p1[54]),
        .I3(\storemerge4_i_reg_1067[27]_i_15_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .O(\storemerge4_i1_reg_1067[27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \storemerge4_i1_reg_1067[27]_i_7 
       (.I0(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .I1(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .I2(\storemerge4_i_reg_1067[27]_i_20_n_0 ),
        .O(\storemerge4_i1_reg_1067[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[27]_i_8 
       (.I0(\storemerge4_i1_reg_1067[27]_i_12_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_40_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_39_n_0 ),
        .O(\storemerge4_i1_reg_1067[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[27]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [27]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[27]),
        .I3(dout_r[27]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[28]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[28]_i_3_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_5_n_0 ),
        .O(\dout_r_reg[63] [28]));
  LUT6 #(
    .INIT(64'hACACACACAC535353)) 
    \storemerge4_i1_reg_1067[28]_i_10 
       (.I0(m_axis_result_tdata[55]),
        .I1(dout_r[54]),
        .I2(ce_r),
        .I3(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .I4(grp_fu_486_p1[52]),
        .I5(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .O(\storemerge4_i1_reg_1067[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA556655559A99)) 
    \storemerge4_i1_reg_1067[28]_i_11 
       (.I0(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_43_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .I3(grp_fu_486_p1[52]),
        .I4(\storemerge4_i_reg_1067[28]_i_40_n_0 ),
        .I5(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .O(\storemerge4_i1_reg_1067[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \storemerge4_i1_reg_1067[28]_i_12 
       (.I0(\storemerge4_i1_reg_1067[28]_i_29_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_30_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_31_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_32_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i1_reg_1067[28]_i_13 
       (.I0(\storemerge4_i1_reg_1067[28]_i_33_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_34_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_35_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i1_reg_1067[28]_i_14 
       (.I0(\storemerge4_i1_reg_1067[28]_i_36_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_37_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_38_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i1_reg_1067[28]_i_15 
       (.I0(\storemerge4_i1_reg_1067[28]_i_39_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_40_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_41_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i1_reg_1067[28]_i_16 
       (.I0(\storemerge4_i1_reg_1067[28]_i_42_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_43_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_44_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_45_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \storemerge4_i1_reg_1067[28]_i_17 
       (.I0(\storemerge4_i_reg_1067[28]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_46_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i1_reg_1067[28]_i_18 
       (.I0(\storemerge4_i1_reg_1067[28]_i_47_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_48_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_49_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_50_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[28]_i_19 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [28]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[28]),
        .I3(dout_r[28]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \storemerge4_i1_reg_1067[28]_i_2 
       (.I0(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .I1(\storemerge4_i_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \storemerge4_i1_reg_1067[28]_i_20 
       (.I0(\storemerge4_i_reg_1067[27]_i_19_n_0 ),
        .I1(ce_r),
        .I2(dout_r[61]),
        .I3(m_axis_result_tdata[62]),
        .O(\storemerge4_i1_reg_1067[28]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \storemerge4_i1_reg_1067[28]_i_21 
       (.I0(dout_r[53]),
        .I1(m_axis_result_tdata[54]),
        .I2(ce_r),
        .I3(dout_r[54]),
        .I4(m_axis_result_tdata[55]),
        .O(\storemerge4_i1_reg_1067[28]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h775F)) 
    \storemerge4_i1_reg_1067[28]_i_22 
       (.I0(grp_fu_486_p1[50]),
        .I1(m_axis_result_tdata[53]),
        .I2(dout_r[52]),
        .I3(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \storemerge4_i1_reg_1067[28]_i_23 
       (.I0(ce_r),
        .I1(dout_r[61]),
        .I2(m_axis_result_tdata[62]),
        .I3(\storemerge4_i_reg_1067[27]_i_19_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \storemerge4_i1_reg_1067[28]_i_24 
       (.I0(\storemerge4_i_reg_1067[28]_i_25_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hA005A005C0C00303)) 
    \storemerge4_i1_reg_1067[28]_i_25 
       (.I0(m_axis_result_tdata[59]),
        .I1(dout_r[58]),
        .I2(\storemerge4_i_reg_1067[27]_i_18_n_0 ),
        .I3(m_axis_result_tdata[58]),
        .I4(dout_r[57]),
        .I5(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h05A005A00303C0C0)) 
    \storemerge4_i1_reg_1067[28]_i_26 
       (.I0(m_axis_result_tdata[57]),
        .I1(dout_r[56]),
        .I2(\storemerge4_i_reg_1067[28]_i_73_n_0 ),
        .I3(m_axis_result_tdata[56]),
        .I4(dout_r[55]),
        .I5(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAC0CA000)) 
    \storemerge4_i1_reg_1067[28]_i_27 
       (.I0(m_axis_result_tdata[55]),
        .I1(dout_r[54]),
        .I2(ce_r),
        .I3(m_axis_result_tdata[54]),
        .I4(dout_r[53]),
        .O(\storemerge4_i1_reg_1067[28]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hE400)) 
    \storemerge4_i1_reg_1067[28]_i_28 
       (.I0(ce_r),
        .I1(dout_r[52]),
        .I2(m_axis_result_tdata[53]),
        .I3(grp_fu_486_p1[50]),
        .O(\storemerge4_i1_reg_1067[28]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4545EFEA4040)) 
    \storemerge4_i1_reg_1067[28]_i_29 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_19_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [44]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[43]),
        .O(\storemerge4_i1_reg_1067[28]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBBBBAAAAAAAA)) 
    \storemerge4_i1_reg_1067[28]_i_3 
       (.I0(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFFFA000CF00CF)) 
    \storemerge4_i1_reg_1067[28]_i_30 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [36]),
        .I1(grp_fu_486_p1[35]),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [52]),
        .I5(grp_fu_486_p1[57]),
        .O(\storemerge4_i1_reg_1067[28]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i1_reg_1067[28]_i_31 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [32]),
        .I1(grp_fu_486_p1[31]),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_55_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hEEFF5000)) 
    \storemerge4_i1_reg_1067[28]_i_32 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [40]),
        .I2(grp_fu_486_p1[39]),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i1_reg_1067[28]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i1_reg_1067[28]_i_33 
       (.I0(\storemerge4_i1_reg_1067[22]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_56_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i1_reg_1067[28]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i1_reg_1067[28]_i_34 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [34]),
        .I1(grp_fu_486_p1[33]),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_57_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hEEFF5000)) 
    \storemerge4_i1_reg_1067[28]_i_35 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [42]),
        .I2(grp_fu_486_p1[41]),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i1_reg_1067[28]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i1_reg_1067[28]_i_36 
       (.I0(\storemerge4_i1_reg_1067[21]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_58_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i1_reg_1067[28]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i1_reg_1067[28]_i_37 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [33]),
        .I1(grp_fu_486_p1[32]),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_59_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hEEFF5000)) 
    \storemerge4_i1_reg_1067[28]_i_38 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [41]),
        .I2(grp_fu_486_p1[40]),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i1_reg_1067[28]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i1_reg_1067[28]_i_39 
       (.I0(\storemerge4_i1_reg_1067[23]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_60_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i1_reg_1067[28]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[28]_i_4 
       (.I0(\storemerge4_i1_reg_1067[28]_i_12_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_13_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[28]_i_14_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_15_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i1_reg_1067[28]_i_40 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [35]),
        .I1(grp_fu_486_p1[34]),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_61_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hEEFF5000)) 
    \storemerge4_i1_reg_1067[28]_i_41 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [43]),
        .I2(grp_fu_486_p1[42]),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i1_reg_1067[28]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[28]_i_42 
       (.I0(\storemerge4_i1_reg_1067[25]_i_6_n_0 ),
        .I1(\storemerge4_i1_reg_1067[9]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[17]_i_5_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[4]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i1_reg_1067[28]_i_43 
       (.I0(\storemerge4_i1_reg_1067[21]_i_6_n_0 ),
        .I1(\storemerge4_i1_reg_1067[5]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[13]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[28]_i_44 
       (.I0(\storemerge4_i1_reg_1067[27]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[11]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[19]_i_5_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[3]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i1_reg_1067[28]_i_45 
       (.I0(\storemerge4_i1_reg_1067[23]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[7]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[15]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0001101111111111)) 
    \storemerge4_i1_reg_1067[28]_i_46 
       (.I0(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(ce_r),
        .I3(dout_r[52]),
        .I4(m_axis_result_tdata[53]),
        .I5(grp_fu_486_p1[50]),
        .O(\storemerge4_i1_reg_1067[28]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[28]_i_47 
       (.I0(\storemerge4_i1_reg_1067[26]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[10]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[18]_i_5_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[2]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i1_reg_1067[28]_i_48 
       (.I0(\storemerge4_i1_reg_1067[22]_i_6_n_0 ),
        .I1(\storemerge4_i1_reg_1067[6]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[14]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[28]_i_49 
       (.I0(\storemerge4_i1_reg_1067[28]_i_19_n_0 ),
        .I1(\storemerge4_i1_reg_1067[12]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[20]_i_5_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[4]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0E02FFFF0E020E02)) 
    \storemerge4_i1_reg_1067[28]_i_5 
       (.I0(\storemerge4_i1_reg_1067[28]_i_16_n_0 ),
        .I1(grp_fu_486_p1[50]),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_18_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_19_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[28]_i_50 
       (.I0(\storemerge4_i1_reg_1067[24]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[8]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[16]_i_5_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I5(grp_fu_486_p1[0]),
        .O(\storemerge4_i1_reg_1067[28]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[28]_i_55 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [48]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[48]),
        .I3(dout_r[48]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i1_reg_1067[28]_i_56 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [38]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[38]),
        .I4(dout_r[38]),
        .I5(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[28]_i_57 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [50]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[50]),
        .I3(dout_r[50]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i1_reg_1067[28]_i_58 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [37]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[37]),
        .I4(dout_r[37]),
        .I5(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[28]_i_59 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [49]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[49]),
        .I3(dout_r[49]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i1_reg_1067[28]_i_60 
       (.I0(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [39]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[39]),
        .I4(dout_r[39]),
        .I5(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[28]_i_61 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [51]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[51]),
        .I3(dout_r[51]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[28]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_62 
       (.I0(ce_r),
        .I1(dout_r[32]),
        .I2(m_axis_result_tdata[32]),
        .O(\storemerge4_i1_reg_1067[28]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_63 
       (.I0(ce_r),
        .I1(dout_r[31]),
        .I2(m_axis_result_tdata[31]),
        .O(\storemerge4_i1_reg_1067[28]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_64 
       (.I0(ce_r),
        .I1(dout_r[30]),
        .I2(m_axis_result_tdata[30]),
        .O(\storemerge4_i1_reg_1067[28]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_65 
       (.I0(ce_r),
        .I1(dout_r[29]),
        .I2(m_axis_result_tdata[29]),
        .O(\storemerge4_i1_reg_1067[28]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_66 
       (.I0(ce_r),
        .I1(dout_r[28]),
        .I2(m_axis_result_tdata[28]),
        .O(\storemerge4_i1_reg_1067[28]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_67 
       (.I0(ce_r),
        .I1(dout_r[27]),
        .I2(m_axis_result_tdata[27]),
        .O(\storemerge4_i1_reg_1067[28]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_68 
       (.I0(ce_r),
        .I1(dout_r[26]),
        .I2(m_axis_result_tdata[26]),
        .O(\storemerge4_i1_reg_1067[28]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_69 
       (.I0(ce_r),
        .I1(dout_r[25]),
        .I2(m_axis_result_tdata[25]),
        .O(\storemerge4_i1_reg_1067[28]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'h5566AA59)) 
    \storemerge4_i1_reg_1067[28]_i_7 
       (.I0(\storemerge4_i_reg_1067[28]_i_40_n_0 ),
        .I1(grp_fu_486_p1[52]),
        .I2(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_43_n_0 ),
        .I4(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .O(\storemerge4_i1_reg_1067[28]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_70 
       (.I0(ce_r),
        .I1(dout_r[48]),
        .I2(m_axis_result_tdata[48]),
        .O(\storemerge4_i1_reg_1067[28]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_71 
       (.I0(ce_r),
        .I1(dout_r[47]),
        .I2(m_axis_result_tdata[47]),
        .O(\storemerge4_i1_reg_1067[28]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_72 
       (.I0(ce_r),
        .I1(dout_r[46]),
        .I2(m_axis_result_tdata[46]),
        .O(\storemerge4_i1_reg_1067[28]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_73 
       (.I0(ce_r),
        .I1(dout_r[45]),
        .I2(m_axis_result_tdata[45]),
        .O(\storemerge4_i1_reg_1067[28]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_74 
       (.I0(ce_r),
        .I1(dout_r[44]),
        .I2(m_axis_result_tdata[44]),
        .O(\storemerge4_i1_reg_1067[28]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_75 
       (.I0(ce_r),
        .I1(dout_r[43]),
        .I2(m_axis_result_tdata[43]),
        .O(\storemerge4_i1_reg_1067[28]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_76 
       (.I0(ce_r),
        .I1(dout_r[42]),
        .I2(m_axis_result_tdata[42]),
        .O(\storemerge4_i1_reg_1067[28]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_77 
       (.I0(ce_r),
        .I1(dout_r[41]),
        .I2(m_axis_result_tdata[41]),
        .O(\storemerge4_i1_reg_1067[28]_i_77_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_78 
       (.I0(ce_r),
        .I1(dout_r[40]),
        .I2(m_axis_result_tdata[40]),
        .O(\storemerge4_i1_reg_1067[28]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_79 
       (.I0(ce_r),
        .I1(dout_r[39]),
        .I2(m_axis_result_tdata[39]),
        .O(\storemerge4_i1_reg_1067[28]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'hE4E4E41B)) 
    \storemerge4_i1_reg_1067[28]_i_8 
       (.I0(ce_r),
        .I1(dout_r[52]),
        .I2(m_axis_result_tdata[53]),
        .I3(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .I4(grp_fu_486_p1[50]),
        .O(\storemerge4_i1_reg_1067[28]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_80 
       (.I0(ce_r),
        .I1(dout_r[38]),
        .I2(m_axis_result_tdata[38]),
        .O(\storemerge4_i1_reg_1067[28]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_81 
       (.I0(ce_r),
        .I1(dout_r[37]),
        .I2(m_axis_result_tdata[37]),
        .O(\storemerge4_i1_reg_1067[28]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_82 
       (.I0(ce_r),
        .I1(dout_r[36]),
        .I2(m_axis_result_tdata[36]),
        .O(\storemerge4_i1_reg_1067[28]_i_82_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_83 
       (.I0(ce_r),
        .I1(dout_r[35]),
        .I2(m_axis_result_tdata[35]),
        .O(\storemerge4_i1_reg_1067[28]_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_84 
       (.I0(ce_r),
        .I1(dout_r[34]),
        .I2(m_axis_result_tdata[34]),
        .O(\storemerge4_i1_reg_1067[28]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_85 
       (.I0(ce_r),
        .I1(dout_r[33]),
        .I2(m_axis_result_tdata[33]),
        .O(\storemerge4_i1_reg_1067[28]_i_85_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_86 
       (.I0(ce_r),
        .I1(dout_r[51]),
        .I2(m_axis_result_tdata[51]),
        .O(\storemerge4_i1_reg_1067[28]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_87 
       (.I0(ce_r),
        .I1(dout_r[50]),
        .I2(m_axis_result_tdata[50]),
        .O(\storemerge4_i1_reg_1067[28]_i_87_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[28]_i_88 
       (.I0(ce_r),
        .I1(dout_r[49]),
        .I2(m_axis_result_tdata[49]),
        .O(\storemerge4_i1_reg_1067[28]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'hFC30A965)) 
    \storemerge4_i1_reg_1067[28]_i_9 
       (.I0(\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ),
        .I1(ce_r),
        .I2(dout_r[53]),
        .I3(m_axis_result_tdata[54]),
        .I4(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .O(\storemerge4_i1_reg_1067[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[2]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[2]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[2]_i_3_n_0 ),
        .O(\dout_r_reg[63] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[2]_i_2 
       (.I0(\storemerge4_i1_reg_1067[2]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[4]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[3]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[5]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i1_reg_1067[2]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[2]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[3]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[2]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[2]_i_4 
       (.I0(\storemerge4_i1_reg_1067[2]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[10]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[6]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[14]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[2]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [2]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[2]),
        .I3(dout_r[2]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \storemerge4_i1_reg_1067[2]_i_6 
       (.I0(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[4]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[2]_i_7 
       (.I0(\storemerge4_i1_reg_1067[2]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i1_reg_1067[2]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[18]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[2]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [34]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[34]),
        .I3(dout_r[34]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[3]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[3]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[3]_i_3_n_0 ),
        .O(\dout_r_reg[63] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[3]_i_2 
       (.I0(\storemerge4_i1_reg_1067[3]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[5]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[4]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[6]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[3]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[3]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[3]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[4]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[3]_i_4 
       (.I0(\storemerge4_i1_reg_1067[3]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[11]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[7]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[15]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[3]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [3]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[3]),
        .I3(dout_r[3]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB000800000000000)) 
    \storemerge4_i1_reg_1067[3]_i_6 
       (.I0(\storemerge4_i1_reg_1067[2]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(grp_fu_486_p1[0]),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[3]_i_7 
       (.I0(\storemerge4_i1_reg_1067[3]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i1_reg_1067[3]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[19]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[3]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [35]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[35]),
        .I3(dout_r[35]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[4]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[28]_i_3_n_0 ),
        .I3(\storemerge4_i1_reg_1067[4]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[4]_i_3_n_0 ),
        .O(\dout_r_reg[63] [4]));
  LUT5 #(
    .INIT(32'hB8FFB8CC)) 
    \storemerge4_i1_reg_1067[4]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [52]),
        .I1(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [20]),
        .I3(grp_fu_486_p1[57]),
        .I4(grp_fu_486_p1[20]),
        .O(\storemerge4_i1_reg_1067[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[4]_i_2 
       (.I0(\storemerge4_i1_reg_1067[4]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[6]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[5]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[7]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[4]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[4]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[4]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[5]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i1_reg_1067[4]_i_4 
       (.I0(\storemerge4_i1_reg_1067[4]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[8]_i_7_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[16]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[4]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [4]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[4]),
        .I3(dout_r[4]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB000800000000000)) 
    \storemerge4_i1_reg_1067[4]_i_6 
       (.I0(\storemerge4_i1_reg_1067[3]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[4]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i1_reg_1067[4]_i_7 
       (.I0(\storemerge4_i1_reg_1067[4]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[4]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i1_reg_1067[12]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[4]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [1]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[1]),
        .I3(dout_r[1]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[4]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [36]),
        .I1(grp_fu_486_p1[35]),
        .I2(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [4]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[4]),
        .O(\storemerge4_i1_reg_1067[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[5]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[5]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[5]_i_3_n_0 ),
        .O(\dout_r_reg[63] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[5]_i_2 
       (.I0(\storemerge4_i1_reg_1067[5]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[7]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[6]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[8]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[5]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[5]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[5]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[6]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[5]_i_4 
       (.I0(\storemerge4_i1_reg_1067[5]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[13]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[9]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[17]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[5]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [5]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[5]),
        .I3(dout_r[5]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \storemerge4_i1_reg_1067[5]_i_6 
       (.I0(\storemerge4_i1_reg_1067[7]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[2]_i_5_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[5]_i_7 
       (.I0(\storemerge4_i1_reg_1067[5]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[5]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[21]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[5]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [37]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[37]),
        .I3(dout_r[37]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[6]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[28]_i_3_n_0 ),
        .I3(\storemerge4_i1_reg_1067[6]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[6]_i_3_n_0 ),
        .O(\dout_r_reg[63] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[6]_i_2 
       (.I0(\storemerge4_i1_reg_1067[6]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[8]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[7]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[9]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[6]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[6]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[6]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[7]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[6]_i_4 
       (.I0(\storemerge4_i1_reg_1067[6]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[14]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[10]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[18]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[6]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [6]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[6]),
        .I3(dout_r[6]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \storemerge4_i1_reg_1067[6]_i_6 
       (.I0(\storemerge4_i1_reg_1067[8]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[3]_i_5_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[6]_i_7 
       (.I0(\storemerge4_i1_reg_1067[6]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[6]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[22]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[6]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [38]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[38]),
        .I3(dout_r[38]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[7]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[7]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[7]_i_3_n_0 ),
        .O(\dout_r_reg[63] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[7]_i_2 
       (.I0(\storemerge4_i1_reg_1067[7]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[9]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[8]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[10]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[7]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[7]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[7]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[8]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[7]_i_4 
       (.I0(\storemerge4_i1_reg_1067[7]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[15]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[11]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[19]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[7]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [7]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[7]),
        .I3(dout_r[7]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[7]_i_6 
       (.I0(\storemerge4_i1_reg_1067[9]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[7]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[7]_i_7 
       (.I0(\storemerge4_i1_reg_1067[7]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[7]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[23]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \storemerge4_i1_reg_1067[7]_i_8 
       (.I0(\storemerge4_i1_reg_1067[4]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(grp_fu_486_p1[0]),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[7]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [39]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[39]),
        .I3(dout_r[39]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[8]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[8]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[8]_i_3_n_0 ),
        .O(\dout_r_reg[63] [8]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[8]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [40]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[40]),
        .I3(dout_r[40]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[8]_i_11 
       (.I0(ce_r),
        .I1(dout_r[8]),
        .I2(m_axis_result_tdata[8]),
        .O(\storemerge4_i1_reg_1067[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[8]_i_12 
       (.I0(ce_r),
        .I1(dout_r[7]),
        .I2(m_axis_result_tdata[7]),
        .O(\storemerge4_i1_reg_1067[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[8]_i_13 
       (.I0(ce_r),
        .I1(dout_r[6]),
        .I2(m_axis_result_tdata[6]),
        .O(\storemerge4_i1_reg_1067[8]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[8]_i_14 
       (.I0(ce_r),
        .I1(dout_r[5]),
        .I2(m_axis_result_tdata[5]),
        .O(\storemerge4_i1_reg_1067[8]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[8]_i_15 
       (.I0(ce_r),
        .I1(dout_r[4]),
        .I2(m_axis_result_tdata[4]),
        .O(\storemerge4_i1_reg_1067[8]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[8]_i_16 
       (.I0(ce_r),
        .I1(dout_r[3]),
        .I2(m_axis_result_tdata[3]),
        .O(\storemerge4_i1_reg_1067[8]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[8]_i_17 
       (.I0(ce_r),
        .I1(dout_r[2]),
        .I2(m_axis_result_tdata[2]),
        .O(\storemerge4_i1_reg_1067[8]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i1_reg_1067[8]_i_18 
       (.I0(ce_r),
        .I1(dout_r[1]),
        .I2(m_axis_result_tdata[1]),
        .O(\storemerge4_i1_reg_1067[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[8]_i_2 
       (.I0(\storemerge4_i1_reg_1067[8]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[10]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[9]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[11]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i1_reg_1067[8]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[8]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[8]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[9]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i1_reg_1067[8]_i_4 
       (.I0(\storemerge4_i1_reg_1067[12]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i1_reg_1067[20]_i_7_n_0 ),
        .I3(\storemerge4_i1_reg_1067[8]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[16]_i_7_n_0 ),
        .I5(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[8]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [8]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[8]),
        .I3(dout_r[8]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[8]_i_6 
       (.I0(\storemerge4_i1_reg_1067[10]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[8]_i_9_n_0 ),
        .O(\storemerge4_i1_reg_1067[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[8]_i_7 
       (.I0(\storemerge4_i1_reg_1067[8]_i_10_n_0 ),
        .I1(\storemerge4_i1_reg_1067[8]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[24]_i_5_n_0 ),
        .O(\storemerge4_i1_reg_1067[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \storemerge4_i1_reg_1067[8]_i_9 
       (.I0(\storemerge4_i1_reg_1067[5]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[4]_i_8_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i1_reg_1067[9]_i_1 
       (.I0(\storemerge4_i1_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i1_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i1_reg_1067[9]_i_2_n_0 ),
        .I4(\storemerge4_i1_reg_1067[9]_i_3_n_0 ),
        .O(\dout_r_reg[63] [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[9]_i_2 
       (.I0(\storemerge4_i1_reg_1067[9]_i_4_n_0 ),
        .I1(\storemerge4_i1_reg_1067[11]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i1_reg_1067[10]_i_4_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I5(\storemerge4_i1_reg_1067[12]_i_4_n_0 ),
        .O(\storemerge4_i1_reg_1067[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i1_reg_1067[9]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i1_reg_1067[9]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_17_n_0 ),
        .I3(\storemerge4_i1_reg_1067[10]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i1_reg_1067[9]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[9]_i_4 
       (.I0(\storemerge4_i1_reg_1067[9]_i_7_n_0 ),
        .I1(\storemerge4_i1_reg_1067[17]_i_7_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i1_reg_1067[13]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i1_reg_1067[21]_i_7_n_0 ),
        .O(\storemerge4_i1_reg_1067[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[9]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [9]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[9]),
        .I3(dout_r[9]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i1_reg_1067[9]_i_6 
       (.I0(\storemerge4_i1_reg_1067[11]_i_8_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_8_n_0 ),
        .I2(\storemerge4_i1_reg_1067[9]_i_8_n_0 ),
        .O(\storemerge4_i1_reg_1067[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i1_reg_1067[9]_i_7 
       (.I0(\storemerge4_i1_reg_1067[9]_i_9_n_0 ),
        .I1(\storemerge4_i1_reg_1067[9]_i_5_n_0 ),
        .I2(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i1_reg_1067[28]_i_11_n_0 ),
        .I5(\storemerge4_i1_reg_1067[25]_i_6_n_0 ),
        .O(\storemerge4_i1_reg_1067[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \storemerge4_i1_reg_1067[9]_i_8 
       (.I0(\storemerge4_i1_reg_1067[6]_i_5_n_0 ),
        .I1(\storemerge4_i1_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i1_reg_1067[2]_i_5_n_0 ),
        .I3(\storemerge4_i1_reg_1067[28]_i_7_n_0 ),
        .I4(\storemerge4_i1_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i1_reg_1067[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i1_reg_1067[9]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [41]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[41]),
        .I3(dout_r[41]),
        .I4(ce_r),
        .O(\storemerge4_i1_reg_1067[9]_i_9_n_0 ));
  CARRY8 \storemerge4_i1_reg_1067_reg[16]_i_8 
       (.CI(\storemerge4_i1_reg_1067_reg[8]_i_8_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i1_reg_1067_reg[16]_i_8_n_0 ,\storemerge4_i1_reg_1067_reg[16]_i_8_n_1 ,\storemerge4_i1_reg_1067_reg[16]_i_8_n_2 ,\storemerge4_i1_reg_1067_reg[16]_i_8_n_3 ,\storemerge4_i1_reg_1067_reg[16]_i_8_n_4 ,\storemerge4_i1_reg_1067_reg[16]_i_8_n_5 ,\storemerge4_i1_reg_1067_reg[16]_i_8_n_6 ,\storemerge4_i1_reg_1067_reg[16]_i_8_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [16:9]),
        .S({\storemerge4_i1_reg_1067[16]_i_11_n_0 ,\storemerge4_i1_reg_1067[16]_i_12_n_0 ,\storemerge4_i1_reg_1067[16]_i_13_n_0 ,\storemerge4_i1_reg_1067[16]_i_14_n_0 ,\storemerge4_i1_reg_1067[16]_i_15_n_0 ,\storemerge4_i1_reg_1067[16]_i_16_n_0 ,\storemerge4_i1_reg_1067[16]_i_17_n_0 ,\storemerge4_i1_reg_1067[16]_i_18_n_0 }));
  CARRY8 \storemerge4_i1_reg_1067_reg[24]_i_8 
       (.CI(\storemerge4_i1_reg_1067_reg[16]_i_8_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i1_reg_1067_reg[24]_i_8_n_0 ,\storemerge4_i1_reg_1067_reg[24]_i_8_n_1 ,\storemerge4_i1_reg_1067_reg[24]_i_8_n_2 ,\storemerge4_i1_reg_1067_reg[24]_i_8_n_3 ,\storemerge4_i1_reg_1067_reg[24]_i_8_n_4 ,\storemerge4_i1_reg_1067_reg[24]_i_8_n_5 ,\storemerge4_i1_reg_1067_reg[24]_i_8_n_6 ,\storemerge4_i1_reg_1067_reg[24]_i_8_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [24:17]),
        .S({\storemerge4_i1_reg_1067[24]_i_10_n_0 ,\storemerge4_i1_reg_1067[24]_i_11_n_0 ,\storemerge4_i1_reg_1067[24]_i_12_n_0 ,\storemerge4_i1_reg_1067[24]_i_13_n_0 ,\storemerge4_i1_reg_1067[24]_i_14_n_0 ,\storemerge4_i1_reg_1067[24]_i_15_n_0 ,\storemerge4_i1_reg_1067[24]_i_16_n_0 ,\storemerge4_i1_reg_1067[24]_i_17_n_0 }));
  CARRY8 \storemerge4_i1_reg_1067_reg[28]_i_51 
       (.CI(\storemerge4_i1_reg_1067_reg[24]_i_8_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i1_reg_1067_reg[28]_i_51_n_0 ,\storemerge4_i1_reg_1067_reg[28]_i_51_n_1 ,\storemerge4_i1_reg_1067_reg[28]_i_51_n_2 ,\storemerge4_i1_reg_1067_reg[28]_i_51_n_3 ,\storemerge4_i1_reg_1067_reg[28]_i_51_n_4 ,\storemerge4_i1_reg_1067_reg[28]_i_51_n_5 ,\storemerge4_i1_reg_1067_reg[28]_i_51_n_6 ,\storemerge4_i1_reg_1067_reg[28]_i_51_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [32:25]),
        .S({\storemerge4_i1_reg_1067[28]_i_62_n_0 ,\storemerge4_i1_reg_1067[28]_i_63_n_0 ,\storemerge4_i1_reg_1067[28]_i_64_n_0 ,\storemerge4_i1_reg_1067[28]_i_65_n_0 ,\storemerge4_i1_reg_1067[28]_i_66_n_0 ,\storemerge4_i1_reg_1067[28]_i_67_n_0 ,\storemerge4_i1_reg_1067[28]_i_68_n_0 ,\storemerge4_i1_reg_1067[28]_i_69_n_0 }));
  CARRY8 \storemerge4_i1_reg_1067_reg[28]_i_52 
       (.CI(\storemerge4_i1_reg_1067_reg[28]_i_53_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i1_reg_1067_reg[28]_i_52_n_0 ,\storemerge4_i1_reg_1067_reg[28]_i_52_n_1 ,\storemerge4_i1_reg_1067_reg[28]_i_52_n_2 ,\storemerge4_i1_reg_1067_reg[28]_i_52_n_3 ,\storemerge4_i1_reg_1067_reg[28]_i_52_n_4 ,\storemerge4_i1_reg_1067_reg[28]_i_52_n_5 ,\storemerge4_i1_reg_1067_reg[28]_i_52_n_6 ,\storemerge4_i1_reg_1067_reg[28]_i_52_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [48:41]),
        .S({\storemerge4_i1_reg_1067[28]_i_70_n_0 ,\storemerge4_i1_reg_1067[28]_i_71_n_0 ,\storemerge4_i1_reg_1067[28]_i_72_n_0 ,\storemerge4_i1_reg_1067[28]_i_73_n_0 ,\storemerge4_i1_reg_1067[28]_i_74_n_0 ,\storemerge4_i1_reg_1067[28]_i_75_n_0 ,\storemerge4_i1_reg_1067[28]_i_76_n_0 ,\storemerge4_i1_reg_1067[28]_i_77_n_0 }));
  CARRY8 \storemerge4_i1_reg_1067_reg[28]_i_53 
       (.CI(\storemerge4_i1_reg_1067_reg[28]_i_51_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i1_reg_1067_reg[28]_i_53_n_0 ,\storemerge4_i1_reg_1067_reg[28]_i_53_n_1 ,\storemerge4_i1_reg_1067_reg[28]_i_53_n_2 ,\storemerge4_i1_reg_1067_reg[28]_i_53_n_3 ,\storemerge4_i1_reg_1067_reg[28]_i_53_n_4 ,\storemerge4_i1_reg_1067_reg[28]_i_53_n_5 ,\storemerge4_i1_reg_1067_reg[28]_i_53_n_6 ,\storemerge4_i1_reg_1067_reg[28]_i_53_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [40:33]),
        .S({\storemerge4_i1_reg_1067[28]_i_78_n_0 ,\storemerge4_i1_reg_1067[28]_i_79_n_0 ,\storemerge4_i1_reg_1067[28]_i_80_n_0 ,\storemerge4_i1_reg_1067[28]_i_81_n_0 ,\storemerge4_i1_reg_1067[28]_i_82_n_0 ,\storemerge4_i1_reg_1067[28]_i_83_n_0 ,\storemerge4_i1_reg_1067[28]_i_84_n_0 ,\storemerge4_i1_reg_1067[28]_i_85_n_0 }));
  CARRY8 \storemerge4_i1_reg_1067_reg[28]_i_54 
       (.CI(\storemerge4_i1_reg_1067_reg[28]_i_52_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_storemerge4_i1_reg_1067_reg[28]_i_54_CO_UNCONNECTED [7:4],\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [52],\NLW_storemerge4_i1_reg_1067_reg[28]_i_54_CO_UNCONNECTED [2],\storemerge4_i1_reg_1067_reg[28]_i_54_n_6 ,\storemerge4_i1_reg_1067_reg[28]_i_54_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_storemerge4_i1_reg_1067_reg[28]_i_54_O_UNCONNECTED [7:3],\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\storemerge4_i1_reg_1067[28]_i_86_n_0 ,\storemerge4_i1_reg_1067[28]_i_87_n_0 ,\storemerge4_i1_reg_1067[28]_i_88_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \storemerge4_i1_reg_1067_reg[28]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_storemerge4_i1_reg_1067_reg[28]_i_6_CO_UNCONNECTED [7:6],\storemerge4_i1_reg_1067_reg[28]_i_6_n_2 ,\storemerge4_i1_reg_1067_reg[28]_i_6_n_3 ,\storemerge4_i1_reg_1067_reg[28]_i_6_n_4 ,\storemerge4_i1_reg_1067_reg[28]_i_6_n_5 ,\storemerge4_i1_reg_1067_reg[28]_i_6_n_6 ,\storemerge4_i1_reg_1067_reg[28]_i_6_n_7 }),
        .DI({1'b0,1'b0,\storemerge4_i1_reg_1067[28]_i_20_n_0 ,\storemerge4_i_reg_1067[28]_i_25_n_0 ,\storemerge4_i_reg_1067[28]_i_26_n_0 ,\storemerge4_i_reg_1067[28]_i_27_n_0 ,\storemerge4_i1_reg_1067[28]_i_21_n_0 ,\storemerge4_i1_reg_1067[28]_i_22_n_0 }),
        .O(\NLW_storemerge4_i1_reg_1067_reg[28]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\storemerge4_i1_reg_1067[28]_i_23_n_0 ,\storemerge4_i1_reg_1067[28]_i_24_n_0 ,\storemerge4_i1_reg_1067[28]_i_25_n_0 ,\storemerge4_i1_reg_1067[28]_i_26_n_0 ,\storemerge4_i1_reg_1067[28]_i_27_n_0 ,\storemerge4_i1_reg_1067[28]_i_28_n_0 }));
  CARRY8 \storemerge4_i1_reg_1067_reg[8]_i_8 
       (.CI(\storemerge4_i_reg_1067[8]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i1_reg_1067_reg[8]_i_8_n_0 ,\storemerge4_i1_reg_1067_reg[8]_i_8_n_1 ,\storemerge4_i1_reg_1067_reg[8]_i_8_n_2 ,\storemerge4_i1_reg_1067_reg[8]_i_8_n_3 ,\storemerge4_i1_reg_1067_reg[8]_i_8_n_4 ,\storemerge4_i1_reg_1067_reg[8]_i_8_n_5 ,\storemerge4_i1_reg_1067_reg[8]_i_8_n_6 ,\storemerge4_i1_reg_1067_reg[8]_i_8_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360/sub_ln33_fu_757_p2 [8:1]),
        .S({\storemerge4_i1_reg_1067[8]_i_11_n_0 ,\storemerge4_i1_reg_1067[8]_i_12_n_0 ,\storemerge4_i1_reg_1067[8]_i_13_n_0 ,\storemerge4_i1_reg_1067[8]_i_14_n_0 ,\storemerge4_i1_reg_1067[8]_i_15_n_0 ,\storemerge4_i1_reg_1067[8]_i_16_n_0 ,\storemerge4_i1_reg_1067[8]_i_17_n_0 ,\storemerge4_i1_reg_1067[8]_i_18_n_0 }));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[0]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_4_n_0 ),
        .I3(\storemerge4_i_reg_1067[0]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[0]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[0]_i_2 
       (.I0(\storemerge4_i_reg_1067[0]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[2]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[1]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[3]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \storemerge4_i_reg_1067[0]_i_3 
       (.I0(\storemerge4_i_reg_1067[0]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I2(\storemerge4_i_reg_1067[0]_i_6_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[1]_i_7_n_0 ),
        .I5(\storemerge4_i_reg_1067[0]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[0]_i_4 
       (.I0(\storemerge4_i_reg_1067[0]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[8]_i_7_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I4(\storemerge4_i_reg_1067[4]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E4)) 
    \storemerge4_i_reg_1067[0]_i_5 
       (.I0(ce_r),
        .I1(dout_r[0]),
        .I2(m_axis_result_tdata[0]),
        .I3(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .O(\storemerge4_i_reg_1067[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \storemerge4_i_reg_1067[0]_i_6 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .O(\storemerge4_i_reg_1067[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h000088A0)) 
    \storemerge4_i_reg_1067[0]_i_7 
       (.I0(grp_fu_486_p1[50]),
        .I1(m_axis_result_tdata[53]),
        .I2(dout_r[52]),
        .I3(ce_r),
        .I4(\storemerge4_i_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[0]_i_8 
       (.I0(\storemerge4_i_reg_1067[0]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I2(grp_fu_486_p1[0]),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[16]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[0]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [32]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[32]),
        .I3(dout_r[32]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[10]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[10]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[10]_i_3_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[10]_i_2 
       (.I0(\storemerge4_i_reg_1067[10]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[12]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[11]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[13]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[10]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[10]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[10]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[11]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[10]_i_4 
       (.I0(\storemerge4_i_reg_1067[10]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[18]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[14]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[22]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[10]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [10]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[10]),
        .I3(dout_r[10]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[10]_i_6 
       (.I0(\storemerge4_i_reg_1067[12]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[10]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[10]_i_7 
       (.I0(\storemerge4_i_reg_1067[10]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[10]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[26]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \storemerge4_i_reg_1067[10]_i_8 
       (.I0(\storemerge4_i_reg_1067[7]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[3]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[10]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [42]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[42]),
        .I3(dout_r[42]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[11]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_4_n_0 ),
        .I3(\storemerge4_i_reg_1067[11]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[11]_i_3_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[11]_i_2 
       (.I0(\storemerge4_i_reg_1067[11]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[13]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[12]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[14]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i_reg_1067[11]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[11]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[12]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[11]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[11]_i_4 
       (.I0(\storemerge4_i_reg_1067[11]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[19]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[15]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[23]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[11]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [11]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[11]),
        .I3(dout_r[11]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[11]_i_6 
       (.I0(\storemerge4_i_reg_1067[13]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[11]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[11]_i_7 
       (.I0(\storemerge4_i_reg_1067[11]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[11]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[27]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \storemerge4_i_reg_1067[11]_i_8 
       (.I0(\storemerge4_i_reg_1067[8]_i_5_n_0 ),
        .I1(grp_fu_486_p1[0]),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[4]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[11]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [43]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[43]),
        .I3(dout_r[43]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[12]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_4_n_0 ),
        .I3(\storemerge4_i_reg_1067[12]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[12]_i_3_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[12]_i_2 
       (.I0(\storemerge4_i_reg_1067[12]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[14]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[13]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[15]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[12]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[12]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[12]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[13]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \storemerge4_i_reg_1067[12]_i_4 
       (.I0(\storemerge4_i_reg_1067[12]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[20]_i_7_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I4(\storemerge4_i_reg_1067[16]_i_7_n_0 ),
        .I5(\storemerge4_i_reg_1067[24]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[12]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [12]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[12]),
        .I3(dout_r[12]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[12]_i_6 
       (.I0(\storemerge4_i_reg_1067[14]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[12]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[12]_i_7 
       (.I0(\storemerge4_i_reg_1067[12]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[12]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_23_n_0 ),
        .O(\storemerge4_i_reg_1067[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \storemerge4_i_reg_1067[12]_i_8 
       (.I0(\storemerge4_i_reg_1067[9]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[4]_i_8_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[5]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[12]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [44]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[44]),
        .I3(dout_r[44]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[13]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_4_n_0 ),
        .I3(\storemerge4_i_reg_1067[13]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[13]_i_3_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[13]_i_2 
       (.I0(\storemerge4_i_reg_1067[13]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[15]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[14]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[16]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i_reg_1067[13]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[13]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[14]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[13]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[13]_i_4 
       (.I0(\storemerge4_i_reg_1067[13]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[21]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[17]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[25]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[13]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [13]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[13]),
        .I3(dout_r[13]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[13]_i_6 
       (.I0(\storemerge4_i_reg_1067[15]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[13]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[13]_i_7 
       (.I0(\storemerge4_i_reg_1067[21]_i_11_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I2(\storemerge4_i_reg_1067[13]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[13]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \storemerge4_i_reg_1067[13]_i_8 
       (.I0(\storemerge4_i_reg_1067[10]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[2]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[6]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i_reg_1067[13]_i_9 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [29]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[29]),
        .I4(dout_r[29]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[14]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[14]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[14]_i_3_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[14]_i_2 
       (.I0(\storemerge4_i_reg_1067[14]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[16]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[15]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[17]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[14]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[14]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[14]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[15]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[14]_i_4 
       (.I0(\storemerge4_i_reg_1067[14]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[22]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[18]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[26]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[14]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [14]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[14]),
        .I3(dout_r[14]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[14]_i_6 
       (.I0(\storemerge4_i_reg_1067[16]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[14]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[14]_i_7 
       (.I0(\storemerge4_i_reg_1067[22]_i_11_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I2(\storemerge4_i_reg_1067[14]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[14]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \storemerge4_i_reg_1067[14]_i_8 
       (.I0(\storemerge4_i_reg_1067[11]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[3]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[7]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i_reg_1067[14]_i_9 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [30]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[30]),
        .I4(dout_r[30]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[15]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[15]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[15]_i_3_n_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \storemerge4_i_reg_1067[15]_i_10 
       (.I0(\storemerge4_i_reg_1067[12]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i_reg_1067[4]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[15]_i_2 
       (.I0(\storemerge4_i_reg_1067[15]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[17]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[16]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[18]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i_reg_1067[15]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[15]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[16]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[15]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[15]_i_4 
       (.I0(\storemerge4_i_reg_1067[15]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[23]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[19]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[27]_i_21_n_0 ),
        .O(\storemerge4_i_reg_1067[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[15]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [15]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[15]),
        .I3(dout_r[15]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[15]_i_6 
       (.I0(\storemerge4_i_reg_1067[17]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[15]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[15]_i_7 
       (.I0(\storemerge4_i_reg_1067[23]_i_12_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I2(\storemerge4_i_reg_1067[15]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[15]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i_reg_1067[15]_i_8 
       (.I0(\storemerge4_i_reg_1067[15]_i_10_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[8]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(grp_fu_486_p1[0]),
        .O(\storemerge4_i_reg_1067[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i_reg_1067[15]_i_9 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [31]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[31]),
        .I4(dout_r[31]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[16]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[16]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[16]_i_3_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[16]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [48]),
        .I1(grp_fu_486_p1[46]),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [16]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[16]),
        .O(\storemerge4_i_reg_1067[16]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[16]_i_11 
       (.I0(ce_r),
        .I1(dout_r[16]),
        .I2(m_axis_result_tdata[16]),
        .O(\storemerge4_i_reg_1067[16]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[16]_i_12 
       (.I0(ce_r),
        .I1(dout_r[15]),
        .I2(m_axis_result_tdata[15]),
        .O(\storemerge4_i_reg_1067[16]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[16]_i_13 
       (.I0(ce_r),
        .I1(dout_r[14]),
        .I2(m_axis_result_tdata[14]),
        .O(\storemerge4_i_reg_1067[16]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[16]_i_14 
       (.I0(ce_r),
        .I1(dout_r[13]),
        .I2(m_axis_result_tdata[13]),
        .O(\storemerge4_i_reg_1067[16]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[16]_i_15 
       (.I0(ce_r),
        .I1(dout_r[12]),
        .I2(m_axis_result_tdata[12]),
        .O(\storemerge4_i_reg_1067[16]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[16]_i_16 
       (.I0(ce_r),
        .I1(dout_r[11]),
        .I2(m_axis_result_tdata[11]),
        .O(\storemerge4_i_reg_1067[16]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[16]_i_17 
       (.I0(ce_r),
        .I1(dout_r[10]),
        .I2(m_axis_result_tdata[10]),
        .O(\storemerge4_i_reg_1067[16]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[16]_i_18 
       (.I0(ce_r),
        .I1(dout_r[9]),
        .I2(m_axis_result_tdata[9]),
        .O(\storemerge4_i_reg_1067[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    \storemerge4_i_reg_1067[16]_i_19 
       (.I0(grp_fu_486_p1[13]),
        .I1(grp_fu_486_p1[57]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [13]),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[5]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[16]_i_2 
       (.I0(\storemerge4_i_reg_1067[16]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[18]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[17]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[19]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[16]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[16]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[16]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[17]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i_reg_1067[16]_i_4 
       (.I0(\storemerge4_i_reg_1067[20]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_45_n_0 ),
        .I3(\storemerge4_i_reg_1067[16]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[24]_i_7_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[16]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [16]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[16]),
        .I3(dout_r[16]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[16]_i_6 
       (.I0(\storemerge4_i_reg_1067[18]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[16]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8BBBB88888)) 
    \storemerge4_i_reg_1067[16]_i_7 
       (.I0(\storemerge4_i_reg_1067[16]_i_10_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [32]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[31]),
        .O(\storemerge4_i_reg_1067[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i_reg_1067[16]_i_9 
       (.I0(\storemerge4_i_reg_1067[16]_i_19_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[9]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[4]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[17]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[17]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[17]_i_3_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    \storemerge4_i_reg_1067[17]_i_10 
       (.I0(grp_fu_486_p1[14]),
        .I1(grp_fu_486_p1[57]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [14]),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[6]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[17]_i_2 
       (.I0(\storemerge4_i_reg_1067[17]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[19]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[18]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[20]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i_reg_1067[17]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[17]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[18]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[17]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i_reg_1067[17]_i_4 
       (.I0(\storemerge4_i_reg_1067[21]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[21]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[17]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[25]_i_7_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[17]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [17]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[17]),
        .I3(dout_r[17]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[17]_i_6 
       (.I0(\storemerge4_i_reg_1067[19]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[17]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8BBBB88888)) 
    \storemerge4_i_reg_1067[17]_i_7 
       (.I0(\storemerge4_i_reg_1067[17]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [33]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[32]),
        .O(\storemerge4_i_reg_1067[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i_reg_1067[17]_i_8 
       (.I0(\storemerge4_i_reg_1067[17]_i_10_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[10]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[2]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[17]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [49]),
        .I1(grp_fu_486_p1[47]),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [17]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[17]),
        .O(\storemerge4_i_reg_1067[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[18]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_4_n_0 ),
        .I3(\storemerge4_i_reg_1067[18]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[18]_i_3_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    \storemerge4_i_reg_1067[18]_i_10 
       (.I0(grp_fu_486_p1[15]),
        .I1(grp_fu_486_p1[57]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [15]),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[7]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[18]_i_2 
       (.I0(\storemerge4_i_reg_1067[18]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[20]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[19]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[21]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[18]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[18]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[18]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[19]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i_reg_1067[18]_i_4 
       (.I0(\storemerge4_i_reg_1067[22]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[22]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[18]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[26]_i_7_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[18]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [18]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[18]),
        .I3(dout_r[18]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[18]_i_6 
       (.I0(\storemerge4_i_reg_1067[20]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[18]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8BBBB88888)) 
    \storemerge4_i_reg_1067[18]_i_7 
       (.I0(\storemerge4_i_reg_1067[18]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [34]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[33]),
        .O(\storemerge4_i_reg_1067[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i_reg_1067[18]_i_8 
       (.I0(\storemerge4_i_reg_1067[18]_i_10_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[11]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[3]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[18]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [50]),
        .I1(grp_fu_486_p1[48]),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [18]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[18]),
        .O(\storemerge4_i_reg_1067[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[19]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_4_n_0 ),
        .I3(\storemerge4_i_reg_1067[19]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[19]_i_3_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[19]_i_2 
       (.I0(\storemerge4_i_reg_1067[19]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[21]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[20]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[22]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[19]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[19]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[19]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[20]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i_reg_1067[19]_i_4 
       (.I0(\storemerge4_i_reg_1067[23]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[23]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[19]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[27]_i_21_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[19]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [19]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[19]),
        .I3(dout_r[19]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[19]_i_6 
       (.I0(\storemerge4_i_reg_1067[21]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[19]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBB88B8BBBB88888)) 
    \storemerge4_i_reg_1067[19]_i_7 
       (.I0(\storemerge4_i_reg_1067[19]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [35]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[34]),
        .O(\storemerge4_i_reg_1067[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i_reg_1067[19]_i_8 
       (.I0(\storemerge4_i_reg_1067[23]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[12]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[4]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[19]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [51]),
        .I1(grp_fu_486_p1[49]),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [19]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[19]),
        .O(\storemerge4_i_reg_1067[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[1]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[1]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[1]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[1]_i_2 
       (.I0(\storemerge4_i_reg_1067[1]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[3]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[2]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[4]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBAAAAAAAAAAA)) 
    \storemerge4_i_reg_1067[1]_i_3 
       (.I0(\storemerge4_i_reg_1067[1]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I2(\storemerge4_i_reg_1067[1]_i_6_n_0 ),
        .I3(grp_fu_486_p1[50]),
        .I4(\storemerge4_i_reg_1067[1]_i_7_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[1]_i_4 
       (.I0(\storemerge4_i_reg_1067[1]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[9]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[5]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[13]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE400E4)) 
    \storemerge4_i_reg_1067[1]_i_5 
       (.I0(ce_r),
        .I1(dout_r[1]),
        .I2(m_axis_result_tdata[1]),
        .I3(grp_fu_486_p1[57]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [1]),
        .I5(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .O(\storemerge4_i_reg_1067[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \storemerge4_i_reg_1067[1]_i_6 
       (.I0(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[4]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8880080000000000)) 
    \storemerge4_i_reg_1067[1]_i_7 
       (.I0(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(ce_r),
        .I3(dout_r[0]),
        .I4(m_axis_result_tdata[0]),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[1]_i_8 
       (.I0(\storemerge4_i_reg_1067[1]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I2(\storemerge4_i_reg_1067[4]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[17]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[1]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [33]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[33]),
        .I3(dout_r[33]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[20]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[20]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[20]_i_3_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[20]_i_2 
       (.I0(\storemerge4_i_reg_1067[20]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[22]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[21]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[23]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[20]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[20]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[20]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[21]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i_reg_1067[20]_i_4 
       (.I0(\storemerge4_i_reg_1067[24]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_47_n_0 ),
        .I3(\storemerge4_i_reg_1067[20]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_45_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[20]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [20]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[20]),
        .I3(dout_r[20]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[20]_i_6 
       (.I0(\storemerge4_i_reg_1067[22]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[20]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFF0CFCFAFF0C0C0)) 
    \storemerge4_i_reg_1067[20]_i_7 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [52]),
        .I1(\storemerge4_i_reg_1067[20]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[20]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i_reg_1067[20]_i_8 
       (.I0(\storemerge4_i_reg_1067[24]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[13]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[5]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[20]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [36]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[36]),
        .I3(dout_r[36]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[21]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[21]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[21]_i_3_n_0 ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[21]_i_11 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [45]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[45]),
        .I3(dout_r[45]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[21]_i_2 
       (.I0(\storemerge4_i_reg_1067[21]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[23]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[22]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[24]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \storemerge4_i_reg_1067[21]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I1(\storemerge4_i_reg_1067[22]_i_5_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[21]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I5(\storemerge4_i_reg_1067[21]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i_reg_1067[21]_i_4 
       (.I0(\storemerge4_i_reg_1067[21]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[21]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[25]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_53_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[21]_i_5 
       (.I0(\storemerge4_i_reg_1067[27]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[23]_i_9_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i_reg_1067[21]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[21]_i_6 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [21]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[21]),
        .I3(dout_r[21]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i_reg_1067[21]_i_7 
       (.I0(\storemerge4_i_reg_1067[21]_i_6_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [37]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[36]),
        .O(\storemerge4_i_reg_1067[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i_reg_1067[21]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [29]),
        .I1(grp_fu_486_p1[28]),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[21]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i_reg_1067[21]_i_9 
       (.I0(\storemerge4_i_reg_1067[25]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[14]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[6]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[22]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[22]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[22]_i_3_n_0 ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[22]_i_11 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [46]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[46]),
        .I3(dout_r[46]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[22]_i_2 
       (.I0(\storemerge4_i_reg_1067[22]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[24]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[23]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[25]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF54045404)) 
    \storemerge4_i_reg_1067[22]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I1(\storemerge4_i_reg_1067[22]_i_5_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[23]_i_6_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I5(\storemerge4_i_reg_1067[22]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i_reg_1067[22]_i_4 
       (.I0(\storemerge4_i_reg_1067[22]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[22]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[26]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_50_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[22]_i_5 
       (.I0(\storemerge4_i_reg_1067[28]_i_59_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[24]_i_9_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I4(\storemerge4_i_reg_1067[22]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[22]_i_6 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [22]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[22]),
        .I3(dout_r[22]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i_reg_1067[22]_i_7 
       (.I0(\storemerge4_i_reg_1067[22]_i_6_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [38]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[37]),
        .O(\storemerge4_i_reg_1067[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i_reg_1067[22]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [30]),
        .I1(grp_fu_486_p1[29]),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[22]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \storemerge4_i_reg_1067[22]_i_9 
       (.I0(\storemerge4_i_reg_1067[26]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[15]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[7]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[23]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[23]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[23]_i_3_n_0 ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[23]_i_12 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [47]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[47]),
        .I3(dout_r[47]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[23]_i_2 
       (.I0(\storemerge4_i_reg_1067[23]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[25]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[24]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[26]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[23]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[23]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[23]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[24]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i_reg_1067[23]_i_4 
       (.I0(\storemerge4_i_reg_1067[23]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[23]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[27]_i_21_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_56_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[23]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [23]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[23]),
        .I3(dout_r[23]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i_reg_1067[23]_i_6 
       (.I0(\storemerge4_i_reg_1067[28]_i_64_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[25]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[27]_i_22_n_0 ),
        .I4(\storemerge4_i_reg_1067[23]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i_reg_1067[23]_i_7 
       (.I0(\storemerge4_i_reg_1067[23]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [39]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[38]),
        .O(\storemerge4_i_reg_1067[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i_reg_1067[23]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [31]),
        .I1(grp_fu_486_p1[30]),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[23]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i_reg_1067[23]_i_9 
       (.I0(\storemerge4_i_reg_1067[16]_i_5_n_0 ),
        .I1(grp_fu_486_p1[0]),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[8]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[24]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[24]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[24]_i_3_n_0 ),
        .O(D[24]));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[24]_i_10 
       (.I0(ce_r),
        .I1(dout_r[24]),
        .I2(m_axis_result_tdata[24]),
        .O(\storemerge4_i_reg_1067[24]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[24]_i_11 
       (.I0(ce_r),
        .I1(dout_r[23]),
        .I2(m_axis_result_tdata[23]),
        .O(\storemerge4_i_reg_1067[24]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[24]_i_12 
       (.I0(ce_r),
        .I1(dout_r[22]),
        .I2(m_axis_result_tdata[22]),
        .O(\storemerge4_i_reg_1067[24]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[24]_i_13 
       (.I0(ce_r),
        .I1(dout_r[21]),
        .I2(m_axis_result_tdata[21]),
        .O(\storemerge4_i_reg_1067[24]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[24]_i_14 
       (.I0(ce_r),
        .I1(dout_r[20]),
        .I2(m_axis_result_tdata[20]),
        .O(\storemerge4_i_reg_1067[24]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[24]_i_15 
       (.I0(ce_r),
        .I1(dout_r[19]),
        .I2(m_axis_result_tdata[19]),
        .O(\storemerge4_i_reg_1067[24]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[24]_i_16 
       (.I0(ce_r),
        .I1(dout_r[18]),
        .I2(m_axis_result_tdata[18]),
        .O(\storemerge4_i_reg_1067[24]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[24]_i_17 
       (.I0(ce_r),
        .I1(dout_r[17]),
        .I2(m_axis_result_tdata[17]),
        .O(\storemerge4_i_reg_1067[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[24]_i_2 
       (.I0(\storemerge4_i_reg_1067[24]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[26]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[25]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[27]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i_reg_1067[24]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[24]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[25]_i_5_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[24]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i_reg_1067[24]_i_4 
       (.I0(\storemerge4_i_reg_1067[24]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_47_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_45_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_46_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[24]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [24]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[24]),
        .I3(dout_r[24]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i_reg_1067[24]_i_6 
       (.I0(\storemerge4_i_reg_1067[28]_i_61_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[26]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_59_n_0 ),
        .I4(\storemerge4_i_reg_1067[24]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i_reg_1067[24]_i_7 
       (.I0(\storemerge4_i_reg_1067[24]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [40]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[39]),
        .O(\storemerge4_i_reg_1067[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i_reg_1067[24]_i_9 
       (.I0(\storemerge4_i_reg_1067[17]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[4]_i_8_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[9]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[25]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[25]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[25]_i_3_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[25]_i_2 
       (.I0(\storemerge4_i_reg_1067[25]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[27]_i_11_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[26]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_14_n_0 ),
        .O(\storemerge4_i_reg_1067[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \storemerge4_i_reg_1067[25]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I1(\storemerge4_i_reg_1067[26]_i_6_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[25]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I5(\storemerge4_i_reg_1067[25]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[25]_i_4 
       (.I0(\storemerge4_i_reg_1067[25]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_53_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_52_n_0 ),
        .O(\storemerge4_i_reg_1067[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i_reg_1067[25]_i_5 
       (.I0(\storemerge4_i_reg_1067[28]_i_66_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[27]_i_22_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_64_n_0 ),
        .I4(\storemerge4_i_reg_1067[25]_i_8_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[25]_i_6 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [25]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[25]),
        .I3(dout_r[25]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i_reg_1067[25]_i_7 
       (.I0(\storemerge4_i_reg_1067[25]_i_6_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [41]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[40]),
        .O(\storemerge4_i_reg_1067[25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i_reg_1067[25]_i_8 
       (.I0(\storemerge4_i_reg_1067[18]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[2]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[10]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[25]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[26]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[26]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[26]_i_3_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[26]_i_2 
       (.I0(\storemerge4_i_reg_1067[26]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_14_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[27]_i_11_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_17_n_0 ),
        .O(\storemerge4_i_reg_1067[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i_reg_1067[26]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[26]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[27]_i_13_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[26]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[26]_i_4 
       (.I0(\storemerge4_i_reg_1067[26]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_50_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_49_n_0 ),
        .O(\storemerge4_i_reg_1067[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[26]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [26]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[26]),
        .I3(dout_r[26]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i_reg_1067[26]_i_6 
       (.I0(\storemerge4_i_reg_1067[28]_i_58_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_59_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_61_n_0 ),
        .I4(\storemerge4_i_reg_1067[26]_i_8_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i_reg_1067[26]_i_7 
       (.I0(\storemerge4_i_reg_1067[26]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [42]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[41]),
        .O(\storemerge4_i_reg_1067[26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i_reg_1067[26]_i_8 
       (.I0(\storemerge4_i_reg_1067[19]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[3]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[11]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[26]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[27]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[27]_i_3_n_0 ),
        .I4(\storemerge4_i_reg_1067[27]_i_4_n_0 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \storemerge4_i_reg_1067[27]_i_10 
       (.I0(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .I1(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .I2(\storemerge4_i_reg_1067[27]_i_20_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[27]_i_11 
       (.I0(\storemerge4_i_reg_1067[27]_i_21_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_56_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_55_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[27]_i_12 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [27]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[27]),
        .I3(dout_r[27]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \storemerge4_i_reg_1067[27]_i_13 
       (.I0(\storemerge4_i_reg_1067[28]_i_63_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_64_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_66_n_0 ),
        .I4(\storemerge4_i_reg_1067[27]_i_22_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00E4000000000000)) 
    \storemerge4_i_reg_1067[27]_i_14 
       (.I0(ce_r),
        .I1(dout_r[58]),
        .I2(m_axis_result_tdata[59]),
        .I3(\storemerge4_i_reg_1067[27]_i_20_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .I5(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .O(\storemerge4_i_reg_1067[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEABBBBEABBBB)) 
    \storemerge4_i_reg_1067[27]_i_15 
       (.I0(\storemerge4_i_reg_1067[28]_i_40_n_0 ),
        .I1(grp_fu_486_p1[52]),
        .I2(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .I3(ce_r),
        .I4(dout_r[54]),
        .I5(m_axis_result_tdata[55]),
        .O(\storemerge4_i_reg_1067[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4E4E4E400)) 
    \storemerge4_i_reg_1067[27]_i_16 
       (.I0(ce_r),
        .I1(dout_r[60]),
        .I2(m_axis_result_tdata[61]),
        .I3(\storemerge4_i_reg_1067[27]_i_18_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_69_n_0 ),
        .I5(grp_fu_486_p1[54]),
        .O(\storemerge4_i_reg_1067[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h4450440000500000)) 
    \storemerge4_i_reg_1067[27]_i_18 
       (.I0(\storemerge4_i_reg_1067[28]_i_73_n_0 ),
        .I1(m_axis_result_tdata[56]),
        .I2(dout_r[55]),
        .I3(ce_r),
        .I4(dout_r[56]),
        .I5(m_axis_result_tdata[57]),
        .O(\storemerge4_i_reg_1067[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000101000101)) 
    \storemerge4_i_reg_1067[27]_i_19 
       (.I0(\storemerge4_i_reg_1067[27]_i_18_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_69_n_0 ),
        .I2(grp_fu_486_p1[54]),
        .I3(ce_r),
        .I4(dout_r[60]),
        .I5(m_axis_result_tdata[61]),
        .O(\storemerge4_i_reg_1067[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF55FC5FFF55FC)) 
    \storemerge4_i_reg_1067[27]_i_2 
       (.I0(\storemerge4_i_reg_1067[27]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[27]_i_6_n_0 ),
        .I2(\storemerge4_i_reg_1067[27]_i_7_n_0 ),
        .I3(\storemerge4_i_reg_1067[27]_i_8_n_0 ),
        .I4(\storemerge4_i_reg_1067[27]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[27]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEBA3232CC880000)) 
    \storemerge4_i_reg_1067[27]_i_20 
       (.I0(grp_fu_486_p1[52]),
        .I1(ce_r),
        .I2(dout_r[54]),
        .I3(m_axis_result_tdata[55]),
        .I4(m_axis_result_tdata[56]),
        .I5(dout_r[55]),
        .O(\storemerge4_i_reg_1067[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFBF80B0BFBF80808)) 
    \storemerge4_i_reg_1067[27]_i_21 
       (.I0(\storemerge4_i_reg_1067[27]_i_12_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [43]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[42]),
        .O(\storemerge4_i_reg_1067[27]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i_reg_1067[27]_i_22 
       (.I0(\storemerge4_i_reg_1067[20]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[4]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[12]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[27]_i_3 
       (.I0(\storemerge4_i_reg_1067[27]_i_11_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_17_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[28]_i_14_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_15_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[27]_i_4 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[27]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[27]_i_13_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[28]_i_19_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEF0A0A0)) 
    \storemerge4_i_reg_1067[27]_i_5 
       (.I0(\storemerge4_i_reg_1067[27]_i_14_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .I2(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .I3(\storemerge4_i_reg_1067[27]_i_15_n_0 ),
        .I4(\storemerge4_i_reg_1067[27]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_25_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \storemerge4_i_reg_1067[27]_i_6 
       (.I0(\storemerge4_i_reg_1067[27]_i_16_n_0 ),
        .I1(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .I2(grp_fu_486_p1[54]),
        .I3(\storemerge4_i_reg_1067[27]_i_15_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCC3CCC3AAAAA5A5)) 
    \storemerge4_i_reg_1067[27]_i_7 
       (.I0(dout_r[58]),
        .I1(m_axis_result_tdata[59]),
        .I2(\storemerge4_i_reg_1067[27]_i_18_n_0 ),
        .I3(m_axis_result_tdata[58]),
        .I4(dout_r[57]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[27]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \storemerge4_i_reg_1067[27]_i_8 
       (.I0(ce_r),
        .I1(dout_r[61]),
        .I2(m_axis_result_tdata[62]),
        .I3(\storemerge4_i_reg_1067[27]_i_19_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \storemerge4_i_reg_1067[27]_i_9 
       (.I0(ce_r),
        .I1(dout_r[57]),
        .I2(m_axis_result_tdata[58]),
        .I3(\storemerge4_i_reg_1067[27]_i_18_n_0 ),
        .O(\storemerge4_i_reg_1067[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[28]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_4_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_6_n_0 ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hE4E4E41B)) 
    \storemerge4_i_reg_1067[28]_i_10 
       (.I0(ce_r),
        .I1(dout_r[52]),
        .I2(m_axis_result_tdata[53]),
        .I3(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .I4(grp_fu_486_p1[50]),
        .O(\storemerge4_i_reg_1067[28]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[28]_i_103 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [48]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[48]),
        .I3(dout_r[48]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i_reg_1067[28]_i_105 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [38]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[38]),
        .I4(dout_r[38]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[28]_i_107 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [50]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[50]),
        .I3(dout_r[50]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i_reg_1067[28]_i_108 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [37]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[37]),
        .I4(dout_r[37]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_108_n_0 ));
  LUT5 #(
    .INIT(32'hFC30A965)) 
    \storemerge4_i_reg_1067[28]_i_11 
       (.I0(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .I1(ce_r),
        .I2(dout_r[53]),
        .I3(m_axis_result_tdata[54]),
        .I4(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[28]_i_110 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [49]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[49]),
        .I3(dout_r[49]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hE5E0E5E0E5E5E0E0)) 
    \storemerge4_i_reg_1067[28]_i_112 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [39]),
        .I2(grp_fu_486_p1[57]),
        .I3(m_axis_result_tdata[39]),
        .I4(dout_r[39]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_112_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[28]_i_114 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [51]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[51]),
        .I3(dout_r[51]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_114_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_116 
       (.I0(ce_r),
        .I1(dout_r[32]),
        .I2(m_axis_result_tdata[32]),
        .O(\storemerge4_i_reg_1067[28]_i_116_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_117 
       (.I0(ce_r),
        .I1(dout_r[31]),
        .I2(m_axis_result_tdata[31]),
        .O(\storemerge4_i_reg_1067[28]_i_117_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_118 
       (.I0(ce_r),
        .I1(dout_r[30]),
        .I2(m_axis_result_tdata[30]),
        .O(\storemerge4_i_reg_1067[28]_i_118_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_119 
       (.I0(ce_r),
        .I1(dout_r[29]),
        .I2(m_axis_result_tdata[29]),
        .O(\storemerge4_i_reg_1067[28]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'hACACACACAC535353)) 
    \storemerge4_i_reg_1067[28]_i_12 
       (.I0(m_axis_result_tdata[55]),
        .I1(dout_r[54]),
        .I2(ce_r),
        .I3(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .I4(grp_fu_486_p1[52]),
        .I5(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .O(\storemerge4_i_reg_1067[28]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_120 
       (.I0(ce_r),
        .I1(dout_r[28]),
        .I2(m_axis_result_tdata[28]),
        .O(\storemerge4_i_reg_1067[28]_i_120_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_121 
       (.I0(ce_r),
        .I1(dout_r[27]),
        .I2(m_axis_result_tdata[27]),
        .O(\storemerge4_i_reg_1067[28]_i_121_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_122 
       (.I0(ce_r),
        .I1(dout_r[26]),
        .I2(m_axis_result_tdata[26]),
        .O(\storemerge4_i_reg_1067[28]_i_122_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_123 
       (.I0(ce_r),
        .I1(dout_r[25]),
        .I2(m_axis_result_tdata[25]),
        .O(\storemerge4_i_reg_1067[28]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA556655559A99)) 
    \storemerge4_i_reg_1067[28]_i_13 
       (.I0(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_43_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .I3(grp_fu_486_p1[52]),
        .I4(\storemerge4_i_reg_1067[28]_i_40_n_0 ),
        .I5(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .O(\storemerge4_i_reg_1067[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \storemerge4_i_reg_1067[28]_i_133 
       (.I0(grp_fu_486_p1[42]),
        .I1(m_axis_result_tdata[31]),
        .I2(dout_r[31]),
        .I3(ce_r),
        .I4(grp_fu_486_p1[8]),
        .I5(grp_fu_486_p1[39]),
        .O(\storemerge4_i_reg_1067[28]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \storemerge4_i_reg_1067[28]_i_138 
       (.I0(grp_fu_486_p1[12]),
        .I1(m_axis_result_tdata[14]),
        .I2(dout_r[14]),
        .I3(ce_r),
        .I4(grp_fu_486_p1[6]),
        .I5(grp_fu_486_p1[0]),
        .O(\storemerge4_i_reg_1067[28]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \storemerge4_i_reg_1067[28]_i_14 
       (.I0(\storemerge4_i_reg_1067[28]_i_45_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_46_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_47_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_48_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_145 
       (.I0(ce_r),
        .I1(dout_r[48]),
        .I2(m_axis_result_tdata[48]),
        .O(\storemerge4_i_reg_1067[28]_i_145_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_146 
       (.I0(ce_r),
        .I1(dout_r[47]),
        .I2(m_axis_result_tdata[47]),
        .O(\storemerge4_i_reg_1067[28]_i_146_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_147 
       (.I0(ce_r),
        .I1(dout_r[46]),
        .I2(m_axis_result_tdata[46]),
        .O(\storemerge4_i_reg_1067[28]_i_147_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_148 
       (.I0(ce_r),
        .I1(dout_r[45]),
        .I2(m_axis_result_tdata[45]),
        .O(\storemerge4_i_reg_1067[28]_i_148_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_149 
       (.I0(ce_r),
        .I1(dout_r[44]),
        .I2(m_axis_result_tdata[44]),
        .O(\storemerge4_i_reg_1067[28]_i_149_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i_reg_1067[28]_i_15 
       (.I0(\storemerge4_i_reg_1067[28]_i_49_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_50_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_51_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_150 
       (.I0(ce_r),
        .I1(dout_r[43]),
        .I2(m_axis_result_tdata[43]),
        .O(\storemerge4_i_reg_1067[28]_i_150_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_151 
       (.I0(ce_r),
        .I1(dout_r[42]),
        .I2(m_axis_result_tdata[42]),
        .O(\storemerge4_i_reg_1067[28]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_152 
       (.I0(ce_r),
        .I1(dout_r[41]),
        .I2(m_axis_result_tdata[41]),
        .O(\storemerge4_i_reg_1067[28]_i_152_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_153 
       (.I0(ce_r),
        .I1(dout_r[40]),
        .I2(m_axis_result_tdata[40]),
        .O(\storemerge4_i_reg_1067[28]_i_153_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_154 
       (.I0(ce_r),
        .I1(dout_r[39]),
        .I2(m_axis_result_tdata[39]),
        .O(\storemerge4_i_reg_1067[28]_i_154_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_155 
       (.I0(ce_r),
        .I1(dout_r[38]),
        .I2(m_axis_result_tdata[38]),
        .O(\storemerge4_i_reg_1067[28]_i_155_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_156 
       (.I0(ce_r),
        .I1(dout_r[37]),
        .I2(m_axis_result_tdata[37]),
        .O(\storemerge4_i_reg_1067[28]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_157 
       (.I0(ce_r),
        .I1(dout_r[36]),
        .I2(m_axis_result_tdata[36]),
        .O(\storemerge4_i_reg_1067[28]_i_157_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_158 
       (.I0(ce_r),
        .I1(dout_r[35]),
        .I2(m_axis_result_tdata[35]),
        .O(\storemerge4_i_reg_1067[28]_i_158_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_159 
       (.I0(ce_r),
        .I1(dout_r[34]),
        .I2(m_axis_result_tdata[34]),
        .O(\storemerge4_i_reg_1067[28]_i_159_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_160 
       (.I0(ce_r),
        .I1(dout_r[33]),
        .I2(m_axis_result_tdata[33]),
        .O(\storemerge4_i_reg_1067[28]_i_160_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_161 
       (.I0(ce_r),
        .I1(dout_r[51]),
        .I2(m_axis_result_tdata[51]),
        .O(\storemerge4_i_reg_1067[28]_i_161_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_162 
       (.I0(ce_r),
        .I1(dout_r[50]),
        .I2(m_axis_result_tdata[50]),
        .O(\storemerge4_i_reg_1067[28]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[28]_i_163 
       (.I0(ce_r),
        .I1(dout_r[49]),
        .I2(m_axis_result_tdata[49]),
        .O(\storemerge4_i_reg_1067[28]_i_163_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i_reg_1067[28]_i_17 
       (.I0(\storemerge4_i_reg_1067[28]_i_52_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_53_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_54_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i_reg_1067[28]_i_18 
       (.I0(\storemerge4_i_reg_1067[28]_i_55_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_56_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_57_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i_reg_1067[28]_i_19 
       (.I0(\storemerge4_i_reg_1067[28]_i_58_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_59_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_60_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_61_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \storemerge4_i_reg_1067[28]_i_2 
       (.I0(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .I1(\storemerge4_i_reg_1067[28]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \storemerge4_i_reg_1067[28]_i_20 
       (.I0(\storemerge4_i_reg_1067[28]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .I2(\storemerge4_i_reg_1067[28]_i_62_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i_reg_1067[28]_i_21 
       (.I0(\storemerge4_i_reg_1067[28]_i_63_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_64_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_65_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_66_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \storemerge4_i_reg_1067[28]_i_22 
       (.I0(\storemerge4_i_reg_1067[28]_i_67_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_68_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_69_n_0 ),
        .I4(grp_fu_486_p1[53]),
        .I5(grp_fu_486_p1[55]),
        .O(\storemerge4_i_reg_1067[28]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[28]_i_23 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [28]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[28]),
        .I3(dout_r[28]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \storemerge4_i_reg_1067[28]_i_24 
       (.I0(\storemerge4_i_reg_1067[27]_i_19_n_0 ),
        .I1(ce_r),
        .I2(dout_r[61]),
        .I3(m_axis_result_tdata[62]),
        .O(\storemerge4_i_reg_1067[28]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BFFFFFFFFE4)) 
    \storemerge4_i_reg_1067[28]_i_25 
       (.I0(ce_r),
        .I1(dout_r[60]),
        .I2(m_axis_result_tdata[61]),
        .I3(\storemerge4_i_reg_1067[27]_i_18_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_69_n_0 ),
        .I5(grp_fu_486_p1[54]),
        .O(\storemerge4_i_reg_1067[28]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1BFF5FEEBBF5FFE4)) 
    \storemerge4_i_reg_1067[28]_i_26 
       (.I0(ce_r),
        .I1(dout_r[57]),
        .I2(m_axis_result_tdata[58]),
        .I3(\storemerge4_i_reg_1067[27]_i_18_n_0 ),
        .I4(dout_r[58]),
        .I5(m_axis_result_tdata[59]),
        .O(\storemerge4_i_reg_1067[28]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \storemerge4_i_reg_1067[28]_i_27 
       (.I0(\storemerge4_i_reg_1067[28]_i_44_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \storemerge4_i_reg_1067[28]_i_28 
       (.I0(dout_r[53]),
        .I1(m_axis_result_tdata[54]),
        .I2(ce_r),
        .I3(dout_r[54]),
        .I4(m_axis_result_tdata[55]),
        .O(\storemerge4_i_reg_1067[28]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h775F)) 
    \storemerge4_i_reg_1067[28]_i_29 
       (.I0(grp_fu_486_p1[50]),
        .I1(m_axis_result_tdata[53]),
        .I2(dout_r[52]),
        .I3(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \storemerge4_i_reg_1067[28]_i_30 
       (.I0(ce_r),
        .I1(dout_r[61]),
        .I2(m_axis_result_tdata[62]),
        .I3(\storemerge4_i_reg_1067[27]_i_19_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \storemerge4_i_reg_1067[28]_i_31 
       (.I0(\storemerge4_i_reg_1067[28]_i_25_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hA005A005C0C00303)) 
    \storemerge4_i_reg_1067[28]_i_32 
       (.I0(m_axis_result_tdata[59]),
        .I1(dout_r[58]),
        .I2(\storemerge4_i_reg_1067[27]_i_18_n_0 ),
        .I3(m_axis_result_tdata[58]),
        .I4(dout_r[57]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h05A005A00303C0C0)) 
    \storemerge4_i_reg_1067[28]_i_33 
       (.I0(m_axis_result_tdata[57]),
        .I1(dout_r[56]),
        .I2(\storemerge4_i_reg_1067[28]_i_73_n_0 ),
        .I3(m_axis_result_tdata[56]),
        .I4(dout_r[55]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hAC0CA000)) 
    \storemerge4_i_reg_1067[28]_i_34 
       (.I0(m_axis_result_tdata[55]),
        .I1(dout_r[54]),
        .I2(ce_r),
        .I3(m_axis_result_tdata[54]),
        .I4(dout_r[53]),
        .O(\storemerge4_i_reg_1067[28]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hE400)) 
    \storemerge4_i_reg_1067[28]_i_35 
       (.I0(ce_r),
        .I1(dout_r[52]),
        .I2(m_axis_result_tdata[53]),
        .I3(grp_fu_486_p1[50]),
        .O(\storemerge4_i_reg_1067[28]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storemerge4_i_reg_1067[28]_i_36 
       (.I0(\storemerge4_i_reg_1067[28]_i_74_n_0 ),
        .I1(grp_fu_486_p1[49]),
        .I2(grp_fu_486_p1[56]),
        .I3(grp_fu_486_p1[48]),
        .I4(grp_fu_486_p1[44]),
        .I5(\storemerge4_i_reg_1067[28]_i_79_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storemerge4_i_reg_1067[28]_i_37 
       (.I0(\storemerge4_i_reg_1067[28]_i_80_n_0 ),
        .I1(grp_fu_486_p1[50]),
        .I2(grp_fu_486_p1[51]),
        .I3(grp_fu_486_p1[28]),
        .I4(grp_fu_486_p1[16]),
        .I5(\storemerge4_i_reg_1067[28]_i_84_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storemerge4_i_reg_1067[28]_i_38 
       (.I0(\storemerge4_i_reg_1067[28]_i_85_n_0 ),
        .I1(grp_fu_486_p1[3]),
        .I2(grp_fu_486_p1[10]),
        .I3(grp_fu_486_p1[9]),
        .I4(grp_fu_486_p1[27]),
        .I5(\storemerge4_i_reg_1067[28]_i_90_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storemerge4_i_reg_1067[28]_i_39 
       (.I0(\storemerge4_i_reg_1067[28]_i_91_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_92_n_0 ),
        .I2(grp_fu_486_p1[18]),
        .I3(grp_fu_486_p1[17]),
        .I4(grp_fu_486_p1[41]),
        .I5(grp_fu_486_p1[29]),
        .O(\storemerge4_i_reg_1067[28]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBBBBAAAAAAAA)) 
    \storemerge4_i_reg_1067[28]_i_4 
       (.I0(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h333355553C3C55AA)) 
    \storemerge4_i_reg_1067[28]_i_40 
       (.I0(dout_r[55]),
        .I1(m_axis_result_tdata[56]),
        .I2(m_axis_result_tdata[55]),
        .I3(dout_r[54]),
        .I4(ce_r),
        .I5(grp_fu_486_p1[52]),
        .O(\storemerge4_i_reg_1067[28]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hE400)) 
    \storemerge4_i_reg_1067[28]_i_42 
       (.I0(ce_r),
        .I1(dout_r[52]),
        .I2(m_axis_result_tdata[53]),
        .I3(grp_fu_486_p1[50]),
        .O(\storemerge4_i_reg_1067[28]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \storemerge4_i_reg_1067[28]_i_43 
       (.I0(dout_r[53]),
        .I1(m_axis_result_tdata[54]),
        .I2(ce_r),
        .I3(dout_r[54]),
        .I4(m_axis_result_tdata[55]),
        .O(\storemerge4_i_reg_1067[28]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hC3CCC3CCA5A5AAAA)) 
    \storemerge4_i_reg_1067[28]_i_44 
       (.I0(dout_r[56]),
        .I1(m_axis_result_tdata[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_73_n_0 ),
        .I3(m_axis_result_tdata[56]),
        .I4(dout_r[55]),
        .I5(ce_r),
        .O(\storemerge4_i_reg_1067[28]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hEFEA4545EFEA4040)) 
    \storemerge4_i_reg_1067[28]_i_45 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_23_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [44]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[43]),
        .O(\storemerge4_i_reg_1067[28]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFFFA000CF00CF)) 
    \storemerge4_i_reg_1067[28]_i_46 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [36]),
        .I1(grp_fu_486_p1[35]),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [52]),
        .I5(grp_fu_486_p1[57]),
        .O(\storemerge4_i_reg_1067[28]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i_reg_1067[28]_i_47 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [32]),
        .I1(grp_fu_486_p1[31]),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_103_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hEEFF5000)) 
    \storemerge4_i_reg_1067[28]_i_48 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [40]),
        .I2(grp_fu_486_p1[39]),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i_reg_1067[28]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i_reg_1067[28]_i_49 
       (.I0(\storemerge4_i_reg_1067[22]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_105_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i_reg_1067[28]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[28]_i_5 
       (.I0(\storemerge4_i_reg_1067[28]_i_14_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_15_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[28]_i_17_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_18_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i_reg_1067[28]_i_50 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [34]),
        .I1(grp_fu_486_p1[33]),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_107_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hEEFF5000)) 
    \storemerge4_i_reg_1067[28]_i_51 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [42]),
        .I2(grp_fu_486_p1[41]),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i_reg_1067[28]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i_reg_1067[28]_i_52 
       (.I0(\storemerge4_i_reg_1067[21]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_108_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i_reg_1067[28]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i_reg_1067[28]_i_53 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [33]),
        .I1(grp_fu_486_p1[32]),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_110_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hEEFF5000)) 
    \storemerge4_i_reg_1067[28]_i_54 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [41]),
        .I2(grp_fu_486_p1[40]),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i_reg_1067[28]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i_reg_1067[28]_i_55 
       (.I0(\storemerge4_i_reg_1067[23]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_112_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i_reg_1067[28]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AFCFFF00A0C0)) 
    \storemerge4_i_reg_1067[28]_i_56 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [35]),
        .I1(grp_fu_486_p1[34]),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_114_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hEEFF5000)) 
    \storemerge4_i_reg_1067[28]_i_57 
       (.I0(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [43]),
        .I2(grp_fu_486_p1[42]),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(grp_fu_486_p1[57]),
        .O(\storemerge4_i_reg_1067[28]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[28]_i_58 
       (.I0(\storemerge4_i_reg_1067[25]_i_6_n_0 ),
        .I1(\storemerge4_i_reg_1067[9]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[17]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[4]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i_reg_1067[28]_i_59 
       (.I0(\storemerge4_i_reg_1067[21]_i_6_n_0 ),
        .I1(\storemerge4_i_reg_1067[5]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[13]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h0E02FFFF0E020E02)) 
    \storemerge4_i_reg_1067[28]_i_6 
       (.I0(\storemerge4_i_reg_1067[28]_i_19_n_0 ),
        .I1(grp_fu_486_p1[50]),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_21_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_23_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[28]_i_60 
       (.I0(\storemerge4_i_reg_1067[27]_i_12_n_0 ),
        .I1(\storemerge4_i_reg_1067[11]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[19]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[3]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i_reg_1067[28]_i_61 
       (.I0(\storemerge4_i_reg_1067[23]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[7]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[15]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0001101111111111)) 
    \storemerge4_i_reg_1067[28]_i_62 
       (.I0(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(ce_r),
        .I3(dout_r[52]),
        .I4(m_axis_result_tdata[53]),
        .I5(grp_fu_486_p1[50]),
        .O(\storemerge4_i_reg_1067[28]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[28]_i_63 
       (.I0(\storemerge4_i_reg_1067[26]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[10]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[18]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[2]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \storemerge4_i_reg_1067[28]_i_64 
       (.I0(\storemerge4_i_reg_1067[22]_i_6_n_0 ),
        .I1(\storemerge4_i_reg_1067[6]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[14]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[28]_i_65 
       (.I0(\storemerge4_i_reg_1067[28]_i_23_n_0 ),
        .I1(\storemerge4_i_reg_1067[12]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[20]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(\storemerge4_i_reg_1067[4]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[28]_i_66 
       (.I0(\storemerge4_i_reg_1067[24]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[8]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[16]_i_5_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I5(grp_fu_486_p1[0]),
        .O(\storemerge4_i_reg_1067[28]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h53F35FFFFFFFFFFF)) 
    \storemerge4_i_reg_1067[28]_i_67 
       (.I0(m_axis_result_tdata[62]),
        .I1(dout_r[61]),
        .I2(ce_r),
        .I3(m_axis_result_tdata[55]),
        .I4(dout_r[54]),
        .I5(grp_fu_486_p1[52]),
        .O(\storemerge4_i_reg_1067[28]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \storemerge4_i_reg_1067[28]_i_68 
       (.I0(dout_r[56]),
        .I1(m_axis_result_tdata[57]),
        .I2(ce_r),
        .I3(dout_r[59]),
        .I4(m_axis_result_tdata[60]),
        .O(\storemerge4_i_reg_1067[28]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \storemerge4_i_reg_1067[28]_i_69 
       (.I0(dout_r[57]),
        .I1(m_axis_result_tdata[58]),
        .I2(ce_r),
        .I3(dout_r[58]),
        .I4(m_axis_result_tdata[59]),
        .O(\storemerge4_i_reg_1067[28]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00053035)) 
    \storemerge4_i_reg_1067[28]_i_73 
       (.I0(dout_r[53]),
        .I1(m_axis_result_tdata[54]),
        .I2(ce_r),
        .I3(dout_r[54]),
        .I4(m_axis_result_tdata[55]),
        .O(\storemerge4_i_reg_1067[28]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \storemerge4_i_reg_1067[28]_i_74 
       (.I0(grp_fu_486_p1[37]),
        .I1(m_axis_result_tdata[24]),
        .I2(dout_r[24]),
        .I3(ce_r),
        .I4(grp_fu_486_p1[45]),
        .I5(grp_fu_486_p1[19]),
        .O(\storemerge4_i_reg_1067[28]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \storemerge4_i_reg_1067[28]_i_79 
       (.I0(\storemerge4_i_reg_1067[28]_i_73_n_0 ),
        .I1(grp_fu_486_p1[53]),
        .I2(grp_fu_486_p1[25]),
        .I3(grp_fu_486_p1[32]),
        .I4(grp_fu_486_p1[38]),
        .I5(grp_fu_486_p1[43]),
        .O(\storemerge4_i_reg_1067[28]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \storemerge4_i_reg_1067[28]_i_8 
       (.I0(\storemerge4_i_reg_1067[28]_i_36_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_37_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_38_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_39_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \storemerge4_i_reg_1067[28]_i_80 
       (.I0(grp_fu_486_p1[23]),
        .I1(m_axis_result_tdata[46]),
        .I2(dout_r[46]),
        .I3(ce_r),
        .I4(grp_fu_486_p1[35]),
        .I5(grp_fu_486_p1[26]),
        .O(\storemerge4_i_reg_1067[28]_i_80_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \storemerge4_i_reg_1067[28]_i_84 
       (.I0(grp_fu_486_p1[1]),
        .I1(grp_fu_486_p1[15]),
        .I2(grp_fu_486_p1[7]),
        .I3(grp_fu_486_p1[22]),
        .I4(\storemerge4_i_reg_1067[28]_i_133_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \storemerge4_i_reg_1067[28]_i_85 
       (.I0(grp_fu_486_p1[40]),
        .I1(m_axis_result_tdata[34]),
        .I2(dout_r[34]),
        .I3(ce_r),
        .I4(grp_fu_486_p1[34]),
        .I5(grp_fu_486_p1[36]),
        .O(\storemerge4_i_reg_1067[28]_i_85_n_0 ));
  LUT5 #(
    .INIT(32'h5566AA59)) 
    \storemerge4_i_reg_1067[28]_i_9 
       (.I0(\storemerge4_i_reg_1067[28]_i_40_n_0 ),
        .I1(grp_fu_486_p1[52]),
        .I2(\storemerge4_i_reg_1067[28]_i_42_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_43_n_0 ),
        .I4(\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ),
        .O(\storemerge4_i_reg_1067[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \storemerge4_i_reg_1067[28]_i_90 
       (.I0(grp_fu_486_p1[11]),
        .I1(grp_fu_486_p1[21]),
        .I2(grp_fu_486_p1[4]),
        .I3(grp_fu_486_p1[47]),
        .I4(\storemerge4_i_reg_1067[28]_i_138_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \storemerge4_i_reg_1067[28]_i_91 
       (.I0(grp_fu_486_p1[2]),
        .I1(grp_fu_486_p1[5]),
        .I2(grp_fu_486_p1[20]),
        .I3(grp_fu_486_p1[46]),
        .I4(\storemerge4_i_reg_1067[28]_i_68_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_69_n_0 ),
        .O(\storemerge4_i_reg_1067[28]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \storemerge4_i_reg_1067[28]_i_92 
       (.I0(grp_fu_486_p1[31]),
        .I1(m_axis_result_tdata[61]),
        .I2(dout_r[60]),
        .I3(ce_r),
        .I4(grp_fu_486_p1[24]),
        .I5(grp_fu_486_p1[13]),
        .O(\storemerge4_i_reg_1067[28]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[2]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[2]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[2]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[2]_i_2 
       (.I0(\storemerge4_i_reg_1067[2]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[4]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[3]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[5]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i_reg_1067[2]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[2]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[3]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[2]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[2]_i_4 
       (.I0(\storemerge4_i_reg_1067[2]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[10]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[6]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[14]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[2]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [2]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[2]),
        .I3(dout_r[2]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \storemerge4_i_reg_1067[2]_i_6 
       (.I0(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I1(\storemerge4_i_reg_1067[4]_i_8_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .O(\storemerge4_i_reg_1067[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[2]_i_7 
       (.I0(\storemerge4_i_reg_1067[2]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I2(\storemerge4_i_reg_1067[2]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[18]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[2]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [34]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[34]),
        .I3(dout_r[34]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[3]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[3]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[3]_i_3_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[3]_i_2 
       (.I0(\storemerge4_i_reg_1067[3]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[5]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[4]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[6]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[3]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[3]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[3]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[4]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[3]_i_4 
       (.I0(\storemerge4_i_reg_1067[3]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[11]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[7]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[15]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[3]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [3]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[3]),
        .I3(dout_r[3]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB000800000000000)) 
    \storemerge4_i_reg_1067[3]_i_6 
       (.I0(\storemerge4_i_reg_1067[2]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(grp_fu_486_p1[0]),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[3]_i_7 
       (.I0(\storemerge4_i_reg_1067[3]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I2(\storemerge4_i_reg_1067[3]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[19]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[3]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [35]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[35]),
        .I3(dout_r[35]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[4]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_4_n_0 ),
        .I3(\storemerge4_i_reg_1067[4]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[4]_i_3_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB8CC)) 
    \storemerge4_i_reg_1067[4]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [52]),
        .I1(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [20]),
        .I3(grp_fu_486_p1[57]),
        .I4(grp_fu_486_p1[20]),
        .O(\storemerge4_i_reg_1067[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[4]_i_2 
       (.I0(\storemerge4_i_reg_1067[4]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[6]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[5]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[7]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[4]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[4]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[4]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[5]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \storemerge4_i_reg_1067[4]_i_4 
       (.I0(\storemerge4_i_reg_1067[4]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[8]_i_7_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[16]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[4]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [4]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[4]),
        .I3(dout_r[4]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB000800000000000)) 
    \storemerge4_i_reg_1067[4]_i_6 
       (.I0(\storemerge4_i_reg_1067[3]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[4]_i_8_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \storemerge4_i_reg_1067[4]_i_7 
       (.I0(\storemerge4_i_reg_1067[4]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I2(\storemerge4_i_reg_1067[4]_i_10_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I4(\storemerge4_i_reg_1067[12]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[4]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [1]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[1]),
        .I3(dout_r[1]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[4]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [36]),
        .I1(grp_fu_486_p1[35]),
        .I2(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [4]),
        .I4(grp_fu_486_p1[57]),
        .I5(grp_fu_486_p1[4]),
        .O(\storemerge4_i_reg_1067[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[5]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[5]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[5]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[5]_i_2 
       (.I0(\storemerge4_i_reg_1067[5]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[7]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[6]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[8]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[5]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[5]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[5]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[6]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[5]_i_4 
       (.I0(\storemerge4_i_reg_1067[5]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[13]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[9]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[17]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[5]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [5]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[5]),
        .I3(dout_r[5]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \storemerge4_i_reg_1067[5]_i_6 
       (.I0(\storemerge4_i_reg_1067[7]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[2]_i_5_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[5]_i_7 
       (.I0(\storemerge4_i_reg_1067[5]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[5]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[21]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[5]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [37]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[37]),
        .I3(dout_r[37]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[6]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[28]_i_4_n_0 ),
        .I3(\storemerge4_i_reg_1067[6]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[6]_i_3_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[6]_i_2 
       (.I0(\storemerge4_i_reg_1067[6]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[8]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[7]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[9]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[6]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[6]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[6]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[7]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[6]_i_4 
       (.I0(\storemerge4_i_reg_1067[6]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[14]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[10]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[18]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[6]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [6]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[6]),
        .I3(dout_r[6]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \storemerge4_i_reg_1067[6]_i_6 
       (.I0(\storemerge4_i_reg_1067[8]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[3]_i_5_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[6]_i_7 
       (.I0(\storemerge4_i_reg_1067[6]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[6]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[22]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[6]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [38]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[38]),
        .I3(dout_r[38]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[7]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[7]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[7]_i_3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[7]_i_2 
       (.I0(\storemerge4_i_reg_1067[7]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[9]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[8]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[10]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[7]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[7]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[7]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[8]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[7]_i_4 
       (.I0(\storemerge4_i_reg_1067[7]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[15]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[11]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[19]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[7]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [7]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[7]),
        .I3(dout_r[7]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[7]_i_6 
       (.I0(\storemerge4_i_reg_1067[9]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[7]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[7]_i_7 
       (.I0(\storemerge4_i_reg_1067[7]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[7]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[23]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \storemerge4_i_reg_1067[7]_i_8 
       (.I0(\storemerge4_i_reg_1067[4]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(grp_fu_486_p1[0]),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[7]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [39]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[39]),
        .I3(dout_r[39]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[8]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[8]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[8]_i_3_n_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[8]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [40]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[40]),
        .I3(dout_r[40]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[8]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[8]_i_11 
       (.I0(ce_r),
        .I1(dout_r[0]),
        .I2(m_axis_result_tdata[0]),
        .O(\storemerge4_i_reg_1067[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[8]_i_12 
       (.I0(ce_r),
        .I1(dout_r[8]),
        .I2(m_axis_result_tdata[8]),
        .O(\storemerge4_i_reg_1067[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[8]_i_13 
       (.I0(ce_r),
        .I1(dout_r[7]),
        .I2(m_axis_result_tdata[7]),
        .O(\storemerge4_i_reg_1067[8]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[8]_i_14 
       (.I0(ce_r),
        .I1(dout_r[6]),
        .I2(m_axis_result_tdata[6]),
        .O(\storemerge4_i_reg_1067[8]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[8]_i_15 
       (.I0(ce_r),
        .I1(dout_r[5]),
        .I2(m_axis_result_tdata[5]),
        .O(\storemerge4_i_reg_1067[8]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[8]_i_16 
       (.I0(ce_r),
        .I1(dout_r[4]),
        .I2(m_axis_result_tdata[4]),
        .O(\storemerge4_i_reg_1067[8]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[8]_i_17 
       (.I0(ce_r),
        .I1(dout_r[3]),
        .I2(m_axis_result_tdata[3]),
        .O(\storemerge4_i_reg_1067[8]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[8]_i_18 
       (.I0(ce_r),
        .I1(dout_r[2]),
        .I2(m_axis_result_tdata[2]),
        .O(\storemerge4_i_reg_1067[8]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \storemerge4_i_reg_1067[8]_i_19 
       (.I0(ce_r),
        .I1(dout_r[1]),
        .I2(m_axis_result_tdata[1]),
        .O(\storemerge4_i_reg_1067[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[8]_i_2 
       (.I0(\storemerge4_i_reg_1067[8]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[10]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[9]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[11]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444F44)) 
    \storemerge4_i_reg_1067[8]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[8]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[8]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[9]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \storemerge4_i_reg_1067[8]_i_4 
       (.I0(\storemerge4_i_reg_1067[12]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I2(\storemerge4_i_reg_1067[20]_i_7_n_0 ),
        .I3(\storemerge4_i_reg_1067[8]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[16]_i_7_n_0 ),
        .I5(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .O(\storemerge4_i_reg_1067[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[8]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [8]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[8]),
        .I3(dout_r[8]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[8]_i_6 
       (.I0(\storemerge4_i_reg_1067[10]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[8]_i_9_n_0 ),
        .O(\storemerge4_i_reg_1067[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[8]_i_7 
       (.I0(\storemerge4_i_reg_1067[8]_i_10_n_0 ),
        .I1(\storemerge4_i_reg_1067[8]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[24]_i_5_n_0 ),
        .O(\storemerge4_i_reg_1067[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \storemerge4_i_reg_1067[8]_i_9 
       (.I0(\storemerge4_i_reg_1067[5]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[4]_i_8_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \storemerge4_i_reg_1067[9]_i_1 
       (.I0(\storemerge4_i_reg_1067[28]_i_2_n_0 ),
        .I1(grp_fu_486_p1[57]),
        .I2(\storemerge4_i_reg_1067[27]_i_2_n_0 ),
        .I3(\storemerge4_i_reg_1067[9]_i_2_n_0 ),
        .I4(\storemerge4_i_reg_1067[9]_i_3_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[9]_i_2 
       (.I0(\storemerge4_i_reg_1067[9]_i_4_n_0 ),
        .I1(\storemerge4_i_reg_1067[11]_i_4_n_0 ),
        .I2(grp_fu_486_p1[50]),
        .I3(\storemerge4_i_reg_1067[10]_i_4_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I5(\storemerge4_i_reg_1067[12]_i_4_n_0 ),
        .O(\storemerge4_i_reg_1067[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \storemerge4_i_reg_1067[9]_i_3 
       (.I0(\storemerge4_i_reg_1067[28]_i_22_n_0 ),
        .I1(\storemerge4_i_reg_1067[9]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_20_n_0 ),
        .I3(\storemerge4_i_reg_1067[10]_i_6_n_0 ),
        .I4(grp_fu_486_p1[50]),
        .I5(\storemerge4_i_reg_1067[9]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[9]_i_4 
       (.I0(\storemerge4_i_reg_1067[9]_i_7_n_0 ),
        .I1(\storemerge4_i_reg_1067[17]_i_7_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I3(\storemerge4_i_reg_1067[13]_i_7_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .I5(\storemerge4_i_reg_1067[21]_i_7_n_0 ),
        .O(\storemerge4_i_reg_1067[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[9]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [9]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[9]),
        .I3(dout_r[9]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \storemerge4_i_reg_1067[9]_i_6 
       (.I0(\storemerge4_i_reg_1067[11]_i_8_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_10_n_0 ),
        .I2(\storemerge4_i_reg_1067[9]_i_8_n_0 ),
        .O(\storemerge4_i_reg_1067[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \storemerge4_i_reg_1067[9]_i_7 
       (.I0(\storemerge4_i_reg_1067[9]_i_9_n_0 ),
        .I1(\storemerge4_i_reg_1067[9]_i_5_n_0 ),
        .I2(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I3(grp_fu_486_p1[57]),
        .I4(\storemerge4_i_reg_1067[28]_i_13_n_0 ),
        .I5(\storemerge4_i_reg_1067[25]_i_6_n_0 ),
        .O(\storemerge4_i_reg_1067[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \storemerge4_i_reg_1067[9]_i_8 
       (.I0(\storemerge4_i_reg_1067[6]_i_5_n_0 ),
        .I1(\storemerge4_i_reg_1067[28]_i_11_n_0 ),
        .I2(\storemerge4_i_reg_1067[2]_i_5_n_0 ),
        .I3(\storemerge4_i_reg_1067[28]_i_9_n_0 ),
        .I4(\storemerge4_i_reg_1067[28]_i_12_n_0 ),
        .O(\storemerge4_i_reg_1067[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \storemerge4_i_reg_1067[9]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [41]),
        .I1(grp_fu_486_p1[57]),
        .I2(m_axis_result_tdata[41]),
        .I3(dout_r[41]),
        .I4(ce_r),
        .O(\storemerge4_i_reg_1067[9]_i_9_n_0 ));
  CARRY8 \storemerge4_i_reg_1067_reg[16]_i_8 
       (.CI(\storemerge4_i_reg_1067_reg[8]_i_8_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i_reg_1067_reg[16]_i_8_n_0 ,\storemerge4_i_reg_1067_reg[16]_i_8_n_1 ,\storemerge4_i_reg_1067_reg[16]_i_8_n_2 ,\storemerge4_i_reg_1067_reg[16]_i_8_n_3 ,\storemerge4_i_reg_1067_reg[16]_i_8_n_4 ,\storemerge4_i_reg_1067_reg[16]_i_8_n_5 ,\storemerge4_i_reg_1067_reg[16]_i_8_n_6 ,\storemerge4_i_reg_1067_reg[16]_i_8_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [16:9]),
        .S({\storemerge4_i_reg_1067[16]_i_11_n_0 ,\storemerge4_i_reg_1067[16]_i_12_n_0 ,\storemerge4_i_reg_1067[16]_i_13_n_0 ,\storemerge4_i_reg_1067[16]_i_14_n_0 ,\storemerge4_i_reg_1067[16]_i_15_n_0 ,\storemerge4_i_reg_1067[16]_i_16_n_0 ,\storemerge4_i_reg_1067[16]_i_17_n_0 ,\storemerge4_i_reg_1067[16]_i_18_n_0 }));
  CARRY8 \storemerge4_i_reg_1067_reg[24]_i_8 
       (.CI(\storemerge4_i_reg_1067_reg[16]_i_8_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i_reg_1067_reg[24]_i_8_n_0 ,\storemerge4_i_reg_1067_reg[24]_i_8_n_1 ,\storemerge4_i_reg_1067_reg[24]_i_8_n_2 ,\storemerge4_i_reg_1067_reg[24]_i_8_n_3 ,\storemerge4_i_reg_1067_reg[24]_i_8_n_4 ,\storemerge4_i_reg_1067_reg[24]_i_8_n_5 ,\storemerge4_i_reg_1067_reg[24]_i_8_n_6 ,\storemerge4_i_reg_1067_reg[24]_i_8_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [24:17]),
        .S({\storemerge4_i_reg_1067[24]_i_10_n_0 ,\storemerge4_i_reg_1067[24]_i_11_n_0 ,\storemerge4_i_reg_1067[24]_i_12_n_0 ,\storemerge4_i_reg_1067[24]_i_13_n_0 ,\storemerge4_i_reg_1067[24]_i_14_n_0 ,\storemerge4_i_reg_1067[24]_i_15_n_0 ,\storemerge4_i_reg_1067[24]_i_16_n_0 ,\storemerge4_i_reg_1067[24]_i_17_n_0 }));
  CARRY8 \storemerge4_i_reg_1067_reg[28]_i_101 
       (.CI(\storemerge4_i_reg_1067_reg[28]_i_97_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_storemerge4_i_reg_1067_reg[28]_i_101_CO_UNCONNECTED [7:4],\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [52],\NLW_storemerge4_i_reg_1067_reg[28]_i_101_CO_UNCONNECTED [2],\storemerge4_i_reg_1067_reg[28]_i_101_n_6 ,\storemerge4_i_reg_1067_reg[28]_i_101_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_storemerge4_i_reg_1067_reg[28]_i_101_O_UNCONNECTED [7:3],\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\storemerge4_i_reg_1067[28]_i_161_n_0 ,\storemerge4_i_reg_1067[28]_i_162_n_0 ,\storemerge4_i_reg_1067[28]_i_163_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \storemerge4_i_reg_1067_reg[28]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_storemerge4_i_reg_1067_reg[28]_i_7_CO_UNCONNECTED [7:6],\storemerge4_i_reg_1067_reg[28]_i_7_n_2 ,\storemerge4_i_reg_1067_reg[28]_i_7_n_3 ,\storemerge4_i_reg_1067_reg[28]_i_7_n_4 ,\storemerge4_i_reg_1067_reg[28]_i_7_n_5 ,\storemerge4_i_reg_1067_reg[28]_i_7_n_6 ,\storemerge4_i_reg_1067_reg[28]_i_7_n_7 }),
        .DI({1'b0,1'b0,\storemerge4_i_reg_1067[28]_i_24_n_0 ,\storemerge4_i_reg_1067[28]_i_25_n_0 ,\storemerge4_i_reg_1067[28]_i_26_n_0 ,\storemerge4_i_reg_1067[28]_i_27_n_0 ,\storemerge4_i_reg_1067[28]_i_28_n_0 ,\storemerge4_i_reg_1067[28]_i_29_n_0 }),
        .O(\NLW_storemerge4_i_reg_1067_reg[28]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\storemerge4_i_reg_1067[28]_i_30_n_0 ,\storemerge4_i_reg_1067[28]_i_31_n_0 ,\storemerge4_i_reg_1067[28]_i_32_n_0 ,\storemerge4_i_reg_1067[28]_i_33_n_0 ,\storemerge4_i_reg_1067[28]_i_34_n_0 ,\storemerge4_i_reg_1067[28]_i_35_n_0 }));
  CARRY8 \storemerge4_i_reg_1067_reg[28]_i_72 
       (.CI(\storemerge4_i_reg_1067_reg[24]_i_8_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i_reg_1067_reg[28]_i_72_n_0 ,\storemerge4_i_reg_1067_reg[28]_i_72_n_1 ,\storemerge4_i_reg_1067_reg[28]_i_72_n_2 ,\storemerge4_i_reg_1067_reg[28]_i_72_n_3 ,\storemerge4_i_reg_1067_reg[28]_i_72_n_4 ,\storemerge4_i_reg_1067_reg[28]_i_72_n_5 ,\storemerge4_i_reg_1067_reg[28]_i_72_n_6 ,\storemerge4_i_reg_1067_reg[28]_i_72_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [32:25]),
        .S({\storemerge4_i_reg_1067[28]_i_116_n_0 ,\storemerge4_i_reg_1067[28]_i_117_n_0 ,\storemerge4_i_reg_1067[28]_i_118_n_0 ,\storemerge4_i_reg_1067[28]_i_119_n_0 ,\storemerge4_i_reg_1067[28]_i_120_n_0 ,\storemerge4_i_reg_1067[28]_i_121_n_0 ,\storemerge4_i_reg_1067[28]_i_122_n_0 ,\storemerge4_i_reg_1067[28]_i_123_n_0 }));
  CARRY8 \storemerge4_i_reg_1067_reg[28]_i_97 
       (.CI(\storemerge4_i_reg_1067_reg[28]_i_99_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i_reg_1067_reg[28]_i_97_n_0 ,\storemerge4_i_reg_1067_reg[28]_i_97_n_1 ,\storemerge4_i_reg_1067_reg[28]_i_97_n_2 ,\storemerge4_i_reg_1067_reg[28]_i_97_n_3 ,\storemerge4_i_reg_1067_reg[28]_i_97_n_4 ,\storemerge4_i_reg_1067_reg[28]_i_97_n_5 ,\storemerge4_i_reg_1067_reg[28]_i_97_n_6 ,\storemerge4_i_reg_1067_reg[28]_i_97_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [48:41]),
        .S({\storemerge4_i_reg_1067[28]_i_145_n_0 ,\storemerge4_i_reg_1067[28]_i_146_n_0 ,\storemerge4_i_reg_1067[28]_i_147_n_0 ,\storemerge4_i_reg_1067[28]_i_148_n_0 ,\storemerge4_i_reg_1067[28]_i_149_n_0 ,\storemerge4_i_reg_1067[28]_i_150_n_0 ,\storemerge4_i_reg_1067[28]_i_151_n_0 ,\storemerge4_i_reg_1067[28]_i_152_n_0 }));
  CARRY8 \storemerge4_i_reg_1067_reg[28]_i_99 
       (.CI(\storemerge4_i_reg_1067_reg[28]_i_72_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i_reg_1067_reg[28]_i_99_n_0 ,\storemerge4_i_reg_1067_reg[28]_i_99_n_1 ,\storemerge4_i_reg_1067_reg[28]_i_99_n_2 ,\storemerge4_i_reg_1067_reg[28]_i_99_n_3 ,\storemerge4_i_reg_1067_reg[28]_i_99_n_4 ,\storemerge4_i_reg_1067_reg[28]_i_99_n_5 ,\storemerge4_i_reg_1067_reg[28]_i_99_n_6 ,\storemerge4_i_reg_1067_reg[28]_i_99_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [40:33]),
        .S({\storemerge4_i_reg_1067[28]_i_153_n_0 ,\storemerge4_i_reg_1067[28]_i_154_n_0 ,\storemerge4_i_reg_1067[28]_i_155_n_0 ,\storemerge4_i_reg_1067[28]_i_156_n_0 ,\storemerge4_i_reg_1067[28]_i_157_n_0 ,\storemerge4_i_reg_1067[28]_i_158_n_0 ,\storemerge4_i_reg_1067[28]_i_159_n_0 ,\storemerge4_i_reg_1067[28]_i_160_n_0 }));
  CARRY8 \storemerge4_i_reg_1067_reg[8]_i_8 
       (.CI(\storemerge4_i_reg_1067[8]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\storemerge4_i_reg_1067_reg[8]_i_8_n_0 ,\storemerge4_i_reg_1067_reg[8]_i_8_n_1 ,\storemerge4_i_reg_1067_reg[8]_i_8_n_2 ,\storemerge4_i_reg_1067_reg[8]_i_8_n_3 ,\storemerge4_i_reg_1067_reg[8]_i_8_n_4 ,\storemerge4_i_reg_1067_reg[8]_i_8_n_5 ,\storemerge4_i_reg_1067_reg[8]_i_8_n_6 ,\storemerge4_i_reg_1067_reg[8]_i_8_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316/sub_ln23_fu_757_p2 [8:1]),
        .S({\storemerge4_i_reg_1067[8]_i_12_n_0 ,\storemerge4_i_reg_1067[8]_i_13_n_0 ,\storemerge4_i_reg_1067[8]_i_14_n_0 ,\storemerge4_i_reg_1067[8]_i_15_n_0 ,\storemerge4_i_reg_1067[8]_i_16_n_0 ,\storemerge4_i_reg_1067[8]_i_17_n_0 ,\storemerge4_i_reg_1067[8]_i_18_n_0 ,\storemerge4_i_reg_1067[8]_i_19_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_11_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_11_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_0
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_11_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_11_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_1
   (input_A_12_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_17_address0);
  output [28:0]input_A_12_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_12_q0;
  wire [4:0]input_A_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_12_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_12_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_12_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_12_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_12_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_12_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_12_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_12_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_12_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_12_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_12_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_12_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_12_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_12_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_12_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_12_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_12_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_12_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_12_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_12_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_12_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_12_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_12_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_12_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_12_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_12_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_12_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_12_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_12_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_10
   (input_A_20_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_23_address0);
  output [28:0]input_A_20_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_20_q0;
  wire [4:0]input_A_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_20_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_20_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_20_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_20_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_20_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_20_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_20_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_20_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_20_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_20_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_20_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_20_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_20_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_20_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_20_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_20_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_20_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_20_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_20_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_20_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_20_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_20_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_20_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_20_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_20_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_20_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_20_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_20_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_20_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_11
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_23_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_12
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_23_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_13
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_23_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_14
   (input_A_24_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DSP_A_B_DATA_INST_4,
    DSP_A_B_DATA_INST_5);
  output [28:0]input_A_24_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input DSP_A_B_DATA_INST_4;
  input DSP_A_B_DATA_INST_5;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire DSP_A_B_DATA_INST_4;
  wire DSP_A_B_DATA_INST_5;
  wire ap_clk;
  wire [28:0]input_A_24_q0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_24_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_24_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_24_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_24_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_24_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_24_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_24_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_24_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_24_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_24_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_24_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_24_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_24_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_24_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_24_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_24_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_24_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_24_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_24_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_24_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_24_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_24_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_24_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_24_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_24_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_24_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_24_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_24_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_24_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_15
   (input_A_25_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DSP_A_B_DATA_INST_4,
    DSP_A_B_DATA_INST_5);
  output [28:0]input_A_25_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input DSP_A_B_DATA_INST_4;
  input DSP_A_B_DATA_INST_5;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire DSP_A_B_DATA_INST_4;
  wire DSP_A_B_DATA_INST_5;
  wire ap_clk;
  wire [28:0]input_A_25_q0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_25_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_25_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_25_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_25_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_25_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_25_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_25_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_25_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_25_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_25_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_25_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_25_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_25_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_25_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_25_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_25_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_25_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_25_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_25_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_25_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_25_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_25_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_25_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_25_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_25_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_25_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_25_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_25_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_25_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_16
   (input_A_26_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_30_address0);
  output [28:0]input_A_26_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_30_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_26_q0;
  wire [4:0]input_A_30_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_26_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_26_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_26_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_26_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_26_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_26_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_26_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_26_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_26_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_26_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_26_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_26_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_26_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_26_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_26_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_26_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_26_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_26_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_26_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_26_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_26_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_26_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_26_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_26_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_26_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_26_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_26_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_26_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_26_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_17
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_30_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_30_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_30_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_18
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_30_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_30_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_30_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_19
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_30_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_30_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_30_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_2
   (input_A_13_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_17_address0);
  output [28:0]input_A_13_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_13_q0;
  wire [4:0]input_A_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_13_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_13_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_13_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_13_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_13_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_13_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_13_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_13_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_13_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_13_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_13_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_13_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_13_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_13_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_13_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_13_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_13_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_13_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_13_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_13_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_13_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_13_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_13_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_13_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_13_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_13_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_13_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_13_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_13_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_20
   (input_A_2_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_5_address0);
  output [28:0]input_A_2_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_2_q0;
  wire [4:0]input_A_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_2_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_2_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_2_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_2_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_2_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_2_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_2_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_2_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_2_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_2_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_2_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_2_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_2_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_2_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_2_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_2_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_2_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_2_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_2_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_2_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_2_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_2_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_2_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_2_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_2_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_2_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_2_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_2_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_2_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_21
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_30_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_30_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_30_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_30_address0[0]),
        .A1(input_A_30_address0[1]),
        .A2(input_A_30_address0[2]),
        .A3(input_A_30_address0[3]),
        .A4(input_A_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_22
   (input_A_31_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_31_address0);
  output [28:0]input_A_31_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_31_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [4:0]input_A_31_address0;
  wire [28:0]input_A_31_q0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_31_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_31_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_31_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_31_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_31_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_31_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_31_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_31_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_31_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_31_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_31_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_31_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_31_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_31_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_31_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_31_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_31_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_31_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_31_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_31_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_31_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_31_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_31_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_31_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_31_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_31_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_31_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_31_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_31_address0[0]),
        .A1(input_A_31_address0[1]),
        .A2(input_A_31_address0[2]),
        .A3(input_A_31_address0[3]),
        .A4(input_A_31_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_31_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_23
   (input_A_3_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_5_address0);
  output [28:0]input_A_3_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_3_q0;
  wire [4:0]input_A_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_3_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_3_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_3_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_3_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_3_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_3_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_3_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_3_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_3_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_3_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_3_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_3_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_3_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_3_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_3_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_3_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_3_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_3_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_3_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_3_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_3_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_3_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_3_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_3_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_3_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_3_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_3_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_3_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_3_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_24
   (din1,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_5_address0);
  output [28:0]din1;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]din1;
  wire [4:0]input_A_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(din1[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(din1[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(din1[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(din1[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(din1[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(din1[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(din1[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(din1[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(din1[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(din1[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(din1[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(din1[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(din1[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(din1[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(din1[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(din1[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(din1[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(din1[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(din1[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(din1[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(din1[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(din1[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(din1[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(din1[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(din1[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(din1[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(din1[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(din1[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(din1[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_25
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_5_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_26
   (input_A_6_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_11_address0);
  output [28:0]input_A_6_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [4:0]input_A_11_address0;
  wire [28:0]input_A_6_q0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_6_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_6_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_6_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_6_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_6_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_6_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_6_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_6_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_6_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_6_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_6_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_6_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_6_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_6_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_6_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_6_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_6_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_6_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_6_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_6_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_6_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_6_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_6_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_6_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_6_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_6_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_6_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_6_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_6_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_27
   (input_A_7_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_11_address0);
  output [28:0]input_A_7_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [4:0]input_A_11_address0;
  wire [28:0]input_A_7_q0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_7_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_7_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_7_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_7_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_7_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_7_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_7_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_7_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_7_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_7_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_7_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_7_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_7_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_7_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_7_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_7_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_7_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_7_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_7_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_7_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_7_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_7_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_7_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_7_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_7_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_7_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_7_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_7_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_7_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_28
   (input_A_8_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_11_address0);
  output [28:0]input_A_8_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [4:0]input_A_11_address0;
  wire [28:0]input_A_8_q0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_8_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_8_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_8_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_8_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_8_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_8_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_8_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_8_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_8_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_8_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_8_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_8_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_8_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_8_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_8_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_8_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_8_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_8_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_8_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_8_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_8_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_8_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_8_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_8_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_8_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_8_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_8_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_8_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_8_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_29
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_11_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_11_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_11_address0[0]),
        .A1(input_A_11_address0[1]),
        .A2(input_A_11_address0[2]),
        .A3(input_A_11_address0[3]),
        .A4(input_A_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_3
   (input_A_14_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_17_address0);
  output [28:0]input_A_14_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_14_q0;
  wire [4:0]input_A_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_14_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_14_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_14_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_14_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_14_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_14_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_14_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_14_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_14_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_14_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_14_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_14_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_14_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_14_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_14_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_14_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_14_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_14_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_14_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_14_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_14_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_14_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_14_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_14_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_14_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_14_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_14_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_14_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_14_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_30
   (input_A_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    p_0_in,
    input_A_5_address0);
  output [28:0]input_A_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input p_0_in;
  input [4:0]input_A_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire ap_clk;
  wire [4:0]input_A_5_address0;
  wire [28:0]input_A_q0;
  wire p_0_in;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_q0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_q0[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_q0[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_q0[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_q0[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_q0[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_q0[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_q0[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_q0[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_q0[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_q0[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_q0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_q0[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_q0[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_q0[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_q0[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_q0[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_q0[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_q0[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_q0[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_q0[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_q0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_q0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_q0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_q0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_q0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_q0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_q0[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_q0[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_31
   (ap_clk_0,
    ap_clk,
    input_B_31_d0,
    DSP_A_B_DATA_INST,
    input_B_11_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]input_B_31_d0;
  input DSP_A_B_DATA_INST;
  input [4:0]input_B_11_address0;

  wire DSP_A_B_DATA_INST;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_11_address0;
  wire [28:0]input_B_31_d0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_10_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_32
   (ap_clk_0,
    ap_clk,
    input_B_31_d0,
    DSP_A_B_DATA_INST,
    input_B_11_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]input_B_31_d0;
  input DSP_A_B_DATA_INST;
  input [4:0]input_B_11_address0;

  wire DSP_A_B_DATA_INST;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_11_address0;
  wire [28:0]input_B_31_d0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_11_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(input_B_31_d0[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_33
   (ap_clk_0,
    ap_clk,
    input_B_31_d0,
    DSP_A_B_DATA_INST,
    input_B_17_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]input_B_31_d0;
  input DSP_A_B_DATA_INST;
  input [4:0]input_B_17_address0;

  wire DSP_A_B_DATA_INST;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_17_address0;
  wire [28:0]input_B_31_d0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_12_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(input_B_31_d0[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_34
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_17_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_13_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_35
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_17_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_14_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_36
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_17_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_37
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_17_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_38
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_17_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_17_address0[0]),
        .A1(input_B_17_address0[1]),
        .A2(input_B_17_address0[2]),
        .A3(input_B_17_address0[3]),
        .A4(input_B_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_39
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_23_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_4
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_17_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_15_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_40
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_23_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_41
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_5_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_42
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_23_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_20_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_43
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_23_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_21_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_44
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_23_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_22_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_45
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_23_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_23_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_23_address0[0]),
        .A1(input_B_23_address0[1]),
        .A2(input_B_23_address0[2]),
        .A3(input_B_23_address0[3]),
        .A4(input_B_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_46
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DSP_A_B_DATA_INST_4,
    DSP_A_B_DATA_INST_5);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input DSP_A_B_DATA_INST_4;
  input DSP_A_B_DATA_INST_5;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire DSP_A_B_DATA_INST_4;
  wire DSP_A_B_DATA_INST_5;
  wire ap_clk;
  wire [28:0]ap_clk_0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_24_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_47
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DSP_A_B_DATA_INST_4,
    DSP_A_B_DATA_INST_5);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input DSP_A_B_DATA_INST_4;
  input DSP_A_B_DATA_INST_5;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire DSP_A_B_DATA_INST_4;
  wire DSP_A_B_DATA_INST_5;
  wire ap_clk;
  wire [28:0]ap_clk_0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_25_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_48
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_30_address0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DSP_A_B_DATA_INST_4,
    DSP_A_B_DATA_INST_5);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_30_address0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input DSP_A_B_DATA_INST_4;
  input DSP_A_B_DATA_INST_5;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire DSP_A_B_DATA_INST_4;
  wire DSP_A_B_DATA_INST_5;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_30_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(DSP_A_B_DATA_INST_1),
        .A1(DSP_A_B_DATA_INST_2),
        .A2(DSP_A_B_DATA_INST_3),
        .A3(DSP_A_B_DATA_INST_4),
        .A4(DSP_A_B_DATA_INST_5),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_26_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_49
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_30_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_30_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_30_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_27_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_5
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_17_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_16_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_50
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_30_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_30_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_30_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_28_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_51
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_30_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_30_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_30_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_29_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_52
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_5_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_2_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_53
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    p_0_in,
    input_B_30_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input p_0_in;
  input [4:0]input_B_30_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_30_address0;
  wire p_0_in;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_30_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_30_address0[0]),
        .A1(input_B_30_address0[1]),
        .A2(input_B_30_address0[2]),
        .A3(input_B_30_address0[3]),
        .A4(input_B_30_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_54
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_31_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_31_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_31_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_31_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_31_address0[0]),
        .A1(input_B_31_address0[1]),
        .A2(input_B_31_address0[2]),
        .A3(input_B_31_address0[3]),
        .A4(input_B_31_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_55
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_5_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_3_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_56
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_5_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_4_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_57
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_5_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_5_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_58
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_11_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_11_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_6_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_59
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_11_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_11_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_7_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_6
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_17_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_17_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_A_17_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_17_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_17_address0[0]),
        .A1(input_A_17_address0[1]),
        .A2(input_A_17_address0[2]),
        .A3(input_A_17_address0[3]),
        .A4(input_A_17_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_60
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_11_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_11_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_8_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_61
   (ap_clk_0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_11_address0);
  output [28:0]ap_clk_0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_11_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]ap_clk_0;
  wire [4:0]input_B_11_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(ap_clk_0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(ap_clk_0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(ap_clk_0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(ap_clk_0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(ap_clk_0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(ap_clk_0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(ap_clk_0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(ap_clk_0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(ap_clk_0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(ap_clk_0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(ap_clk_0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(ap_clk_0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(ap_clk_0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(ap_clk_0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(ap_clk_0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(ap_clk_0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(ap_clk_0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(ap_clk_0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(ap_clk_0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(ap_clk_0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(ap_clk_0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(ap_clk_0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(ap_clk_0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(ap_clk_0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(ap_clk_0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(ap_clk_0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(ap_clk_0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(ap_clk_0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_9_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_11_address0[0]),
        .A1(input_B_11_address0[1]),
        .A2(input_B_11_address0[2]),
        .A3(input_B_11_address0[3]),
        .A4(input_B_11_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(ap_clk_0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_62
   (q00,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_B_5_address0);
  output [28:0]q00;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_B_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [4:0]input_B_5_address0;
  wire [28:0]q00;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(q00[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(q00[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(q00[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(q00[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(q00[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(q00[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(q00[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(q00[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(q00[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(q00[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(q00[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(q00[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(q00[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_B_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_B_5_address0[0]),
        .A1(input_B_5_address0[1]),
        .A2(input_B_5_address0[2]),
        .A3(input_B_5_address0[3]),
        .A4(input_B_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_7
   (input_A_18_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_23_address0);
  output [28:0]input_A_18_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_18_q0;
  wire [4:0]input_A_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_18_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_18_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_18_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_18_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_18_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_18_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_18_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_18_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_18_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_18_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_18_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_18_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_18_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_18_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_18_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_18_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_18_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_18_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_18_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_18_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_18_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_18_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_18_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_18_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_18_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_18_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_18_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_18_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_18_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_18_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_8
   (input_A_19_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_23_address0);
  output [28:0]input_A_19_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_23_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_19_q0;
  wire [4:0]input_A_23_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_19_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_19_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_19_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_19_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_19_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_19_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_19_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_19_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_19_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_19_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_19_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_19_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_19_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_19_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_19_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_19_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_19_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_19_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_19_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_19_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_19_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_19_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_19_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_19_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_19_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_19_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_19_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_19_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_19_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_23_address0[0]),
        .A1(input_A_23_address0[1]),
        .A2(input_A_23_address0[2]),
        .A3(input_A_23_address0[3]),
        .A4(input_A_23_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_19_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_input_A_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_input_A_RAM_AUTO_1R1W_9
   (input_A_1_q0,
    ap_clk,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    input_A_5_address0);
  output [28:0]input_A_1_q0;
  input ap_clk;
  input [28:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input [4:0]input_A_5_address0;

  wire [28:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire ap_clk;
  wire [28:0]input_A_1_q0;
  wire [4:0]input_A_5_address0;

  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[0]),
        .O(input_A_1_q0[0]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S ram_reg_0_31_10_10
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[10]),
        .O(input_A_1_q0[10]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S ram_reg_0_31_11_11
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[11]),
        .O(input_A_1_q0[11]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S ram_reg_0_31_12_12
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[12]),
        .O(input_A_1_q0[12]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S ram_reg_0_31_13_13
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[13]),
        .O(input_A_1_q0[13]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S ram_reg_0_31_14_14
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[14]),
        .O(input_A_1_q0[14]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S ram_reg_0_31_15_15
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[15]),
        .O(input_A_1_q0[15]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S ram_reg_0_31_16_16
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[16]),
        .O(input_A_1_q0[16]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S ram_reg_0_31_17_17
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[17]),
        .O(input_A_1_q0[17]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S ram_reg_0_31_18_18
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[18]),
        .O(input_A_1_q0[18]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S ram_reg_0_31_19_19
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[19]),
        .O(input_A_1_q0[19]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[1]),
        .O(input_A_1_q0[1]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S ram_reg_0_31_20_20
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[20]),
        .O(input_A_1_q0[20]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S ram_reg_0_31_21_21
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[21]),
        .O(input_A_1_q0[21]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S ram_reg_0_31_22_22
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[22]),
        .O(input_A_1_q0[22]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S ram_reg_0_31_23_23
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[23]),
        .O(input_A_1_q0[23]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S ram_reg_0_31_24_24
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[24]),
        .O(input_A_1_q0[24]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S ram_reg_0_31_25_25
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[25]),
        .O(input_A_1_q0[25]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S ram_reg_0_31_26_26
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[26]),
        .O(input_A_1_q0[26]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S ram_reg_0_31_27_27
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[27]),
        .O(input_A_1_q0[27]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S ram_reg_0_31_28_28
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[28]),
        .O(input_A_1_q0[28]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[2]),
        .O(input_A_1_q0[2]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[3]),
        .O(input_A_1_q0[3]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[4]),
        .O(input_A_1_q0[4]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[5]),
        .O(input_A_1_q0[5]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[6]),
        .O(input_A_1_q0[6]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[7]),
        .O(input_A_1_q0[7]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S ram_reg_0_31_8_8
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[8]),
        .O(input_A_1_q0[8]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
  (* RTL_RAM_BITS = "928" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/input_A_1_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S ram_reg_0_31_9_9
       (.A0(input_A_5_address0[0]),
        .A1(input_A_5_address0[1]),
        .A2(input_A_5_address0[2]),
        .A3(input_A_5_address0[3]),
        .A4(input_A_5_address0[4]),
        .D(DSP_A_B_DATA_INST[9]),
        .O(input_A_1_q0[9]),
        .WCLK(ap_clk),
        .WE(DSP_A_B_DATA_INST_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop1_loop2
   (grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0,
    D,
    input_A_30_address0,
    \zext_ln38_reg_2372_pp0_iter3_reg_reg[1]_0 ,
    input_A_5_address0,
    ap_loop_init_int,
    input_A_11_address0,
    \zext_ln38_reg_2372_reg[1]_0 ,
    input_A_17_address0,
    \zext_ln38_reg_2372_pp0_iter1_reg_reg[1]_0 ,
    input_A_23_address0,
    \zext_ln38_reg_2372_pp0_iter2_reg_reg[1]_0 ,
    input_B_5_address0,
    WEA,
    output_C_ce0,
    input_B_30_address0,
    input_B_23_address0,
    input_B_17_address0,
    input_B_11_address0,
    \zext_ln38_reg_2372_pp0_iter3_reg_reg[3]_0 ,
    \zext_ln38_reg_2372_pp0_iter3_reg_reg[4]_0 ,
    \zext_ln38_reg_2372_pp0_iter3_reg_reg[2]_0 ,
    \zext_ln38_reg_2372_pp0_iter3_reg_reg[0]_0 ,
    \add_ln45_reg_2462_pp0_iter3_reg_reg[0]_0 ,
    \add_ln45_reg_2462_pp0_iter3_reg_reg[1]_0 ,
    \add_ln45_reg_2462_pp0_iter3_reg_reg[2]_0 ,
    \add_ln45_reg_2462_pp0_iter3_reg_reg[3]_0 ,
    \add_ln45_reg_2462_pp0_iter3_reg_reg[4]_0 ,
    \ap_CS_fsm_reg[5] ,
    SR,
    input_A_31_address0,
    \zext_ln38_reg_2372_pp0_iter4_reg_reg[1]_0 ,
    input_B_31_address0,
    ap_enable_reg_pp0_iter2_reg_0,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0,
    input_A_23_ce0,
    input_A_30_ce0,
    input_A_31_ce0,
    \row_fu_180_reg[0]_0 ,
    output_C_d0,
    ap_clk,
    Q,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg,
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0,
    ram_reg_0_31_17_17,
    ap_rst_n,
    CEB2,
    input_B_5_ce0,
    q00,
    input_A_q0,
    DSP_ALU_INST,
    input_A_1_q0,
    DSP_ALU_INST_0,
    input_A_2_q0,
    DSP_ALU_INST_1,
    input_A_3_q0,
    DSP_ALU_INST_2,
    din1,
    DSP_ALU_INST_3,
    DSP_ALU_INST_4,
    DSP_ALU_INST_5,
    input_B_11_ce0,
    DSP_ALU_INST_6,
    input_A_6_q0,
    DSP_ALU_INST_7,
    input_A_7_q0,
    DSP_ALU_INST_8,
    input_A_8_q0,
    DSP_ALU_INST_9,
    DSP_ALU_INST_10,
    DSP_ALU_INST_11,
    DSP_ALU_INST_12,
    DSP_ALU_INST_13,
    DSP_ALU_INST_14,
    DSP_ALU_INST_15,
    input_B_17_ce0,
    DSP_ALU_INST_16,
    input_A_12_q0,
    DSP_ALU_INST_17,
    input_A_13_q0,
    DSP_ALU_INST_18,
    input_A_14_q0,
    DSP_ALU_INST_19,
    DSP_ALU_INST_20,
    DSP_ALU_INST_21,
    DSP_ALU_INST_22,
    DSP_ALU_INST_23,
    DSP_ALU_INST_24,
    DSP_ALU_INST_25,
    input_B_23_ce0,
    DSP_ALU_INST_26,
    input_A_18_q0,
    DSP_ALU_INST_27,
    input_A_19_q0,
    DSP_ALU_INST_28,
    input_A_20_q0,
    DSP_ALU_INST_29,
    DSP_ALU_INST_30,
    DSP_ALU_INST_31,
    DSP_ALU_INST_32,
    DSP_ALU_INST_33,
    DSP_ALU_INST_34,
    DSP_ALU_INST_35,
    input_B_30_ce0,
    DSP_ALU_INST_36,
    input_A_24_q0,
    DSP_ALU_INST_37,
    input_A_25_q0,
    DSP_ALU_INST_38,
    input_A_26_q0,
    DSP_ALU_INST_39,
    DSP_ALU_INST_40,
    DSP_ALU_INST_41,
    DSP_ALU_INST_42,
    DSP_ALU_INST_43,
    DSP_ALU_INST_44,
    DSP_ALU_INST_45,
    DSP_ALU_INST_46,
    DSP_ALU_INST_47,
    CEA2,
    DSP_ALU_INST_48,
    input_A_31_q0);
  output [9:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0;
  output [1:0]D;
  output [3:0]input_A_30_address0;
  output [0:0]\zext_ln38_reg_2372_pp0_iter3_reg_reg[1]_0 ;
  output [3:0]input_A_5_address0;
  output ap_loop_init_int;
  output [3:0]input_A_11_address0;
  output [0:0]\zext_ln38_reg_2372_reg[1]_0 ;
  output [3:0]input_A_17_address0;
  output [0:0]\zext_ln38_reg_2372_pp0_iter1_reg_reg[1]_0 ;
  output [3:0]input_A_23_address0;
  output [0:0]\zext_ln38_reg_2372_pp0_iter2_reg_reg[1]_0 ;
  output [4:0]input_B_5_address0;
  output [0:0]WEA;
  output output_C_ce0;
  output [4:0]input_B_30_address0;
  output [4:0]input_B_23_address0;
  output [4:0]input_B_17_address0;
  output [4:0]input_B_11_address0;
  output \zext_ln38_reg_2372_pp0_iter3_reg_reg[3]_0 ;
  output \zext_ln38_reg_2372_pp0_iter3_reg_reg[4]_0 ;
  output \zext_ln38_reg_2372_pp0_iter3_reg_reg[2]_0 ;
  output \zext_ln38_reg_2372_pp0_iter3_reg_reg[0]_0 ;
  output \add_ln45_reg_2462_pp0_iter3_reg_reg[0]_0 ;
  output \add_ln45_reg_2462_pp0_iter3_reg_reg[1]_0 ;
  output \add_ln45_reg_2462_pp0_iter3_reg_reg[2]_0 ;
  output \add_ln45_reg_2462_pp0_iter3_reg_reg[3]_0 ;
  output \add_ln45_reg_2462_pp0_iter3_reg_reg[4]_0 ;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]SR;
  output [3:0]input_A_31_address0;
  output [0:0]\zext_ln38_reg_2372_pp0_iter4_reg_reg[1]_0 ;
  output [4:0]input_B_31_address0;
  output ap_enable_reg_pp0_iter2_reg_0;
  output grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0;
  output input_A_23_ce0;
  output input_A_30_ce0;
  output input_A_31_ce0;
  output \row_fu_180_reg[0]_0 ;
  output [28:0]output_C_d0;
  input ap_clk;
  input [1:0]Q;
  input grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg;
  input [3:0]grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0;
  input [4:0]ram_reg_0_31_17_17;
  input ap_rst_n;
  input CEB2;
  input input_B_5_ce0;
  input [28:0]q00;
  input [28:0]input_A_q0;
  input [28:0]DSP_ALU_INST;
  input [28:0]input_A_1_q0;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_2_q0;
  input [28:0]DSP_ALU_INST_1;
  input [28:0]input_A_3_q0;
  input [28:0]DSP_ALU_INST_2;
  input [28:0]din1;
  input [28:0]DSP_ALU_INST_3;
  input [28:0]DSP_ALU_INST_4;
  input DSP_ALU_INST_5;
  input input_B_11_ce0;
  input [28:0]DSP_ALU_INST_6;
  input [28:0]input_A_6_q0;
  input [28:0]DSP_ALU_INST_7;
  input [28:0]input_A_7_q0;
  input [28:0]DSP_ALU_INST_8;
  input [28:0]input_A_8_q0;
  input [28:0]DSP_ALU_INST_9;
  input [28:0]DSP_ALU_INST_10;
  input [28:0]DSP_ALU_INST_11;
  input [28:0]DSP_ALU_INST_12;
  input [28:0]DSP_ALU_INST_13;
  input [28:0]DSP_ALU_INST_14;
  input DSP_ALU_INST_15;
  input input_B_17_ce0;
  input [28:0]DSP_ALU_INST_16;
  input [28:0]input_A_12_q0;
  input [28:0]DSP_ALU_INST_17;
  input [28:0]input_A_13_q0;
  input [28:0]DSP_ALU_INST_18;
  input [28:0]input_A_14_q0;
  input [28:0]DSP_ALU_INST_19;
  input [28:0]DSP_ALU_INST_20;
  input [28:0]DSP_ALU_INST_21;
  input [28:0]DSP_ALU_INST_22;
  input [28:0]DSP_ALU_INST_23;
  input [28:0]DSP_ALU_INST_24;
  input DSP_ALU_INST_25;
  input input_B_23_ce0;
  input [28:0]DSP_ALU_INST_26;
  input [28:0]input_A_18_q0;
  input [28:0]DSP_ALU_INST_27;
  input [28:0]input_A_19_q0;
  input [28:0]DSP_ALU_INST_28;
  input [28:0]input_A_20_q0;
  input [28:0]DSP_ALU_INST_29;
  input [28:0]DSP_ALU_INST_30;
  input [28:0]DSP_ALU_INST_31;
  input [28:0]DSP_ALU_INST_32;
  input [28:0]DSP_ALU_INST_33;
  input [28:0]DSP_ALU_INST_34;
  input DSP_ALU_INST_35;
  input input_B_30_ce0;
  input [28:0]DSP_ALU_INST_36;
  input [28:0]input_A_24_q0;
  input [28:0]DSP_ALU_INST_37;
  input [28:0]input_A_25_q0;
  input [28:0]DSP_ALU_INST_38;
  input [28:0]input_A_26_q0;
  input [28:0]DSP_ALU_INST_39;
  input [28:0]DSP_ALU_INST_40;
  input [28:0]DSP_ALU_INST_41;
  input [28:0]DSP_ALU_INST_42;
  input [28:0]DSP_ALU_INST_43;
  input [28:0]DSP_ALU_INST_44;
  input [28:0]DSP_ALU_INST_45;
  input [28:0]DSP_ALU_INST_46;
  input DSP_ALU_INST_47;
  input CEA2;
  input [28:0]DSP_ALU_INST_48;
  input [28:0]input_A_31_q0;

  wire CEA2;
  wire CEB2;
  wire [1:0]D;
  wire [28:0]DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire [28:0]DSP_ALU_INST_10;
  wire [28:0]DSP_ALU_INST_11;
  wire [28:0]DSP_ALU_INST_12;
  wire [28:0]DSP_ALU_INST_13;
  wire [28:0]DSP_ALU_INST_14;
  wire DSP_ALU_INST_15;
  wire [28:0]DSP_ALU_INST_16;
  wire [28:0]DSP_ALU_INST_17;
  wire [28:0]DSP_ALU_INST_18;
  wire [28:0]DSP_ALU_INST_19;
  wire [28:0]DSP_ALU_INST_2;
  wire [28:0]DSP_ALU_INST_20;
  wire [28:0]DSP_ALU_INST_21;
  wire [28:0]DSP_ALU_INST_22;
  wire [28:0]DSP_ALU_INST_23;
  wire [28:0]DSP_ALU_INST_24;
  wire DSP_ALU_INST_25;
  wire [28:0]DSP_ALU_INST_26;
  wire [28:0]DSP_ALU_INST_27;
  wire [28:0]DSP_ALU_INST_28;
  wire [28:0]DSP_ALU_INST_29;
  wire [28:0]DSP_ALU_INST_3;
  wire [28:0]DSP_ALU_INST_30;
  wire [28:0]DSP_ALU_INST_31;
  wire [28:0]DSP_ALU_INST_32;
  wire [28:0]DSP_ALU_INST_33;
  wire [28:0]DSP_ALU_INST_34;
  wire DSP_ALU_INST_35;
  wire [28:0]DSP_ALU_INST_36;
  wire [28:0]DSP_ALU_INST_37;
  wire [28:0]DSP_ALU_INST_38;
  wire [28:0]DSP_ALU_INST_39;
  wire [28:0]DSP_ALU_INST_4;
  wire [28:0]DSP_ALU_INST_40;
  wire [28:0]DSP_ALU_INST_41;
  wire [28:0]DSP_ALU_INST_42;
  wire [28:0]DSP_ALU_INST_43;
  wire [28:0]DSP_ALU_INST_44;
  wire [28:0]DSP_ALU_INST_45;
  wire [28:0]DSP_ALU_INST_46;
  wire DSP_ALU_INST_47;
  wire [28:0]DSP_ALU_INST_48;
  wire DSP_ALU_INST_5;
  wire [28:0]DSP_ALU_INST_6;
  wire [28:0]DSP_ALU_INST_7;
  wire [28:0]DSP_ALU_INST_8;
  wire [28:0]DSP_ALU_INST_9;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [10:0]add_ln38_1_fu_1185_p2;
  wire [5:0]add_ln39_fu_1267_p2;
  wire [48:20]add_ln43_10_fu_1690_p2;
  wire [48:20]add_ln43_13_fu_1776_p2;
  wire [48:20]add_ln43_14_fu_1844_p2;
  wire [48:20]add_ln43_15_fu_1867_p2;
  wire [48:20]add_ln43_16_fu_1890_p2;
  wire [48:20]add_ln43_19_fu_1976_p2;
  wire [48:20]add_ln43_20_fu_2049_p2;
  wire [48:20]add_ln43_21_fu_2072_p2;
  wire [48:20]add_ln43_22_fu_2095_p2;
  wire [48:20]add_ln43_25_fu_2181_p2;
  wire [48:20]add_ln43_26_fu_2233_p2;
  wire [48:20]add_ln43_27_fu_2256_p2;
  wire [48:20]add_ln43_28_fu_2279_p2;
  wire [48:20]add_ln43_29_fu_2302_p2;
  wire [48:20]add_ln43_2_fu_1404_p2;
  wire [48:20]add_ln43_3_fu_1467_p2;
  wire [48:20]add_ln43_4_fu_1490_p2;
  wire [48:20]add_ln43_7_fu_1576_p2;
  wire [48:20]add_ln43_8_fu_1644_p2;
  wire [48:20]add_ln43_9_fu_1667_p2;
  wire [9:5]add_ln45_fu_1261_p2;
  wire \add_ln45_reg_2462_pp0_iter3_reg_reg[0]_0 ;
  wire \add_ln45_reg_2462_pp0_iter3_reg_reg[1]_0 ;
  wire \add_ln45_reg_2462_pp0_iter3_reg_reg[2]_0 ;
  wire \add_ln45_reg_2462_pp0_iter3_reg_reg[3]_0 ;
  wire \add_ln45_reg_2462_pp0_iter3_reg_reg[4]_0 ;
  wire \add_ln45_reg_2462_pp0_iter4_reg_reg[5]_srl5_n_0 ;
  wire \add_ln45_reg_2462_pp0_iter4_reg_reg[6]_srl5_n_0 ;
  wire \add_ln45_reg_2462_pp0_iter4_reg_reg[7]_srl5_n_0 ;
  wire \add_ln45_reg_2462_pp0_iter4_reg_reg[8]_srl5_n_0 ;
  wire \add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5_i_2_n_0 ;
  wire \add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5_n_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire col_fu_1760;
  wire \col_fu_176[5]_i_2_n_0 ;
  wire \col_fu_176[5]_i_3_n_0 ;
  wire \col_fu_176_reg_n_0_[0] ;
  wire \col_fu_176_reg_n_0_[1] ;
  wire \col_fu_176_reg_n_0_[2] ;
  wire \col_fu_176_reg_n_0_[3] ;
  wire \col_fu_176_reg_n_0_[4] ;
  wire \col_fu_176_reg_n_0_[5] ;
  wire [28:0]din1;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_ready;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0;
  wire [4:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0;
  wire [0:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_5_address0;
  wire [9:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0;
  wire [3:0]grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0;
  wire [10:0]indvar_flatten13_fu_184;
  wire \indvar_flatten13_fu_184[10]_i_3_n_0 ;
  wire \indvar_flatten13_fu_184[10]_i_4_n_0 ;
  wire \indvar_flatten13_fu_184[10]_i_5_n_0 ;
  wire \indvar_flatten13_fu_184[10]_i_6_n_0 ;
  wire \indvar_flatten13_fu_184[5]_i_2_n_0 ;
  wire \indvar_flatten13_fu_184[8]_i_2_n_0 ;
  wire [3:0]input_A_11_address0;
  wire [28:0]input_A_12_q0;
  wire [28:0]input_A_13_q0;
  wire [28:0]input_A_14_q0;
  wire [3:0]input_A_17_address0;
  wire [28:0]input_A_18_q0;
  wire [28:0]input_A_19_q0;
  wire [28:0]input_A_1_q0;
  wire [28:0]input_A_20_q0;
  wire [3:0]input_A_23_address0;
  wire input_A_23_ce0;
  wire [28:0]input_A_24_q0;
  wire [28:0]input_A_25_q0;
  wire [28:0]input_A_26_q0;
  wire [28:0]input_A_2_q0;
  wire [3:0]input_A_30_address0;
  wire input_A_30_ce0;
  wire [3:0]input_A_31_address0;
  wire input_A_31_ce0;
  wire [28:0]input_A_31_q0;
  wire [28:0]input_A_3_q0;
  wire [3:0]input_A_5_address0;
  wire [28:0]input_A_6_q0;
  wire [28:0]input_A_7_q0;
  wire [28:0]input_A_8_q0;
  wire [28:0]input_A_q0;
  wire [4:0]input_B_11_address0;
  wire input_B_11_ce0;
  wire [4:0]input_B_17_address0;
  wire input_B_17_ce0;
  wire [4:0]input_B_23_address0;
  wire input_B_23_ce0;
  wire [4:0]input_B_30_address0;
  wire input_B_30_ce0;
  wire [4:0]input_B_31_address0;
  wire [4:0]input_B_5_address0;
  wire input_B_5_ce0;
  wire [48:19]mul_ln43_10_fu_1073_p2;
  wire [48:19]mul_ln43_10_reg_2612;
  wire [48:19]mul_ln43_11_fu_1077_p2;
  wire [48:19]mul_ln43_11_reg_2617;
  wire [48:19]mul_ln43_13_fu_1085_p2;
  wire [48:19]mul_ln43_14_fu_1089_p2;
  wire [48:19]mul_ln43_15_fu_1093_p2;
  wire [48:19]mul_ln43_15_reg_2682;
  wire [48:19]mul_ln43_16_fu_1097_p2;
  wire [48:19]mul_ln43_16_reg_2692;
  wire [48:19]mul_ln43_17_fu_1101_p2;
  wire [48:19]mul_ln43_17_reg_2697;
  wire [48:19]mul_ln43_19_fu_1109_p2;
  wire [48:19]mul_ln43_1_fu_1037_p2;
  wire [48:19]mul_ln43_20_fu_1113_p2;
  wire [48:19]mul_ln43_21_fu_1117_p2;
  wire [48:19]mul_ln43_21_reg_2767;
  wire [48:19]mul_ln43_22_fu_1121_p2;
  wire [48:19]mul_ln43_22_reg_2777;
  wire [48:19]mul_ln43_23_fu_1125_p2;
  wire [48:19]mul_ln43_23_reg_2782;
  wire [48:19]mul_ln43_25_fu_1133_p2;
  wire [48:19]mul_ln43_26_fu_1137_p2;
  wire [48:19]mul_ln43_27_fu_1141_p2;
  wire [48:19]mul_ln43_27_reg_2827;
  wire [48:19]mul_ln43_28_fu_1145_p2;
  wire [48:19]mul_ln43_28_reg_2837;
  wire [48:19]mul_ln43_29_fu_1149_p2;
  wire [48:19]mul_ln43_29_reg_2842;
  wire [48:19]mul_ln43_2_fu_1041_p2;
  wire [48:19]mul_ln43_30_fu_1153_p2;
  wire [48:19]mul_ln43_30_reg_2847;
  wire [48:19]mul_ln43_3_fu_1045_p2;
  wire [48:19]mul_ln43_4_fu_1049_p2;
  wire [48:19]mul_ln43_4_reg_2527;
  wire [48:19]mul_ln43_5_fu_1053_p2;
  wire [48:19]mul_ln43_5_reg_2537;
  wire [48:19]mul_ln43_7_fu_1061_p2;
  wire [48:19]mul_ln43_8_fu_1065_p2;
  wire [48:19]mul_ln43_9_fu_1069_p2;
  wire [48:19]mul_ln43_9_reg_2602;
  wire output_C_ce0;
  wire [28:0]output_C_d0;
  wire [28:0]q00;
  wire [4:0]ram_reg_0_31_17_17;
  wire ram_reg_bram_0_i_100_n_0;
  wire ram_reg_bram_0_i_101_n_0;
  wire ram_reg_bram_0_i_102_n_0;
  wire ram_reg_bram_0_i_102_n_1;
  wire ram_reg_bram_0_i_102_n_2;
  wire ram_reg_bram_0_i_102_n_3;
  wire ram_reg_bram_0_i_102_n_4;
  wire ram_reg_bram_0_i_102_n_5;
  wire ram_reg_bram_0_i_102_n_6;
  wire ram_reg_bram_0_i_102_n_7;
  wire ram_reg_bram_0_i_103_n_0;
  wire ram_reg_bram_0_i_104_n_0;
  wire ram_reg_bram_0_i_105_n_0;
  wire ram_reg_bram_0_i_106_n_0;
  wire ram_reg_bram_0_i_107_n_0;
  wire ram_reg_bram_0_i_108_n_0;
  wire ram_reg_bram_0_i_109_n_0;
  wire ram_reg_bram_0_i_110_n_0;
  wire ram_reg_bram_0_i_111_n_0;
  wire ram_reg_bram_0_i_111_n_1;
  wire ram_reg_bram_0_i_111_n_2;
  wire ram_reg_bram_0_i_111_n_3;
  wire ram_reg_bram_0_i_111_n_4;
  wire ram_reg_bram_0_i_111_n_5;
  wire ram_reg_bram_0_i_111_n_6;
  wire ram_reg_bram_0_i_111_n_7;
  wire ram_reg_bram_0_i_112_n_0;
  wire ram_reg_bram_0_i_113_n_0;
  wire ram_reg_bram_0_i_114_n_0;
  wire ram_reg_bram_0_i_115_n_0;
  wire ram_reg_bram_0_i_116_n_0;
  wire ram_reg_bram_0_i_117_n_0;
  wire ram_reg_bram_0_i_118_n_0;
  wire ram_reg_bram_0_i_119_n_3;
  wire ram_reg_bram_0_i_119_n_4;
  wire ram_reg_bram_0_i_119_n_5;
  wire ram_reg_bram_0_i_119_n_6;
  wire ram_reg_bram_0_i_119_n_7;
  wire ram_reg_bram_0_i_120_n_0;
  wire ram_reg_bram_0_i_121_n_0;
  wire ram_reg_bram_0_i_122_n_0;
  wire ram_reg_bram_0_i_123_n_0;
  wire ram_reg_bram_0_i_124_n_0;
  wire ram_reg_bram_0_i_125_n_0;
  wire ram_reg_bram_0_i_126_n_0;
  wire ram_reg_bram_0_i_126_n_1;
  wire ram_reg_bram_0_i_126_n_2;
  wire ram_reg_bram_0_i_126_n_3;
  wire ram_reg_bram_0_i_126_n_4;
  wire ram_reg_bram_0_i_126_n_5;
  wire ram_reg_bram_0_i_126_n_6;
  wire ram_reg_bram_0_i_126_n_7;
  wire ram_reg_bram_0_i_127_n_0;
  wire ram_reg_bram_0_i_128_n_0;
  wire ram_reg_bram_0_i_129_n_0;
  wire ram_reg_bram_0_i_130_n_0;
  wire ram_reg_bram_0_i_131_n_0;
  wire ram_reg_bram_0_i_132_n_0;
  wire ram_reg_bram_0_i_133_n_0;
  wire ram_reg_bram_0_i_134_n_0;
  wire ram_reg_bram_0_i_135_n_0;
  wire ram_reg_bram_0_i_135_n_1;
  wire ram_reg_bram_0_i_135_n_2;
  wire ram_reg_bram_0_i_135_n_3;
  wire ram_reg_bram_0_i_135_n_4;
  wire ram_reg_bram_0_i_135_n_5;
  wire ram_reg_bram_0_i_135_n_6;
  wire ram_reg_bram_0_i_135_n_7;
  wire ram_reg_bram_0_i_136_n_0;
  wire ram_reg_bram_0_i_137_n_0;
  wire ram_reg_bram_0_i_138_n_0;
  wire ram_reg_bram_0_i_139_n_0;
  wire ram_reg_bram_0_i_140_n_0;
  wire ram_reg_bram_0_i_141_n_0;
  wire ram_reg_bram_0_i_142_n_0;
  wire ram_reg_bram_0_i_143_n_0;
  wire ram_reg_bram_0_i_144_n_0;
  wire ram_reg_bram_0_i_144_n_1;
  wire ram_reg_bram_0_i_144_n_2;
  wire ram_reg_bram_0_i_144_n_3;
  wire ram_reg_bram_0_i_144_n_4;
  wire ram_reg_bram_0_i_144_n_5;
  wire ram_reg_bram_0_i_144_n_6;
  wire ram_reg_bram_0_i_144_n_7;
  wire ram_reg_bram_0_i_145_n_0;
  wire ram_reg_bram_0_i_146_n_0;
  wire ram_reg_bram_0_i_147_n_0;
  wire ram_reg_bram_0_i_148_n_0;
  wire ram_reg_bram_0_i_149_n_0;
  wire ram_reg_bram_0_i_150_n_0;
  wire ram_reg_bram_0_i_151_n_0;
  wire ram_reg_bram_0_i_152_n_0;
  wire ram_reg_bram_0_i_153_n_0;
  wire ram_reg_bram_0_i_154_n_0;
  wire ram_reg_bram_0_i_155_n_0;
  wire ram_reg_bram_0_i_156_n_0;
  wire ram_reg_bram_0_i_157_n_0;
  wire ram_reg_bram_0_i_158_n_0;
  wire ram_reg_bram_0_i_159_n_0;
  wire ram_reg_bram_0_i_160_n_0;
  wire ram_reg_bram_0_i_161_n_0;
  wire ram_reg_bram_0_i_162_n_0;
  wire ram_reg_bram_0_i_163_n_0;
  wire ram_reg_bram_0_i_164_n_0;
  wire ram_reg_bram_0_i_165_n_0;
  wire ram_reg_bram_0_i_166_n_0;
  wire ram_reg_bram_0_i_167_n_0;
  wire ram_reg_bram_0_i_168_n_0;
  wire ram_reg_bram_0_i_169_n_0;
  wire ram_reg_bram_0_i_170_n_0;
  wire ram_reg_bram_0_i_171_n_0;
  wire ram_reg_bram_0_i_172_n_0;
  wire ram_reg_bram_0_i_173_n_0;
  wire ram_reg_bram_0_i_174_n_0;
  wire ram_reg_bram_0_i_175_n_0;
  wire ram_reg_bram_0_i_176_n_0;
  wire ram_reg_bram_0_i_177_n_0;
  wire ram_reg_bram_0_i_178_n_0;
  wire ram_reg_bram_0_i_179_n_0;
  wire ram_reg_bram_0_i_180_n_0;
  wire ram_reg_bram_0_i_20_n_3;
  wire ram_reg_bram_0_i_20_n_4;
  wire ram_reg_bram_0_i_20_n_5;
  wire ram_reg_bram_0_i_20_n_6;
  wire ram_reg_bram_0_i_20_n_7;
  wire ram_reg_bram_0_i_27_n_0;
  wire ram_reg_bram_0_i_27_n_1;
  wire ram_reg_bram_0_i_27_n_2;
  wire ram_reg_bram_0_i_27_n_3;
  wire ram_reg_bram_0_i_27_n_4;
  wire ram_reg_bram_0_i_27_n_5;
  wire ram_reg_bram_0_i_27_n_6;
  wire ram_reg_bram_0_i_27_n_7;
  wire ram_reg_bram_0_i_36_n_0;
  wire ram_reg_bram_0_i_36_n_1;
  wire ram_reg_bram_0_i_36_n_2;
  wire ram_reg_bram_0_i_36_n_3;
  wire ram_reg_bram_0_i_36_n_4;
  wire ram_reg_bram_0_i_36_n_5;
  wire ram_reg_bram_0_i_36_n_6;
  wire ram_reg_bram_0_i_36_n_7;
  wire ram_reg_bram_0_i_45_n_0;
  wire ram_reg_bram_0_i_45_n_1;
  wire ram_reg_bram_0_i_45_n_2;
  wire ram_reg_bram_0_i_45_n_3;
  wire ram_reg_bram_0_i_45_n_4;
  wire ram_reg_bram_0_i_45_n_5;
  wire ram_reg_bram_0_i_45_n_6;
  wire ram_reg_bram_0_i_45_n_7;
  wire ram_reg_bram_0_i_53_n_3;
  wire ram_reg_bram_0_i_53_n_4;
  wire ram_reg_bram_0_i_53_n_5;
  wire ram_reg_bram_0_i_53_n_6;
  wire ram_reg_bram_0_i_53_n_7;
  wire ram_reg_bram_0_i_54_n_0;
  wire ram_reg_bram_0_i_55_n_0;
  wire ram_reg_bram_0_i_56_n_0;
  wire ram_reg_bram_0_i_57_n_0;
  wire ram_reg_bram_0_i_58_n_0;
  wire ram_reg_bram_0_i_59_n_0;
  wire ram_reg_bram_0_i_60_n_0;
  wire ram_reg_bram_0_i_60_n_1;
  wire ram_reg_bram_0_i_60_n_2;
  wire ram_reg_bram_0_i_60_n_3;
  wire ram_reg_bram_0_i_60_n_4;
  wire ram_reg_bram_0_i_60_n_5;
  wire ram_reg_bram_0_i_60_n_6;
  wire ram_reg_bram_0_i_60_n_7;
  wire ram_reg_bram_0_i_61_n_0;
  wire ram_reg_bram_0_i_62_n_0;
  wire ram_reg_bram_0_i_63_n_0;
  wire ram_reg_bram_0_i_64_n_0;
  wire ram_reg_bram_0_i_65_n_0;
  wire ram_reg_bram_0_i_66_n_0;
  wire ram_reg_bram_0_i_67_n_0;
  wire ram_reg_bram_0_i_68_n_0;
  wire ram_reg_bram_0_i_69_n_0;
  wire ram_reg_bram_0_i_69_n_1;
  wire ram_reg_bram_0_i_69_n_2;
  wire ram_reg_bram_0_i_69_n_3;
  wire ram_reg_bram_0_i_69_n_4;
  wire ram_reg_bram_0_i_69_n_5;
  wire ram_reg_bram_0_i_69_n_6;
  wire ram_reg_bram_0_i_69_n_7;
  wire ram_reg_bram_0_i_70_n_0;
  wire ram_reg_bram_0_i_71_n_0;
  wire ram_reg_bram_0_i_72_n_0;
  wire ram_reg_bram_0_i_73_n_0;
  wire ram_reg_bram_0_i_74_n_0;
  wire ram_reg_bram_0_i_75_n_0;
  wire ram_reg_bram_0_i_76_n_0;
  wire ram_reg_bram_0_i_77_n_0;
  wire ram_reg_bram_0_i_78_n_0;
  wire ram_reg_bram_0_i_78_n_1;
  wire ram_reg_bram_0_i_78_n_2;
  wire ram_reg_bram_0_i_78_n_3;
  wire ram_reg_bram_0_i_78_n_4;
  wire ram_reg_bram_0_i_78_n_5;
  wire ram_reg_bram_0_i_78_n_6;
  wire ram_reg_bram_0_i_78_n_7;
  wire ram_reg_bram_0_i_79_n_0;
  wire ram_reg_bram_0_i_80_n_0;
  wire ram_reg_bram_0_i_81_n_0;
  wire ram_reg_bram_0_i_82_n_0;
  wire ram_reg_bram_0_i_83_n_0;
  wire ram_reg_bram_0_i_84_n_0;
  wire ram_reg_bram_0_i_85_n_0;
  wire ram_reg_bram_0_i_86_n_3;
  wire ram_reg_bram_0_i_86_n_4;
  wire ram_reg_bram_0_i_86_n_5;
  wire ram_reg_bram_0_i_86_n_6;
  wire ram_reg_bram_0_i_86_n_7;
  wire ram_reg_bram_0_i_87_n_0;
  wire ram_reg_bram_0_i_88_n_0;
  wire ram_reg_bram_0_i_89_n_0;
  wire ram_reg_bram_0_i_90_n_0;
  wire ram_reg_bram_0_i_91_n_0;
  wire ram_reg_bram_0_i_92_n_0;
  wire ram_reg_bram_0_i_93_n_0;
  wire ram_reg_bram_0_i_93_n_1;
  wire ram_reg_bram_0_i_93_n_2;
  wire ram_reg_bram_0_i_93_n_3;
  wire ram_reg_bram_0_i_93_n_4;
  wire ram_reg_bram_0_i_93_n_5;
  wire ram_reg_bram_0_i_93_n_6;
  wire ram_reg_bram_0_i_93_n_7;
  wire ram_reg_bram_0_i_94_n_0;
  wire ram_reg_bram_0_i_95_n_0;
  wire ram_reg_bram_0_i_96_n_0;
  wire ram_reg_bram_0_i_97_n_0;
  wire ram_reg_bram_0_i_98_n_0;
  wire ram_reg_bram_0_i_99_n_0;
  wire \row_fu_180[0]_i_1_n_0 ;
  wire \row_fu_180[2]_i_1_n_0 ;
  wire \row_fu_180[3]_i_1_n_0 ;
  wire \row_fu_180[4]_i_2_n_0 ;
  wire \row_fu_180[4]_i_3_n_0 ;
  wire \row_fu_180_reg[0]_0 ;
  wire \row_fu_180_reg_n_0_[0] ;
  wire \row_fu_180_reg_n_0_[1] ;
  wire \row_fu_180_reg_n_0_[2] ;
  wire \row_fu_180_reg_n_0_[3] ;
  wire \row_fu_180_reg_n_0_[4] ;
  wire [48:20]shl_ln43_13_fu_1837_p3;
  wire [48:20]shl_ln43_19_fu_2042_p3;
  wire [48:20]shl_ln43_25_fu_2226_p3;
  wire [48:20]shl_ln43_3_fu_1460_p3;
  wire [48:20]shl_ln43_8_fu_1637_p3;
  wire \tmp_14_reg_2607[14]_i_30_n_0 ;
  wire \tmp_14_reg_2607[14]_i_31_n_0 ;
  wire \tmp_14_reg_2607[14]_i_32_n_0 ;
  wire \tmp_14_reg_2607[14]_i_33_n_0 ;
  wire \tmp_14_reg_2607[14]_i_34_n_0 ;
  wire \tmp_14_reg_2607[14]_i_35_n_0 ;
  wire \tmp_14_reg_2607[14]_i_36_n_0 ;
  wire \tmp_14_reg_2607[14]_i_37_n_0 ;
  wire \tmp_14_reg_2607[14]_i_38_n_0 ;
  wire \tmp_14_reg_2607[14]_i_39_n_0 ;
  wire \tmp_14_reg_2607[14]_i_40_n_0 ;
  wire \tmp_14_reg_2607[14]_i_41_n_0 ;
  wire \tmp_14_reg_2607[14]_i_42_n_0 ;
  wire \tmp_14_reg_2607[14]_i_43_n_0 ;
  wire \tmp_14_reg_2607[14]_i_44_n_0 ;
  wire \tmp_14_reg_2607[14]_i_45_n_0 ;
  wire \tmp_14_reg_2607[22]_i_30_n_0 ;
  wire \tmp_14_reg_2607[22]_i_31_n_0 ;
  wire \tmp_14_reg_2607[22]_i_32_n_0 ;
  wire \tmp_14_reg_2607[22]_i_33_n_0 ;
  wire \tmp_14_reg_2607[22]_i_34_n_0 ;
  wire \tmp_14_reg_2607[22]_i_35_n_0 ;
  wire \tmp_14_reg_2607[22]_i_36_n_0 ;
  wire \tmp_14_reg_2607[22]_i_37_n_0 ;
  wire \tmp_14_reg_2607[22]_i_38_n_0 ;
  wire \tmp_14_reg_2607[22]_i_39_n_0 ;
  wire \tmp_14_reg_2607[22]_i_40_n_0 ;
  wire \tmp_14_reg_2607[22]_i_41_n_0 ;
  wire \tmp_14_reg_2607[22]_i_42_n_0 ;
  wire \tmp_14_reg_2607[22]_i_43_n_0 ;
  wire \tmp_14_reg_2607[22]_i_44_n_0 ;
  wire \tmp_14_reg_2607[22]_i_45_n_0 ;
  wire \tmp_14_reg_2607[28]_i_24_n_0 ;
  wire \tmp_14_reg_2607[28]_i_25_n_0 ;
  wire \tmp_14_reg_2607[28]_i_26_n_0 ;
  wire \tmp_14_reg_2607[28]_i_27_n_0 ;
  wire \tmp_14_reg_2607[28]_i_28_n_0 ;
  wire \tmp_14_reg_2607[28]_i_29_n_0 ;
  wire \tmp_14_reg_2607[28]_i_30_n_0 ;
  wire \tmp_14_reg_2607[28]_i_31_n_0 ;
  wire \tmp_14_reg_2607[28]_i_32_n_0 ;
  wire \tmp_14_reg_2607[28]_i_33_n_0 ;
  wire \tmp_14_reg_2607[28]_i_34_n_0 ;
  wire \tmp_14_reg_2607[28]_i_35_n_0 ;
  wire \tmp_14_reg_2607[6]_i_27_n_0 ;
  wire \tmp_14_reg_2607[6]_i_28_n_0 ;
  wire \tmp_14_reg_2607[6]_i_29_n_0 ;
  wire \tmp_14_reg_2607[6]_i_30_n_0 ;
  wire \tmp_14_reg_2607[6]_i_31_n_0 ;
  wire \tmp_14_reg_2607[6]_i_32_n_0 ;
  wire \tmp_14_reg_2607[6]_i_33_n_0 ;
  wire \tmp_14_reg_2607[6]_i_34_n_0 ;
  wire \tmp_14_reg_2607[6]_i_35_n_0 ;
  wire \tmp_14_reg_2607[6]_i_36_n_0 ;
  wire \tmp_14_reg_2607[6]_i_37_n_0 ;
  wire \tmp_14_reg_2607[6]_i_38_n_0 ;
  wire \tmp_14_reg_2607[6]_i_39_n_0 ;
  wire \tmp_14_reg_2607[6]_i_40_n_0 ;
  wire \tmp_14_reg_2607_reg[14]_i_20_n_0 ;
  wire \tmp_14_reg_2607_reg[14]_i_20_n_1 ;
  wire \tmp_14_reg_2607_reg[14]_i_20_n_2 ;
  wire \tmp_14_reg_2607_reg[14]_i_20_n_3 ;
  wire \tmp_14_reg_2607_reg[14]_i_20_n_4 ;
  wire \tmp_14_reg_2607_reg[14]_i_20_n_5 ;
  wire \tmp_14_reg_2607_reg[14]_i_20_n_6 ;
  wire \tmp_14_reg_2607_reg[14]_i_20_n_7 ;
  wire \tmp_14_reg_2607_reg[14]_i_29_n_0 ;
  wire \tmp_14_reg_2607_reg[14]_i_29_n_1 ;
  wire \tmp_14_reg_2607_reg[14]_i_29_n_2 ;
  wire \tmp_14_reg_2607_reg[14]_i_29_n_3 ;
  wire \tmp_14_reg_2607_reg[14]_i_29_n_4 ;
  wire \tmp_14_reg_2607_reg[14]_i_29_n_5 ;
  wire \tmp_14_reg_2607_reg[14]_i_29_n_6 ;
  wire \tmp_14_reg_2607_reg[14]_i_29_n_7 ;
  wire \tmp_14_reg_2607_reg[22]_i_20_n_0 ;
  wire \tmp_14_reg_2607_reg[22]_i_20_n_1 ;
  wire \tmp_14_reg_2607_reg[22]_i_20_n_2 ;
  wire \tmp_14_reg_2607_reg[22]_i_20_n_3 ;
  wire \tmp_14_reg_2607_reg[22]_i_20_n_4 ;
  wire \tmp_14_reg_2607_reg[22]_i_20_n_5 ;
  wire \tmp_14_reg_2607_reg[22]_i_20_n_6 ;
  wire \tmp_14_reg_2607_reg[22]_i_20_n_7 ;
  wire \tmp_14_reg_2607_reg[22]_i_29_n_0 ;
  wire \tmp_14_reg_2607_reg[22]_i_29_n_1 ;
  wire \tmp_14_reg_2607_reg[22]_i_29_n_2 ;
  wire \tmp_14_reg_2607_reg[22]_i_29_n_3 ;
  wire \tmp_14_reg_2607_reg[22]_i_29_n_4 ;
  wire \tmp_14_reg_2607_reg[22]_i_29_n_5 ;
  wire \tmp_14_reg_2607_reg[22]_i_29_n_6 ;
  wire \tmp_14_reg_2607_reg[22]_i_29_n_7 ;
  wire \tmp_14_reg_2607_reg[28]_i_16_n_3 ;
  wire \tmp_14_reg_2607_reg[28]_i_16_n_4 ;
  wire \tmp_14_reg_2607_reg[28]_i_16_n_5 ;
  wire \tmp_14_reg_2607_reg[28]_i_16_n_6 ;
  wire \tmp_14_reg_2607_reg[28]_i_16_n_7 ;
  wire \tmp_14_reg_2607_reg[28]_i_23_n_3 ;
  wire \tmp_14_reg_2607_reg[28]_i_23_n_4 ;
  wire \tmp_14_reg_2607_reg[28]_i_23_n_5 ;
  wire \tmp_14_reg_2607_reg[28]_i_23_n_6 ;
  wire \tmp_14_reg_2607_reg[28]_i_23_n_7 ;
  wire \tmp_14_reg_2607_reg[6]_i_18_n_0 ;
  wire \tmp_14_reg_2607_reg[6]_i_18_n_1 ;
  wire \tmp_14_reg_2607_reg[6]_i_18_n_2 ;
  wire \tmp_14_reg_2607_reg[6]_i_18_n_3 ;
  wire \tmp_14_reg_2607_reg[6]_i_18_n_4 ;
  wire \tmp_14_reg_2607_reg[6]_i_18_n_5 ;
  wire \tmp_14_reg_2607_reg[6]_i_18_n_6 ;
  wire \tmp_14_reg_2607_reg[6]_i_18_n_7 ;
  wire \tmp_14_reg_2607_reg[6]_i_26_n_0 ;
  wire \tmp_14_reg_2607_reg[6]_i_26_n_1 ;
  wire \tmp_14_reg_2607_reg[6]_i_26_n_2 ;
  wire \tmp_14_reg_2607_reg[6]_i_26_n_3 ;
  wire \tmp_14_reg_2607_reg[6]_i_26_n_4 ;
  wire \tmp_14_reg_2607_reg[6]_i_26_n_5 ;
  wire \tmp_14_reg_2607_reg[6]_i_26_n_6 ;
  wire \tmp_14_reg_2607_reg[6]_i_26_n_7 ;
  wire \tmp_20_reg_2687[14]_i_30_n_0 ;
  wire \tmp_20_reg_2687[14]_i_31_n_0 ;
  wire \tmp_20_reg_2687[14]_i_32_n_0 ;
  wire \tmp_20_reg_2687[14]_i_33_n_0 ;
  wire \tmp_20_reg_2687[14]_i_34_n_0 ;
  wire \tmp_20_reg_2687[14]_i_35_n_0 ;
  wire \tmp_20_reg_2687[14]_i_36_n_0 ;
  wire \tmp_20_reg_2687[14]_i_37_n_0 ;
  wire \tmp_20_reg_2687[14]_i_39_n_0 ;
  wire \tmp_20_reg_2687[14]_i_40_n_0 ;
  wire \tmp_20_reg_2687[14]_i_41_n_0 ;
  wire \tmp_20_reg_2687[14]_i_42_n_0 ;
  wire \tmp_20_reg_2687[14]_i_43_n_0 ;
  wire \tmp_20_reg_2687[14]_i_44_n_0 ;
  wire \tmp_20_reg_2687[14]_i_45_n_0 ;
  wire \tmp_20_reg_2687[14]_i_46_n_0 ;
  wire \tmp_20_reg_2687[14]_i_47_n_0 ;
  wire \tmp_20_reg_2687[14]_i_48_n_0 ;
  wire \tmp_20_reg_2687[14]_i_49_n_0 ;
  wire \tmp_20_reg_2687[14]_i_50_n_0 ;
  wire \tmp_20_reg_2687[14]_i_51_n_0 ;
  wire \tmp_20_reg_2687[14]_i_52_n_0 ;
  wire \tmp_20_reg_2687[14]_i_53_n_0 ;
  wire \tmp_20_reg_2687[14]_i_54_n_0 ;
  wire \tmp_20_reg_2687[22]_i_30_n_0 ;
  wire \tmp_20_reg_2687[22]_i_31_n_0 ;
  wire \tmp_20_reg_2687[22]_i_32_n_0 ;
  wire \tmp_20_reg_2687[22]_i_33_n_0 ;
  wire \tmp_20_reg_2687[22]_i_34_n_0 ;
  wire \tmp_20_reg_2687[22]_i_35_n_0 ;
  wire \tmp_20_reg_2687[22]_i_36_n_0 ;
  wire \tmp_20_reg_2687[22]_i_37_n_0 ;
  wire \tmp_20_reg_2687[22]_i_39_n_0 ;
  wire \tmp_20_reg_2687[22]_i_40_n_0 ;
  wire \tmp_20_reg_2687[22]_i_41_n_0 ;
  wire \tmp_20_reg_2687[22]_i_42_n_0 ;
  wire \tmp_20_reg_2687[22]_i_43_n_0 ;
  wire \tmp_20_reg_2687[22]_i_44_n_0 ;
  wire \tmp_20_reg_2687[22]_i_45_n_0 ;
  wire \tmp_20_reg_2687[22]_i_46_n_0 ;
  wire \tmp_20_reg_2687[22]_i_47_n_0 ;
  wire \tmp_20_reg_2687[22]_i_48_n_0 ;
  wire \tmp_20_reg_2687[22]_i_49_n_0 ;
  wire \tmp_20_reg_2687[22]_i_50_n_0 ;
  wire \tmp_20_reg_2687[22]_i_51_n_0 ;
  wire \tmp_20_reg_2687[22]_i_52_n_0 ;
  wire \tmp_20_reg_2687[22]_i_53_n_0 ;
  wire \tmp_20_reg_2687[22]_i_54_n_0 ;
  wire \tmp_20_reg_2687[28]_i_24_n_0 ;
  wire \tmp_20_reg_2687[28]_i_25_n_0 ;
  wire \tmp_20_reg_2687[28]_i_26_n_0 ;
  wire \tmp_20_reg_2687[28]_i_27_n_0 ;
  wire \tmp_20_reg_2687[28]_i_28_n_0 ;
  wire \tmp_20_reg_2687[28]_i_29_n_0 ;
  wire \tmp_20_reg_2687[28]_i_31_n_0 ;
  wire \tmp_20_reg_2687[28]_i_32_n_0 ;
  wire \tmp_20_reg_2687[28]_i_33_n_0 ;
  wire \tmp_20_reg_2687[28]_i_34_n_0 ;
  wire \tmp_20_reg_2687[28]_i_35_n_0 ;
  wire \tmp_20_reg_2687[28]_i_36_n_0 ;
  wire \tmp_20_reg_2687[28]_i_37_n_0 ;
  wire \tmp_20_reg_2687[28]_i_38_n_0 ;
  wire \tmp_20_reg_2687[28]_i_39_n_0 ;
  wire \tmp_20_reg_2687[28]_i_40_n_0 ;
  wire \tmp_20_reg_2687[28]_i_41_n_0 ;
  wire \tmp_20_reg_2687[28]_i_42_n_0 ;
  wire \tmp_20_reg_2687[6]_i_27_n_0 ;
  wire \tmp_20_reg_2687[6]_i_28_n_0 ;
  wire \tmp_20_reg_2687[6]_i_29_n_0 ;
  wire \tmp_20_reg_2687[6]_i_30_n_0 ;
  wire \tmp_20_reg_2687[6]_i_31_n_0 ;
  wire \tmp_20_reg_2687[6]_i_32_n_0 ;
  wire \tmp_20_reg_2687[6]_i_33_n_0 ;
  wire \tmp_20_reg_2687[6]_i_35_n_0 ;
  wire \tmp_20_reg_2687[6]_i_36_n_0 ;
  wire \tmp_20_reg_2687[6]_i_37_n_0 ;
  wire \tmp_20_reg_2687[6]_i_38_n_0 ;
  wire \tmp_20_reg_2687[6]_i_39_n_0 ;
  wire \tmp_20_reg_2687[6]_i_40_n_0 ;
  wire \tmp_20_reg_2687[6]_i_41_n_0 ;
  wire \tmp_20_reg_2687[6]_i_42_n_0 ;
  wire \tmp_20_reg_2687[6]_i_43_n_0 ;
  wire \tmp_20_reg_2687[6]_i_44_n_0 ;
  wire \tmp_20_reg_2687[6]_i_45_n_0 ;
  wire \tmp_20_reg_2687[6]_i_46_n_0 ;
  wire \tmp_20_reg_2687[6]_i_47_n_0 ;
  wire \tmp_20_reg_2687[6]_i_48_n_0 ;
  wire \tmp_20_reg_2687_reg[14]_i_20_n_0 ;
  wire \tmp_20_reg_2687_reg[14]_i_20_n_1 ;
  wire \tmp_20_reg_2687_reg[14]_i_20_n_2 ;
  wire \tmp_20_reg_2687_reg[14]_i_20_n_3 ;
  wire \tmp_20_reg_2687_reg[14]_i_20_n_4 ;
  wire \tmp_20_reg_2687_reg[14]_i_20_n_5 ;
  wire \tmp_20_reg_2687_reg[14]_i_20_n_6 ;
  wire \tmp_20_reg_2687_reg[14]_i_20_n_7 ;
  wire \tmp_20_reg_2687_reg[14]_i_29_n_0 ;
  wire \tmp_20_reg_2687_reg[14]_i_29_n_1 ;
  wire \tmp_20_reg_2687_reg[14]_i_29_n_2 ;
  wire \tmp_20_reg_2687_reg[14]_i_29_n_3 ;
  wire \tmp_20_reg_2687_reg[14]_i_29_n_4 ;
  wire \tmp_20_reg_2687_reg[14]_i_29_n_5 ;
  wire \tmp_20_reg_2687_reg[14]_i_29_n_6 ;
  wire \tmp_20_reg_2687_reg[14]_i_29_n_7 ;
  wire \tmp_20_reg_2687_reg[14]_i_38_n_0 ;
  wire \tmp_20_reg_2687_reg[14]_i_38_n_1 ;
  wire \tmp_20_reg_2687_reg[14]_i_38_n_2 ;
  wire \tmp_20_reg_2687_reg[14]_i_38_n_3 ;
  wire \tmp_20_reg_2687_reg[14]_i_38_n_4 ;
  wire \tmp_20_reg_2687_reg[14]_i_38_n_5 ;
  wire \tmp_20_reg_2687_reg[14]_i_38_n_6 ;
  wire \tmp_20_reg_2687_reg[14]_i_38_n_7 ;
  wire \tmp_20_reg_2687_reg[22]_i_20_n_0 ;
  wire \tmp_20_reg_2687_reg[22]_i_20_n_1 ;
  wire \tmp_20_reg_2687_reg[22]_i_20_n_2 ;
  wire \tmp_20_reg_2687_reg[22]_i_20_n_3 ;
  wire \tmp_20_reg_2687_reg[22]_i_20_n_4 ;
  wire \tmp_20_reg_2687_reg[22]_i_20_n_5 ;
  wire \tmp_20_reg_2687_reg[22]_i_20_n_6 ;
  wire \tmp_20_reg_2687_reg[22]_i_20_n_7 ;
  wire \tmp_20_reg_2687_reg[22]_i_29_n_0 ;
  wire \tmp_20_reg_2687_reg[22]_i_29_n_1 ;
  wire \tmp_20_reg_2687_reg[22]_i_29_n_2 ;
  wire \tmp_20_reg_2687_reg[22]_i_29_n_3 ;
  wire \tmp_20_reg_2687_reg[22]_i_29_n_4 ;
  wire \tmp_20_reg_2687_reg[22]_i_29_n_5 ;
  wire \tmp_20_reg_2687_reg[22]_i_29_n_6 ;
  wire \tmp_20_reg_2687_reg[22]_i_29_n_7 ;
  wire \tmp_20_reg_2687_reg[22]_i_38_n_0 ;
  wire \tmp_20_reg_2687_reg[22]_i_38_n_1 ;
  wire \tmp_20_reg_2687_reg[22]_i_38_n_2 ;
  wire \tmp_20_reg_2687_reg[22]_i_38_n_3 ;
  wire \tmp_20_reg_2687_reg[22]_i_38_n_4 ;
  wire \tmp_20_reg_2687_reg[22]_i_38_n_5 ;
  wire \tmp_20_reg_2687_reg[22]_i_38_n_6 ;
  wire \tmp_20_reg_2687_reg[22]_i_38_n_7 ;
  wire \tmp_20_reg_2687_reg[28]_i_16_n_3 ;
  wire \tmp_20_reg_2687_reg[28]_i_16_n_4 ;
  wire \tmp_20_reg_2687_reg[28]_i_16_n_5 ;
  wire \tmp_20_reg_2687_reg[28]_i_16_n_6 ;
  wire \tmp_20_reg_2687_reg[28]_i_16_n_7 ;
  wire \tmp_20_reg_2687_reg[28]_i_23_n_3 ;
  wire \tmp_20_reg_2687_reg[28]_i_23_n_4 ;
  wire \tmp_20_reg_2687_reg[28]_i_23_n_5 ;
  wire \tmp_20_reg_2687_reg[28]_i_23_n_6 ;
  wire \tmp_20_reg_2687_reg[28]_i_23_n_7 ;
  wire \tmp_20_reg_2687_reg[28]_i_30_n_3 ;
  wire \tmp_20_reg_2687_reg[28]_i_30_n_4 ;
  wire \tmp_20_reg_2687_reg[28]_i_30_n_5 ;
  wire \tmp_20_reg_2687_reg[28]_i_30_n_6 ;
  wire \tmp_20_reg_2687_reg[28]_i_30_n_7 ;
  wire \tmp_20_reg_2687_reg[6]_i_18_n_0 ;
  wire \tmp_20_reg_2687_reg[6]_i_18_n_1 ;
  wire \tmp_20_reg_2687_reg[6]_i_18_n_2 ;
  wire \tmp_20_reg_2687_reg[6]_i_18_n_3 ;
  wire \tmp_20_reg_2687_reg[6]_i_18_n_4 ;
  wire \tmp_20_reg_2687_reg[6]_i_18_n_5 ;
  wire \tmp_20_reg_2687_reg[6]_i_18_n_6 ;
  wire \tmp_20_reg_2687_reg[6]_i_18_n_7 ;
  wire \tmp_20_reg_2687_reg[6]_i_26_n_0 ;
  wire \tmp_20_reg_2687_reg[6]_i_26_n_1 ;
  wire \tmp_20_reg_2687_reg[6]_i_26_n_2 ;
  wire \tmp_20_reg_2687_reg[6]_i_26_n_3 ;
  wire \tmp_20_reg_2687_reg[6]_i_26_n_4 ;
  wire \tmp_20_reg_2687_reg[6]_i_26_n_5 ;
  wire \tmp_20_reg_2687_reg[6]_i_26_n_6 ;
  wire \tmp_20_reg_2687_reg[6]_i_26_n_7 ;
  wire \tmp_20_reg_2687_reg[6]_i_34_n_0 ;
  wire \tmp_20_reg_2687_reg[6]_i_34_n_1 ;
  wire \tmp_20_reg_2687_reg[6]_i_34_n_2 ;
  wire \tmp_20_reg_2687_reg[6]_i_34_n_3 ;
  wire \tmp_20_reg_2687_reg[6]_i_34_n_4 ;
  wire \tmp_20_reg_2687_reg[6]_i_34_n_5 ;
  wire \tmp_20_reg_2687_reg[6]_i_34_n_6 ;
  wire \tmp_20_reg_2687_reg[6]_i_34_n_7 ;
  wire \tmp_26_reg_2772[14]_i_30_n_0 ;
  wire \tmp_26_reg_2772[14]_i_31_n_0 ;
  wire \tmp_26_reg_2772[14]_i_32_n_0 ;
  wire \tmp_26_reg_2772[14]_i_33_n_0 ;
  wire \tmp_26_reg_2772[14]_i_34_n_0 ;
  wire \tmp_26_reg_2772[14]_i_35_n_0 ;
  wire \tmp_26_reg_2772[14]_i_36_n_0 ;
  wire \tmp_26_reg_2772[14]_i_37_n_0 ;
  wire \tmp_26_reg_2772[14]_i_39_n_0 ;
  wire \tmp_26_reg_2772[14]_i_40_n_0 ;
  wire \tmp_26_reg_2772[14]_i_41_n_0 ;
  wire \tmp_26_reg_2772[14]_i_42_n_0 ;
  wire \tmp_26_reg_2772[14]_i_43_n_0 ;
  wire \tmp_26_reg_2772[14]_i_44_n_0 ;
  wire \tmp_26_reg_2772[14]_i_45_n_0 ;
  wire \tmp_26_reg_2772[14]_i_46_n_0 ;
  wire \tmp_26_reg_2772[14]_i_47_n_0 ;
  wire \tmp_26_reg_2772[14]_i_48_n_0 ;
  wire \tmp_26_reg_2772[14]_i_49_n_0 ;
  wire \tmp_26_reg_2772[14]_i_50_n_0 ;
  wire \tmp_26_reg_2772[14]_i_51_n_0 ;
  wire \tmp_26_reg_2772[14]_i_52_n_0 ;
  wire \tmp_26_reg_2772[14]_i_53_n_0 ;
  wire \tmp_26_reg_2772[14]_i_54_n_0 ;
  wire \tmp_26_reg_2772[22]_i_30_n_0 ;
  wire \tmp_26_reg_2772[22]_i_31_n_0 ;
  wire \tmp_26_reg_2772[22]_i_32_n_0 ;
  wire \tmp_26_reg_2772[22]_i_33_n_0 ;
  wire \tmp_26_reg_2772[22]_i_34_n_0 ;
  wire \tmp_26_reg_2772[22]_i_35_n_0 ;
  wire \tmp_26_reg_2772[22]_i_36_n_0 ;
  wire \tmp_26_reg_2772[22]_i_37_n_0 ;
  wire \tmp_26_reg_2772[22]_i_39_n_0 ;
  wire \tmp_26_reg_2772[22]_i_40_n_0 ;
  wire \tmp_26_reg_2772[22]_i_41_n_0 ;
  wire \tmp_26_reg_2772[22]_i_42_n_0 ;
  wire \tmp_26_reg_2772[22]_i_43_n_0 ;
  wire \tmp_26_reg_2772[22]_i_44_n_0 ;
  wire \tmp_26_reg_2772[22]_i_45_n_0 ;
  wire \tmp_26_reg_2772[22]_i_46_n_0 ;
  wire \tmp_26_reg_2772[22]_i_47_n_0 ;
  wire \tmp_26_reg_2772[22]_i_48_n_0 ;
  wire \tmp_26_reg_2772[22]_i_49_n_0 ;
  wire \tmp_26_reg_2772[22]_i_50_n_0 ;
  wire \tmp_26_reg_2772[22]_i_51_n_0 ;
  wire \tmp_26_reg_2772[22]_i_52_n_0 ;
  wire \tmp_26_reg_2772[22]_i_53_n_0 ;
  wire \tmp_26_reg_2772[22]_i_54_n_0 ;
  wire \tmp_26_reg_2772[28]_i_24_n_0 ;
  wire \tmp_26_reg_2772[28]_i_25_n_0 ;
  wire \tmp_26_reg_2772[28]_i_26_n_0 ;
  wire \tmp_26_reg_2772[28]_i_27_n_0 ;
  wire \tmp_26_reg_2772[28]_i_28_n_0 ;
  wire \tmp_26_reg_2772[28]_i_29_n_0 ;
  wire \tmp_26_reg_2772[28]_i_31_n_0 ;
  wire \tmp_26_reg_2772[28]_i_32_n_0 ;
  wire \tmp_26_reg_2772[28]_i_33_n_0 ;
  wire \tmp_26_reg_2772[28]_i_34_n_0 ;
  wire \tmp_26_reg_2772[28]_i_35_n_0 ;
  wire \tmp_26_reg_2772[28]_i_36_n_0 ;
  wire \tmp_26_reg_2772[28]_i_37_n_0 ;
  wire \tmp_26_reg_2772[28]_i_38_n_0 ;
  wire \tmp_26_reg_2772[28]_i_39_n_0 ;
  wire \tmp_26_reg_2772[28]_i_40_n_0 ;
  wire \tmp_26_reg_2772[28]_i_41_n_0 ;
  wire \tmp_26_reg_2772[28]_i_42_n_0 ;
  wire \tmp_26_reg_2772[6]_i_27_n_0 ;
  wire \tmp_26_reg_2772[6]_i_28_n_0 ;
  wire \tmp_26_reg_2772[6]_i_29_n_0 ;
  wire \tmp_26_reg_2772[6]_i_30_n_0 ;
  wire \tmp_26_reg_2772[6]_i_31_n_0 ;
  wire \tmp_26_reg_2772[6]_i_32_n_0 ;
  wire \tmp_26_reg_2772[6]_i_33_n_0 ;
  wire \tmp_26_reg_2772[6]_i_35_n_0 ;
  wire \tmp_26_reg_2772[6]_i_36_n_0 ;
  wire \tmp_26_reg_2772[6]_i_37_n_0 ;
  wire \tmp_26_reg_2772[6]_i_38_n_0 ;
  wire \tmp_26_reg_2772[6]_i_39_n_0 ;
  wire \tmp_26_reg_2772[6]_i_40_n_0 ;
  wire \tmp_26_reg_2772[6]_i_41_n_0 ;
  wire \tmp_26_reg_2772[6]_i_42_n_0 ;
  wire \tmp_26_reg_2772[6]_i_43_n_0 ;
  wire \tmp_26_reg_2772[6]_i_44_n_0 ;
  wire \tmp_26_reg_2772[6]_i_45_n_0 ;
  wire \tmp_26_reg_2772[6]_i_46_n_0 ;
  wire \tmp_26_reg_2772[6]_i_47_n_0 ;
  wire \tmp_26_reg_2772[6]_i_48_n_0 ;
  wire \tmp_26_reg_2772_reg[14]_i_20_n_0 ;
  wire \tmp_26_reg_2772_reg[14]_i_20_n_1 ;
  wire \tmp_26_reg_2772_reg[14]_i_20_n_2 ;
  wire \tmp_26_reg_2772_reg[14]_i_20_n_3 ;
  wire \tmp_26_reg_2772_reg[14]_i_20_n_4 ;
  wire \tmp_26_reg_2772_reg[14]_i_20_n_5 ;
  wire \tmp_26_reg_2772_reg[14]_i_20_n_6 ;
  wire \tmp_26_reg_2772_reg[14]_i_20_n_7 ;
  wire \tmp_26_reg_2772_reg[14]_i_29_n_0 ;
  wire \tmp_26_reg_2772_reg[14]_i_29_n_1 ;
  wire \tmp_26_reg_2772_reg[14]_i_29_n_2 ;
  wire \tmp_26_reg_2772_reg[14]_i_29_n_3 ;
  wire \tmp_26_reg_2772_reg[14]_i_29_n_4 ;
  wire \tmp_26_reg_2772_reg[14]_i_29_n_5 ;
  wire \tmp_26_reg_2772_reg[14]_i_29_n_6 ;
  wire \tmp_26_reg_2772_reg[14]_i_29_n_7 ;
  wire \tmp_26_reg_2772_reg[14]_i_38_n_0 ;
  wire \tmp_26_reg_2772_reg[14]_i_38_n_1 ;
  wire \tmp_26_reg_2772_reg[14]_i_38_n_2 ;
  wire \tmp_26_reg_2772_reg[14]_i_38_n_3 ;
  wire \tmp_26_reg_2772_reg[14]_i_38_n_4 ;
  wire \tmp_26_reg_2772_reg[14]_i_38_n_5 ;
  wire \tmp_26_reg_2772_reg[14]_i_38_n_6 ;
  wire \tmp_26_reg_2772_reg[14]_i_38_n_7 ;
  wire \tmp_26_reg_2772_reg[22]_i_20_n_0 ;
  wire \tmp_26_reg_2772_reg[22]_i_20_n_1 ;
  wire \tmp_26_reg_2772_reg[22]_i_20_n_2 ;
  wire \tmp_26_reg_2772_reg[22]_i_20_n_3 ;
  wire \tmp_26_reg_2772_reg[22]_i_20_n_4 ;
  wire \tmp_26_reg_2772_reg[22]_i_20_n_5 ;
  wire \tmp_26_reg_2772_reg[22]_i_20_n_6 ;
  wire \tmp_26_reg_2772_reg[22]_i_20_n_7 ;
  wire \tmp_26_reg_2772_reg[22]_i_29_n_0 ;
  wire \tmp_26_reg_2772_reg[22]_i_29_n_1 ;
  wire \tmp_26_reg_2772_reg[22]_i_29_n_2 ;
  wire \tmp_26_reg_2772_reg[22]_i_29_n_3 ;
  wire \tmp_26_reg_2772_reg[22]_i_29_n_4 ;
  wire \tmp_26_reg_2772_reg[22]_i_29_n_5 ;
  wire \tmp_26_reg_2772_reg[22]_i_29_n_6 ;
  wire \tmp_26_reg_2772_reg[22]_i_29_n_7 ;
  wire \tmp_26_reg_2772_reg[22]_i_38_n_0 ;
  wire \tmp_26_reg_2772_reg[22]_i_38_n_1 ;
  wire \tmp_26_reg_2772_reg[22]_i_38_n_2 ;
  wire \tmp_26_reg_2772_reg[22]_i_38_n_3 ;
  wire \tmp_26_reg_2772_reg[22]_i_38_n_4 ;
  wire \tmp_26_reg_2772_reg[22]_i_38_n_5 ;
  wire \tmp_26_reg_2772_reg[22]_i_38_n_6 ;
  wire \tmp_26_reg_2772_reg[22]_i_38_n_7 ;
  wire \tmp_26_reg_2772_reg[28]_i_16_n_3 ;
  wire \tmp_26_reg_2772_reg[28]_i_16_n_4 ;
  wire \tmp_26_reg_2772_reg[28]_i_16_n_5 ;
  wire \tmp_26_reg_2772_reg[28]_i_16_n_6 ;
  wire \tmp_26_reg_2772_reg[28]_i_16_n_7 ;
  wire \tmp_26_reg_2772_reg[28]_i_23_n_3 ;
  wire \tmp_26_reg_2772_reg[28]_i_23_n_4 ;
  wire \tmp_26_reg_2772_reg[28]_i_23_n_5 ;
  wire \tmp_26_reg_2772_reg[28]_i_23_n_6 ;
  wire \tmp_26_reg_2772_reg[28]_i_23_n_7 ;
  wire \tmp_26_reg_2772_reg[28]_i_30_n_3 ;
  wire \tmp_26_reg_2772_reg[28]_i_30_n_4 ;
  wire \tmp_26_reg_2772_reg[28]_i_30_n_5 ;
  wire \tmp_26_reg_2772_reg[28]_i_30_n_6 ;
  wire \tmp_26_reg_2772_reg[28]_i_30_n_7 ;
  wire \tmp_26_reg_2772_reg[6]_i_18_n_0 ;
  wire \tmp_26_reg_2772_reg[6]_i_18_n_1 ;
  wire \tmp_26_reg_2772_reg[6]_i_18_n_2 ;
  wire \tmp_26_reg_2772_reg[6]_i_18_n_3 ;
  wire \tmp_26_reg_2772_reg[6]_i_18_n_4 ;
  wire \tmp_26_reg_2772_reg[6]_i_18_n_5 ;
  wire \tmp_26_reg_2772_reg[6]_i_18_n_6 ;
  wire \tmp_26_reg_2772_reg[6]_i_18_n_7 ;
  wire \tmp_26_reg_2772_reg[6]_i_26_n_0 ;
  wire \tmp_26_reg_2772_reg[6]_i_26_n_1 ;
  wire \tmp_26_reg_2772_reg[6]_i_26_n_2 ;
  wire \tmp_26_reg_2772_reg[6]_i_26_n_3 ;
  wire \tmp_26_reg_2772_reg[6]_i_26_n_4 ;
  wire \tmp_26_reg_2772_reg[6]_i_26_n_5 ;
  wire \tmp_26_reg_2772_reg[6]_i_26_n_6 ;
  wire \tmp_26_reg_2772_reg[6]_i_26_n_7 ;
  wire \tmp_26_reg_2772_reg[6]_i_34_n_0 ;
  wire \tmp_26_reg_2772_reg[6]_i_34_n_1 ;
  wire \tmp_26_reg_2772_reg[6]_i_34_n_2 ;
  wire \tmp_26_reg_2772_reg[6]_i_34_n_3 ;
  wire \tmp_26_reg_2772_reg[6]_i_34_n_4 ;
  wire \tmp_26_reg_2772_reg[6]_i_34_n_5 ;
  wire \tmp_26_reg_2772_reg[6]_i_34_n_6 ;
  wire \tmp_26_reg_2772_reg[6]_i_34_n_7 ;
  wire \tmp_32_reg_2832[14]_i_30_n_0 ;
  wire \tmp_32_reg_2832[14]_i_31_n_0 ;
  wire \tmp_32_reg_2832[14]_i_32_n_0 ;
  wire \tmp_32_reg_2832[14]_i_33_n_0 ;
  wire \tmp_32_reg_2832[14]_i_34_n_0 ;
  wire \tmp_32_reg_2832[14]_i_35_n_0 ;
  wire \tmp_32_reg_2832[14]_i_36_n_0 ;
  wire \tmp_32_reg_2832[14]_i_37_n_0 ;
  wire \tmp_32_reg_2832[14]_i_39_n_0 ;
  wire \tmp_32_reg_2832[14]_i_40_n_0 ;
  wire \tmp_32_reg_2832[14]_i_41_n_0 ;
  wire \tmp_32_reg_2832[14]_i_42_n_0 ;
  wire \tmp_32_reg_2832[14]_i_43_n_0 ;
  wire \tmp_32_reg_2832[14]_i_44_n_0 ;
  wire \tmp_32_reg_2832[14]_i_45_n_0 ;
  wire \tmp_32_reg_2832[14]_i_46_n_0 ;
  wire \tmp_32_reg_2832[14]_i_47_n_0 ;
  wire \tmp_32_reg_2832[14]_i_48_n_0 ;
  wire \tmp_32_reg_2832[14]_i_49_n_0 ;
  wire \tmp_32_reg_2832[14]_i_50_n_0 ;
  wire \tmp_32_reg_2832[14]_i_51_n_0 ;
  wire \tmp_32_reg_2832[14]_i_52_n_0 ;
  wire \tmp_32_reg_2832[14]_i_53_n_0 ;
  wire \tmp_32_reg_2832[14]_i_54_n_0 ;
  wire \tmp_32_reg_2832[22]_i_30_n_0 ;
  wire \tmp_32_reg_2832[22]_i_31_n_0 ;
  wire \tmp_32_reg_2832[22]_i_32_n_0 ;
  wire \tmp_32_reg_2832[22]_i_33_n_0 ;
  wire \tmp_32_reg_2832[22]_i_34_n_0 ;
  wire \tmp_32_reg_2832[22]_i_35_n_0 ;
  wire \tmp_32_reg_2832[22]_i_36_n_0 ;
  wire \tmp_32_reg_2832[22]_i_37_n_0 ;
  wire \tmp_32_reg_2832[22]_i_39_n_0 ;
  wire \tmp_32_reg_2832[22]_i_40_n_0 ;
  wire \tmp_32_reg_2832[22]_i_41_n_0 ;
  wire \tmp_32_reg_2832[22]_i_42_n_0 ;
  wire \tmp_32_reg_2832[22]_i_43_n_0 ;
  wire \tmp_32_reg_2832[22]_i_44_n_0 ;
  wire \tmp_32_reg_2832[22]_i_45_n_0 ;
  wire \tmp_32_reg_2832[22]_i_46_n_0 ;
  wire \tmp_32_reg_2832[22]_i_47_n_0 ;
  wire \tmp_32_reg_2832[22]_i_48_n_0 ;
  wire \tmp_32_reg_2832[22]_i_49_n_0 ;
  wire \tmp_32_reg_2832[22]_i_50_n_0 ;
  wire \tmp_32_reg_2832[22]_i_51_n_0 ;
  wire \tmp_32_reg_2832[22]_i_52_n_0 ;
  wire \tmp_32_reg_2832[22]_i_53_n_0 ;
  wire \tmp_32_reg_2832[22]_i_54_n_0 ;
  wire \tmp_32_reg_2832[28]_i_24_n_0 ;
  wire \tmp_32_reg_2832[28]_i_25_n_0 ;
  wire \tmp_32_reg_2832[28]_i_26_n_0 ;
  wire \tmp_32_reg_2832[28]_i_27_n_0 ;
  wire \tmp_32_reg_2832[28]_i_28_n_0 ;
  wire \tmp_32_reg_2832[28]_i_29_n_0 ;
  wire \tmp_32_reg_2832[28]_i_31_n_0 ;
  wire \tmp_32_reg_2832[28]_i_32_n_0 ;
  wire \tmp_32_reg_2832[28]_i_33_n_0 ;
  wire \tmp_32_reg_2832[28]_i_34_n_0 ;
  wire \tmp_32_reg_2832[28]_i_35_n_0 ;
  wire \tmp_32_reg_2832[28]_i_36_n_0 ;
  wire \tmp_32_reg_2832[28]_i_37_n_0 ;
  wire \tmp_32_reg_2832[28]_i_38_n_0 ;
  wire \tmp_32_reg_2832[28]_i_39_n_0 ;
  wire \tmp_32_reg_2832[28]_i_40_n_0 ;
  wire \tmp_32_reg_2832[28]_i_41_n_0 ;
  wire \tmp_32_reg_2832[28]_i_42_n_0 ;
  wire \tmp_32_reg_2832[6]_i_27_n_0 ;
  wire \tmp_32_reg_2832[6]_i_28_n_0 ;
  wire \tmp_32_reg_2832[6]_i_29_n_0 ;
  wire \tmp_32_reg_2832[6]_i_30_n_0 ;
  wire \tmp_32_reg_2832[6]_i_31_n_0 ;
  wire \tmp_32_reg_2832[6]_i_32_n_0 ;
  wire \tmp_32_reg_2832[6]_i_33_n_0 ;
  wire \tmp_32_reg_2832[6]_i_35_n_0 ;
  wire \tmp_32_reg_2832[6]_i_36_n_0 ;
  wire \tmp_32_reg_2832[6]_i_37_n_0 ;
  wire \tmp_32_reg_2832[6]_i_38_n_0 ;
  wire \tmp_32_reg_2832[6]_i_39_n_0 ;
  wire \tmp_32_reg_2832[6]_i_40_n_0 ;
  wire \tmp_32_reg_2832[6]_i_41_n_0 ;
  wire \tmp_32_reg_2832[6]_i_42_n_0 ;
  wire \tmp_32_reg_2832[6]_i_43_n_0 ;
  wire \tmp_32_reg_2832[6]_i_44_n_0 ;
  wire \tmp_32_reg_2832[6]_i_45_n_0 ;
  wire \tmp_32_reg_2832[6]_i_46_n_0 ;
  wire \tmp_32_reg_2832[6]_i_47_n_0 ;
  wire \tmp_32_reg_2832[6]_i_48_n_0 ;
  wire \tmp_32_reg_2832_reg[14]_i_20_n_0 ;
  wire \tmp_32_reg_2832_reg[14]_i_20_n_1 ;
  wire \tmp_32_reg_2832_reg[14]_i_20_n_2 ;
  wire \tmp_32_reg_2832_reg[14]_i_20_n_3 ;
  wire \tmp_32_reg_2832_reg[14]_i_20_n_4 ;
  wire \tmp_32_reg_2832_reg[14]_i_20_n_5 ;
  wire \tmp_32_reg_2832_reg[14]_i_20_n_6 ;
  wire \tmp_32_reg_2832_reg[14]_i_20_n_7 ;
  wire \tmp_32_reg_2832_reg[14]_i_29_n_0 ;
  wire \tmp_32_reg_2832_reg[14]_i_29_n_1 ;
  wire \tmp_32_reg_2832_reg[14]_i_29_n_2 ;
  wire \tmp_32_reg_2832_reg[14]_i_29_n_3 ;
  wire \tmp_32_reg_2832_reg[14]_i_29_n_4 ;
  wire \tmp_32_reg_2832_reg[14]_i_29_n_5 ;
  wire \tmp_32_reg_2832_reg[14]_i_29_n_6 ;
  wire \tmp_32_reg_2832_reg[14]_i_29_n_7 ;
  wire \tmp_32_reg_2832_reg[14]_i_38_n_0 ;
  wire \tmp_32_reg_2832_reg[14]_i_38_n_1 ;
  wire \tmp_32_reg_2832_reg[14]_i_38_n_2 ;
  wire \tmp_32_reg_2832_reg[14]_i_38_n_3 ;
  wire \tmp_32_reg_2832_reg[14]_i_38_n_4 ;
  wire \tmp_32_reg_2832_reg[14]_i_38_n_5 ;
  wire \tmp_32_reg_2832_reg[14]_i_38_n_6 ;
  wire \tmp_32_reg_2832_reg[14]_i_38_n_7 ;
  wire \tmp_32_reg_2832_reg[22]_i_20_n_0 ;
  wire \tmp_32_reg_2832_reg[22]_i_20_n_1 ;
  wire \tmp_32_reg_2832_reg[22]_i_20_n_2 ;
  wire \tmp_32_reg_2832_reg[22]_i_20_n_3 ;
  wire \tmp_32_reg_2832_reg[22]_i_20_n_4 ;
  wire \tmp_32_reg_2832_reg[22]_i_20_n_5 ;
  wire \tmp_32_reg_2832_reg[22]_i_20_n_6 ;
  wire \tmp_32_reg_2832_reg[22]_i_20_n_7 ;
  wire \tmp_32_reg_2832_reg[22]_i_29_n_0 ;
  wire \tmp_32_reg_2832_reg[22]_i_29_n_1 ;
  wire \tmp_32_reg_2832_reg[22]_i_29_n_2 ;
  wire \tmp_32_reg_2832_reg[22]_i_29_n_3 ;
  wire \tmp_32_reg_2832_reg[22]_i_29_n_4 ;
  wire \tmp_32_reg_2832_reg[22]_i_29_n_5 ;
  wire \tmp_32_reg_2832_reg[22]_i_29_n_6 ;
  wire \tmp_32_reg_2832_reg[22]_i_29_n_7 ;
  wire \tmp_32_reg_2832_reg[22]_i_38_n_0 ;
  wire \tmp_32_reg_2832_reg[22]_i_38_n_1 ;
  wire \tmp_32_reg_2832_reg[22]_i_38_n_2 ;
  wire \tmp_32_reg_2832_reg[22]_i_38_n_3 ;
  wire \tmp_32_reg_2832_reg[22]_i_38_n_4 ;
  wire \tmp_32_reg_2832_reg[22]_i_38_n_5 ;
  wire \tmp_32_reg_2832_reg[22]_i_38_n_6 ;
  wire \tmp_32_reg_2832_reg[22]_i_38_n_7 ;
  wire \tmp_32_reg_2832_reg[28]_i_16_n_3 ;
  wire \tmp_32_reg_2832_reg[28]_i_16_n_4 ;
  wire \tmp_32_reg_2832_reg[28]_i_16_n_5 ;
  wire \tmp_32_reg_2832_reg[28]_i_16_n_6 ;
  wire \tmp_32_reg_2832_reg[28]_i_16_n_7 ;
  wire \tmp_32_reg_2832_reg[28]_i_23_n_3 ;
  wire \tmp_32_reg_2832_reg[28]_i_23_n_4 ;
  wire \tmp_32_reg_2832_reg[28]_i_23_n_5 ;
  wire \tmp_32_reg_2832_reg[28]_i_23_n_6 ;
  wire \tmp_32_reg_2832_reg[28]_i_23_n_7 ;
  wire \tmp_32_reg_2832_reg[28]_i_30_n_3 ;
  wire \tmp_32_reg_2832_reg[28]_i_30_n_4 ;
  wire \tmp_32_reg_2832_reg[28]_i_30_n_5 ;
  wire \tmp_32_reg_2832_reg[28]_i_30_n_6 ;
  wire \tmp_32_reg_2832_reg[28]_i_30_n_7 ;
  wire \tmp_32_reg_2832_reg[6]_i_18_n_0 ;
  wire \tmp_32_reg_2832_reg[6]_i_18_n_1 ;
  wire \tmp_32_reg_2832_reg[6]_i_18_n_2 ;
  wire \tmp_32_reg_2832_reg[6]_i_18_n_3 ;
  wire \tmp_32_reg_2832_reg[6]_i_18_n_4 ;
  wire \tmp_32_reg_2832_reg[6]_i_18_n_5 ;
  wire \tmp_32_reg_2832_reg[6]_i_18_n_6 ;
  wire \tmp_32_reg_2832_reg[6]_i_18_n_7 ;
  wire \tmp_32_reg_2832_reg[6]_i_26_n_0 ;
  wire \tmp_32_reg_2832_reg[6]_i_26_n_1 ;
  wire \tmp_32_reg_2832_reg[6]_i_26_n_2 ;
  wire \tmp_32_reg_2832_reg[6]_i_26_n_3 ;
  wire \tmp_32_reg_2832_reg[6]_i_26_n_4 ;
  wire \tmp_32_reg_2832_reg[6]_i_26_n_5 ;
  wire \tmp_32_reg_2832_reg[6]_i_26_n_6 ;
  wire \tmp_32_reg_2832_reg[6]_i_26_n_7 ;
  wire \tmp_32_reg_2832_reg[6]_i_34_n_0 ;
  wire \tmp_32_reg_2832_reg[6]_i_34_n_1 ;
  wire \tmp_32_reg_2832_reg[6]_i_34_n_2 ;
  wire \tmp_32_reg_2832_reg[6]_i_34_n_3 ;
  wire \tmp_32_reg_2832_reg[6]_i_34_n_4 ;
  wire \tmp_32_reg_2832_reg[6]_i_34_n_5 ;
  wire \tmp_32_reg_2832_reg[6]_i_34_n_6 ;
  wire \tmp_32_reg_2832_reg[6]_i_34_n_7 ;
  wire [0:0]\zext_ln38_reg_2372_pp0_iter1_reg_reg[1]_0 ;
  wire [0:0]\zext_ln38_reg_2372_pp0_iter2_reg_reg[1]_0 ;
  wire \zext_ln38_reg_2372_pp0_iter3_reg_reg[0]_0 ;
  wire [0:0]\zext_ln38_reg_2372_pp0_iter3_reg_reg[1]_0 ;
  wire \zext_ln38_reg_2372_pp0_iter3_reg_reg[2]_0 ;
  wire \zext_ln38_reg_2372_pp0_iter3_reg_reg[3]_0 ;
  wire \zext_ln38_reg_2372_pp0_iter3_reg_reg[4]_0 ;
  wire [0:0]\zext_ln38_reg_2372_pp0_iter4_reg_reg[1]_0 ;
  wire [0:0]\zext_ln38_reg_2372_reg[1]_0 ;
  wire [0:0]NLW_ram_reg_bram_0_i_111_O_UNCONNECTED;
  wire [7:5]NLW_ram_reg_bram_0_i_119_CO_UNCONNECTED;
  wire [7:6]NLW_ram_reg_bram_0_i_119_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_bram_0_i_144_O_UNCONNECTED;
  wire [7:5]NLW_ram_reg_bram_0_i_20_CO_UNCONNECTED;
  wire [7:6]NLW_ram_reg_bram_0_i_20_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_bram_0_i_45_O_UNCONNECTED;
  wire [7:5]NLW_ram_reg_bram_0_i_53_CO_UNCONNECTED;
  wire [7:6]NLW_ram_reg_bram_0_i_53_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_bram_0_i_78_O_UNCONNECTED;
  wire [7:5]NLW_ram_reg_bram_0_i_86_CO_UNCONNECTED;
  wire [7:6]NLW_ram_reg_bram_0_i_86_O_UNCONNECTED;
  wire [7:5]\NLW_tmp_14_reg_2607_reg[28]_i_16_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_14_reg_2607_reg[28]_i_16_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_14_reg_2607_reg[28]_i_23_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_14_reg_2607_reg[28]_i_23_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_14_reg_2607_reg[6]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_14_reg_2607_reg[6]_i_26_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_20_reg_2687_reg[28]_i_16_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_20_reg_2687_reg[28]_i_16_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_20_reg_2687_reg[28]_i_23_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_20_reg_2687_reg[28]_i_23_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_20_reg_2687_reg[28]_i_30_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_20_reg_2687_reg[28]_i_30_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_20_reg_2687_reg[6]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_20_reg_2687_reg[6]_i_26_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_20_reg_2687_reg[6]_i_34_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_26_reg_2772_reg[28]_i_16_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_26_reg_2772_reg[28]_i_16_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_26_reg_2772_reg[28]_i_23_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_26_reg_2772_reg[28]_i_23_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_26_reg_2772_reg[28]_i_30_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_26_reg_2772_reg[28]_i_30_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_26_reg_2772_reg[6]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_26_reg_2772_reg[6]_i_26_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_26_reg_2772_reg[6]_i_34_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_32_reg_2832_reg[28]_i_16_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_32_reg_2832_reg[28]_i_16_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_32_reg_2832_reg[28]_i_23_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_32_reg_2832_reg[28]_i_23_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_32_reg_2832_reg[28]_i_30_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_32_reg_2832_reg[28]_i_30_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_32_reg_2832_reg[6]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_32_reg_2832_reg[6]_i_26_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_32_reg_2832_reg[6]_i_34_O_UNCONNECTED ;

  FDRE \add_ln45_reg_2462_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[0]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[0]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[1]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[1]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[2]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[2]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[3]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[3]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[4]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[4]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[0]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[0]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[1]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[1]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[2]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[2]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[3]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[3]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[4]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[4]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[0]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[0]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[1]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[1]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[2]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[2]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[3]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[3]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[4]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[4]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[0]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[0]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[1]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[1]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[2]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[2]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[3]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[3]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[4]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg[5]_srl5 " *) 
  SRL16E \add_ln45_reg_2462_pp0_iter4_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln45_fu_1261_p2[5]),
        .Q(\add_ln45_reg_2462_pp0_iter4_reg_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg[6]_srl5 " *) 
  SRL16E \add_ln45_reg_2462_pp0_iter4_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln45_fu_1261_p2[6]),
        .Q(\add_ln45_reg_2462_pp0_iter4_reg_reg[6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg[7]_srl5 " *) 
  SRL16E \add_ln45_reg_2462_pp0_iter4_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln45_fu_1261_p2[7]),
        .Q(\add_ln45_reg_2462_pp0_iter4_reg_reg[7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg[8]_srl5 " *) 
  SRL16E \add_ln45_reg_2462_pp0_iter4_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln45_fu_1261_p2[8]),
        .Q(\add_ln45_reg_2462_pp0_iter4_reg_reg[8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5 " *) 
  SRL16E \add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln45_fu_1261_p2[9]),
        .Q(\add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5_i_2 
       (.I0(\row_fu_180_reg_n_0_[1] ),
        .I1(\row_fu_180_reg_n_0_[0] ),
        .I2(\col_fu_176_reg_n_0_[5] ),
        .I3(\row_fu_180_reg_n_0_[2] ),
        .O(\add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5_i_2_n_0 ));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[0]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[0]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[1]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[1]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[2]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[2]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[3]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[3]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[4]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[4]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln45_reg_2462_pp0_iter4_reg_reg[5]_srl5_n_0 ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[5]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln45_reg_2462_pp0_iter4_reg_reg[6]_srl5_n_0 ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[6]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln45_reg_2462_pp0_iter4_reg_reg[7]_srl5_n_0 ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[7]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln45_reg_2462_pp0_iter4_reg_reg[8]_srl5_n_0 ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[8]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5_n_0 ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0[9]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_5_address0),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[0]),
        .R(1'b0));
  FDRE \add_ln45_reg_2462_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_fu_176_reg_n_0_[1] ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \add_ln45_reg_2462_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_fu_176_reg_n_0_[2] ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \add_ln45_reg_2462_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_fu_176_reg_n_0_[3] ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \add_ln45_reg_2462_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\col_fu_176_reg_n_0_[4] ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(col_fu_1760),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_reg_0),
        .Q(input_A_23_ce0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_A_23_ce0),
        .Q(input_A_30_ce0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_A_30_ce0),
        .Q(input_A_31_ce0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_A_31_ce0),
        .Q(output_C_ce0),
        .R(SR));
  (* srl_name = "inst/\\grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_0),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \col_fu_176[5]_i_2 
       (.I0(\col_fu_176_reg_n_0_[2] ),
        .I1(\col_fu_176_reg_n_0_[1] ),
        .I2(\col_fu_176_reg_n_0_[3] ),
        .O(\col_fu_176[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \col_fu_176[5]_i_3 
       (.I0(\col_fu_176_reg_n_0_[2] ),
        .I1(\col_fu_176_reg_n_0_[1] ),
        .I2(\col_fu_176_reg_n_0_[4] ),
        .I3(\col_fu_176_reg_n_0_[3] ),
        .O(\col_fu_176[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln39_fu_1267_p2[0]),
        .Q(\col_fu_176_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln39_fu_1267_p2[1]),
        .Q(\col_fu_176_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln39_fu_1267_p2[2]),
        .Q(\col_fu_176_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln39_fu_1267_p2[3]),
        .Q(\col_fu_176_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln39_fu_1267_p2[4]),
        .Q(\col_fu_176_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln39_fu_1267_p2[5]),
        .Q(\col_fu_176_reg_n_0_[5] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_flow_control_loop_pipe_sequential_init_66 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .add_ln38_1_fu_1185_p2(add_ln38_1_fu_1185_p2),
        .add_ln39_fu_1267_p2(add_ln39_fu_1267_p2),
        .add_ln45_fu_1261_p2(add_ln45_fu_1261_p2),
        .\add_ln45_reg_2462_pp0_iter5_reg_reg[5]__0 (\row_fu_180_reg_n_0_[0] ),
        .\add_ln45_reg_2462_pp0_iter5_reg_reg[6]__0 (\row_fu_180_reg_n_0_[1] ),
        .\add_ln45_reg_2462_pp0_iter5_reg_reg[7]__0 (\row_fu_180_reg_n_0_[2] ),
        .\add_ln45_reg_2462_pp0_iter5_reg_reg[8]__0 (\row_fu_180_reg_n_0_[3] ),
        .\add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0 (\add_ln45_reg_2462_pp0_iter4_reg_reg[9]_srl5_i_2_n_0 ),
        .\add_ln45_reg_2462_pp0_iter5_reg_reg[9]__0_0 (\row_fu_180_reg_n_0_[4] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\indvar_flatten13_fu_184[10]_i_3_n_0 ),
        .ap_loop_exit_ready_pp0_iter5_reg(ap_loop_exit_ready_pp0_iter5_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .col_fu_1760(col_fu_1760),
        .\col_fu_176_reg[4] (\col_fu_176_reg_n_0_[0] ),
        .\col_fu_176_reg[4]_0 (\col_fu_176_reg_n_0_[1] ),
        .\col_fu_176_reg[4]_1 (\col_fu_176_reg_n_0_[2] ),
        .\col_fu_176_reg[4]_2 (\col_fu_176_reg_n_0_[3] ),
        .\col_fu_176_reg[4]_3 (\col_fu_176_reg_n_0_[4] ),
        .\col_fu_176_reg[5] (\col_fu_176_reg_n_0_[5] ),
        .\col_fu_176_reg[5]_0 (\col_fu_176[5]_i_2_n_0 ),
        .\col_fu_176_reg[5]_1 (\col_fu_176[5]_i_3_n_0 ),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_ready(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_ready),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_14),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_15),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_5_address0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_5_address0),
        .grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0),
        .indvar_flatten13_fu_184(indvar_flatten13_fu_184),
        .\indvar_flatten13_fu_184_reg[10] (\indvar_flatten13_fu_184[10]_i_4_n_0 ),
        .\indvar_flatten13_fu_184_reg[5] (\indvar_flatten13_fu_184[5]_i_2_n_0 ),
        .\indvar_flatten13_fu_184_reg[8] (\indvar_flatten13_fu_184[8]_i_2_n_0 ),
        .input_A_5_address0(input_A_5_address0),
        .input_B_5_address0(input_B_5_address0),
        .ram_reg_0_31_0_0(\row_fu_180[4]_i_2_n_0 ),
        .ram_reg_0_31_0_0_0(\row_fu_180[3]_i_1_n_0 ),
        .ram_reg_0_31_0_0_1(\row_fu_180[2]_i_1_n_0 ),
        .ram_reg_0_31_0_0_2(ram_reg_0_31_17_17),
        .ram_reg_0_31_0_0_3(\row_fu_180[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \indvar_flatten13_fu_184[10]_i_3 
       (.I0(\indvar_flatten13_fu_184[10]_i_5_n_0 ),
        .I1(indvar_flatten13_fu_184[3]),
        .I2(indvar_flatten13_fu_184[4]),
        .I3(indvar_flatten13_fu_184[1]),
        .I4(indvar_flatten13_fu_184[2]),
        .O(\indvar_flatten13_fu_184[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \indvar_flatten13_fu_184[10]_i_4 
       (.I0(indvar_flatten13_fu_184[7]),
        .I1(\indvar_flatten13_fu_184[8]_i_2_n_0 ),
        .I2(indvar_flatten13_fu_184[6]),
        .I3(indvar_flatten13_fu_184[8]),
        .O(\indvar_flatten13_fu_184[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \indvar_flatten13_fu_184[10]_i_5 
       (.I0(indvar_flatten13_fu_184[7]),
        .I1(indvar_flatten13_fu_184[8]),
        .I2(indvar_flatten13_fu_184[5]),
        .I3(indvar_flatten13_fu_184[6]),
        .I4(indvar_flatten13_fu_184[0]),
        .I5(\indvar_flatten13_fu_184[10]_i_6_n_0 ),
        .O(\indvar_flatten13_fu_184[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten13_fu_184[10]_i_6 
       (.I0(indvar_flatten13_fu_184[9]),
        .I1(indvar_flatten13_fu_184[10]),
        .O(\indvar_flatten13_fu_184[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \indvar_flatten13_fu_184[5]_i_2 
       (.I0(indvar_flatten13_fu_184[3]),
        .I1(indvar_flatten13_fu_184[1]),
        .I2(indvar_flatten13_fu_184[0]),
        .I3(indvar_flatten13_fu_184[2]),
        .I4(indvar_flatten13_fu_184[4]),
        .O(\indvar_flatten13_fu_184[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten13_fu_184[8]_i_2 
       (.I0(indvar_flatten13_fu_184[4]),
        .I1(indvar_flatten13_fu_184[2]),
        .I2(indvar_flatten13_fu_184[0]),
        .I3(indvar_flatten13_fu_184[1]),
        .I4(indvar_flatten13_fu_184[3]),
        .I5(indvar_flatten13_fu_184[5]),
        .O(\indvar_flatten13_fu_184[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[0]),
        .Q(indvar_flatten13_fu_184[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[10] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[10]),
        .Q(indvar_flatten13_fu_184[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[1]),
        .Q(indvar_flatten13_fu_184[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[2]),
        .Q(indvar_flatten13_fu_184[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[3]),
        .Q(indvar_flatten13_fu_184[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[4]),
        .Q(indvar_flatten13_fu_184[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[5]),
        .Q(indvar_flatten13_fu_184[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[6]),
        .Q(indvar_flatten13_fu_184[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[7]),
        .Q(indvar_flatten13_fu_184[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[8] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[8]),
        .Q(indvar_flatten13_fu_184[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_184_reg[9] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(add_ln38_1_fu_1185_p2[9]),
        .Q(indvar_flatten13_fu_184[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1 mul_29s_29s_49_1_1_U100
       (.DSP_ALU_INST(DSP_ALU_INST_25),
        .DSP_ALU_INST_0(DSP_ALU_INST_31),
        .DSP_ALU_INST_1(DSP_ALU_INST_32),
        .ap_clk(ap_clk),
        .dout(mul_ln43_22_fu_1121_p2),
        .input_B_23_ce0(input_B_23_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_67 mul_29s_29s_49_1_1_U101
       (.DSP_ALU_INST(DSP_ALU_INST_25),
        .DSP_ALU_INST_0(DSP_ALU_INST_33),
        .DSP_ALU_INST_1(DSP_ALU_INST_34),
        .ap_clk(ap_clk),
        .dout(mul_ln43_23_fu_1125_p2),
        .input_B_23_ce0(input_B_23_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_68 mul_29s_29s_49_1_1_U102
       (.D(add_ln43_25_fu_2181_p2),
        .DSP_ALU_INST(DSP_ALU_INST_35),
        .DSP_ALU_INST_0(DSP_ALU_INST_36),
        .add_ln43_22_fu_2095_p2(add_ln43_22_fu_2095_p2),
        .ap_clk(ap_clk),
        .input_A_24_q0(input_A_24_q0),
        .input_B_30_ce0(input_B_30_ce0),
        .mul_ln43_25_fu_1133_p2(mul_ln43_25_fu_1133_p2),
        .mul_ln43_26_fu_1137_p2(mul_ln43_26_fu_1137_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_69 mul_29s_29s_49_1_1_U103
       (.DSP_ALU_INST(DSP_ALU_INST_35),
        .DSP_ALU_INST_0(DSP_ALU_INST_37),
        .ap_clk(ap_clk),
        .input_A_25_q0(input_A_25_q0),
        .input_B_30_ce0(input_B_30_ce0),
        .mul_ln43_25_fu_1133_p2(mul_ln43_25_fu_1133_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_70 mul_29s_29s_49_1_1_U104
       (.DSP_ALU_INST(DSP_ALU_INST_35),
        .DSP_ALU_INST_0(DSP_ALU_INST_38),
        .ap_clk(ap_clk),
        .input_A_26_q0(input_A_26_q0),
        .input_B_30_ce0(input_B_30_ce0),
        .mul_ln43_26_fu_1137_p2(mul_ln43_26_fu_1137_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_71 mul_29s_29s_49_1_1_U105
       (.DSP_ALU_INST(DSP_ALU_INST_35),
        .DSP_ALU_INST_0(DSP_ALU_INST_39),
        .DSP_ALU_INST_1(DSP_ALU_INST_40),
        .ap_clk(ap_clk),
        .dout(mul_ln43_27_fu_1141_p2),
        .input_B_30_ce0(input_B_30_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_72 mul_29s_29s_49_1_1_U106
       (.DSP_ALU_INST(DSP_ALU_INST_35),
        .DSP_ALU_INST_0(DSP_ALU_INST_41),
        .DSP_ALU_INST_1(DSP_ALU_INST_42),
        .ap_clk(ap_clk),
        .dout(mul_ln43_28_fu_1145_p2),
        .input_B_30_ce0(input_B_30_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_73 mul_29s_29s_49_1_1_U107
       (.DSP_ALU_INST(DSP_ALU_INST_35),
        .DSP_ALU_INST_0(DSP_ALU_INST_43),
        .DSP_ALU_INST_1(DSP_ALU_INST_44),
        .ap_clk(ap_clk),
        .dout(mul_ln43_29_fu_1149_p2),
        .input_B_30_ce0(input_B_30_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_74 mul_29s_29s_49_1_1_U108
       (.DSP_ALU_INST(DSP_ALU_INST_35),
        .DSP_ALU_INST_0(DSP_ALU_INST_45),
        .DSP_ALU_INST_1(DSP_ALU_INST_46),
        .ap_clk(ap_clk),
        .dout(mul_ln43_30_fu_1153_p2),
        .input_B_30_ce0(input_B_30_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_75 mul_29s_29s_49_1_1_U109
       (.CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST_47),
        .DSP_ALU_INST_0(DSP_ALU_INST_48),
        .add_ln43_29_fu_2302_p2(add_ln43_29_fu_2302_p2),
        .ap_clk(ap_clk),
        .input_A_31_q0(input_A_31_q0),
        .output_C_d0(output_C_d0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_76 mul_29s_29s_49_1_1_U78
       (.CEB2(CEB2),
        .add_ln43_2_fu_1404_p2(add_ln43_2_fu_1404_p2),
        .ap_clk(ap_clk),
        .input_A_q0(input_A_q0),
        .input_B_5_ce0(input_B_5_ce0),
        .mul_ln43_1_fu_1037_p2(mul_ln43_1_fu_1037_p2),
        .mul_ln43_2_fu_1041_p2(mul_ln43_2_fu_1041_p2),
        .mul_ln43_3_fu_1045_p2(mul_ln43_3_fu_1045_p2),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_77 mul_29s_29s_49_1_1_U79
       (.CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .ap_clk(ap_clk),
        .input_A_1_q0(input_A_1_q0),
        .input_B_5_ce0(input_B_5_ce0),
        .mul_ln43_1_fu_1037_p2(mul_ln43_1_fu_1037_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_78 mul_29s_29s_49_1_1_U80
       (.CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .ap_clk(ap_clk),
        .input_A_2_q0(input_A_2_q0),
        .input_B_5_ce0(input_B_5_ce0),
        .mul_ln43_2_fu_1041_p2(mul_ln43_2_fu_1041_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_79 mul_29s_29s_49_1_1_U81
       (.CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .ap_clk(ap_clk),
        .input_A_3_q0(input_A_3_q0),
        .input_B_5_ce0(input_B_5_ce0),
        .mul_ln43_3_fu_1045_p2(mul_ln43_3_fu_1045_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_80 mul_29s_29s_49_1_1_U82
       (.CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST_2),
        .ap_clk(ap_clk),
        .din1(din1),
        .dout(mul_ln43_4_fu_1049_p2),
        .input_B_5_ce0(input_B_5_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_81 mul_29s_29s_49_1_1_U83
       (.CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST_3),
        .DSP_ALU_INST_0(DSP_ALU_INST_4),
        .ap_clk(ap_clk),
        .dout(mul_ln43_5_fu_1053_p2),
        .input_B_5_ce0(input_B_5_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_82 mul_29s_29s_49_1_1_U84
       (.D(add_ln43_7_fu_1576_p2),
        .DSP_ALU_INST(DSP_ALU_INST_5),
        .DSP_ALU_INST_0(DSP_ALU_INST_6),
        .add_ln43_4_fu_1490_p2(add_ln43_4_fu_1490_p2),
        .ap_clk(ap_clk),
        .input_A_6_q0(input_A_6_q0),
        .input_B_11_ce0(input_B_11_ce0),
        .mul_ln43_7_fu_1061_p2(mul_ln43_7_fu_1061_p2),
        .mul_ln43_8_fu_1065_p2(mul_ln43_8_fu_1065_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_83 mul_29s_29s_49_1_1_U85
       (.DSP_ALU_INST(DSP_ALU_INST_5),
        .DSP_ALU_INST_0(DSP_ALU_INST_7),
        .ap_clk(ap_clk),
        .input_A_7_q0(input_A_7_q0),
        .input_B_11_ce0(input_B_11_ce0),
        .mul_ln43_7_fu_1061_p2(mul_ln43_7_fu_1061_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_84 mul_29s_29s_49_1_1_U86
       (.DSP_ALU_INST(DSP_ALU_INST_5),
        .DSP_ALU_INST_0(DSP_ALU_INST_8),
        .ap_clk(ap_clk),
        .input_A_8_q0(input_A_8_q0),
        .input_B_11_ce0(input_B_11_ce0),
        .mul_ln43_8_fu_1065_p2(mul_ln43_8_fu_1065_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_85 mul_29s_29s_49_1_1_U87
       (.DSP_ALU_INST(DSP_ALU_INST_5),
        .DSP_ALU_INST_0(DSP_ALU_INST_9),
        .DSP_ALU_INST_1(DSP_ALU_INST_10),
        .ap_clk(ap_clk),
        .dout(mul_ln43_9_fu_1069_p2),
        .input_B_11_ce0(input_B_11_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_86 mul_29s_29s_49_1_1_U88
       (.DSP_ALU_INST(DSP_ALU_INST_5),
        .DSP_ALU_INST_0(DSP_ALU_INST_11),
        .DSP_ALU_INST_1(DSP_ALU_INST_12),
        .ap_clk(ap_clk),
        .dout(mul_ln43_10_fu_1073_p2),
        .input_B_11_ce0(input_B_11_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_87 mul_29s_29s_49_1_1_U89
       (.DSP_ALU_INST(DSP_ALU_INST_5),
        .DSP_ALU_INST_0(DSP_ALU_INST_13),
        .DSP_ALU_INST_1(DSP_ALU_INST_14),
        .ap_clk(ap_clk),
        .dout(mul_ln43_11_fu_1077_p2),
        .input_B_11_ce0(input_B_11_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_88 mul_29s_29s_49_1_1_U90
       (.D(add_ln43_13_fu_1776_p2),
        .DSP_ALU_INST(DSP_ALU_INST_15),
        .DSP_ALU_INST_0(DSP_ALU_INST_16),
        .add_ln43_10_fu_1690_p2(add_ln43_10_fu_1690_p2),
        .ap_clk(ap_clk),
        .input_A_12_q0(input_A_12_q0),
        .input_B_17_ce0(input_B_17_ce0),
        .mul_ln43_13_fu_1085_p2(mul_ln43_13_fu_1085_p2),
        .mul_ln43_14_fu_1089_p2(mul_ln43_14_fu_1089_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_89 mul_29s_29s_49_1_1_U91
       (.DSP_ALU_INST(DSP_ALU_INST_15),
        .DSP_ALU_INST_0(DSP_ALU_INST_17),
        .ap_clk(ap_clk),
        .input_A_13_q0(input_A_13_q0),
        .input_B_17_ce0(input_B_17_ce0),
        .mul_ln43_13_fu_1085_p2(mul_ln43_13_fu_1085_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_90 mul_29s_29s_49_1_1_U92
       (.DSP_ALU_INST(DSP_ALU_INST_15),
        .DSP_ALU_INST_0(DSP_ALU_INST_18),
        .ap_clk(ap_clk),
        .input_A_14_q0(input_A_14_q0),
        .input_B_17_ce0(input_B_17_ce0),
        .mul_ln43_14_fu_1089_p2(mul_ln43_14_fu_1089_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_91 mul_29s_29s_49_1_1_U93
       (.DSP_ALU_INST(DSP_ALU_INST_15),
        .DSP_ALU_INST_0(DSP_ALU_INST_19),
        .DSP_ALU_INST_1(DSP_ALU_INST_20),
        .ap_clk(ap_clk),
        .dout(mul_ln43_15_fu_1093_p2),
        .input_B_17_ce0(input_B_17_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_92 mul_29s_29s_49_1_1_U94
       (.DSP_ALU_INST(DSP_ALU_INST_15),
        .DSP_ALU_INST_0(DSP_ALU_INST_21),
        .DSP_ALU_INST_1(DSP_ALU_INST_22),
        .ap_clk(ap_clk),
        .dout(mul_ln43_16_fu_1097_p2),
        .input_B_17_ce0(input_B_17_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_93 mul_29s_29s_49_1_1_U95
       (.DSP_ALU_INST(DSP_ALU_INST_15),
        .DSP_ALU_INST_0(DSP_ALU_INST_23),
        .DSP_ALU_INST_1(DSP_ALU_INST_24),
        .ap_clk(ap_clk),
        .dout(mul_ln43_17_fu_1101_p2),
        .input_B_17_ce0(input_B_17_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_94 mul_29s_29s_49_1_1_U96
       (.D(add_ln43_19_fu_1976_p2),
        .DSP_ALU_INST(DSP_ALU_INST_25),
        .DSP_ALU_INST_0(DSP_ALU_INST_26),
        .add_ln43_16_fu_1890_p2(add_ln43_16_fu_1890_p2),
        .ap_clk(ap_clk),
        .input_A_18_q0(input_A_18_q0),
        .input_B_23_ce0(input_B_23_ce0),
        .mul_ln43_19_fu_1109_p2(mul_ln43_19_fu_1109_p2),
        .mul_ln43_20_fu_1113_p2(mul_ln43_20_fu_1113_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_95 mul_29s_29s_49_1_1_U97
       (.DSP_ALU_INST(DSP_ALU_INST_25),
        .DSP_ALU_INST_0(DSP_ALU_INST_27),
        .ap_clk(ap_clk),
        .input_A_19_q0(input_A_19_q0),
        .input_B_23_ce0(input_B_23_ce0),
        .mul_ln43_19_fu_1109_p2(mul_ln43_19_fu_1109_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_96 mul_29s_29s_49_1_1_U98
       (.DSP_ALU_INST(DSP_ALU_INST_25),
        .DSP_ALU_INST_0(DSP_ALU_INST_28),
        .ap_clk(ap_clk),
        .input_A_20_q0(input_A_20_q0),
        .input_B_23_ce0(input_B_23_ce0),
        .mul_ln43_20_fu_1113_p2(mul_ln43_20_fu_1113_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_97 mul_29s_29s_49_1_1_U99
       (.DSP_ALU_INST(DSP_ALU_INST_25),
        .DSP_ALU_INST_0(DSP_ALU_INST_29),
        .DSP_ALU_INST_1(DSP_ALU_INST_30),
        .ap_clk(ap_clk),
        .dout(mul_ln43_21_fu_1117_p2),
        .input_B_23_ce0(input_B_23_ce0));
  FDRE \mul_ln43_10_reg_2612_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[19]),
        .Q(mul_ln43_10_reg_2612[19]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[20]),
        .Q(mul_ln43_10_reg_2612[20]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[21]),
        .Q(mul_ln43_10_reg_2612[21]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[22]),
        .Q(mul_ln43_10_reg_2612[22]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[23]),
        .Q(mul_ln43_10_reg_2612[23]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[24]),
        .Q(mul_ln43_10_reg_2612[24]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[25]),
        .Q(mul_ln43_10_reg_2612[25]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[26]),
        .Q(mul_ln43_10_reg_2612[26]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[27]),
        .Q(mul_ln43_10_reg_2612[27]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[28]),
        .Q(mul_ln43_10_reg_2612[28]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[29]),
        .Q(mul_ln43_10_reg_2612[29]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[30]),
        .Q(mul_ln43_10_reg_2612[30]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[31]),
        .Q(mul_ln43_10_reg_2612[31]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[32]),
        .Q(mul_ln43_10_reg_2612[32]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[33]),
        .Q(mul_ln43_10_reg_2612[33]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[34]),
        .Q(mul_ln43_10_reg_2612[34]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[35]),
        .Q(mul_ln43_10_reg_2612[35]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[36]),
        .Q(mul_ln43_10_reg_2612[36]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[37]),
        .Q(mul_ln43_10_reg_2612[37]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[38]),
        .Q(mul_ln43_10_reg_2612[38]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[39]),
        .Q(mul_ln43_10_reg_2612[39]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[40]),
        .Q(mul_ln43_10_reg_2612[40]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[41]),
        .Q(mul_ln43_10_reg_2612[41]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[42]),
        .Q(mul_ln43_10_reg_2612[42]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[43]),
        .Q(mul_ln43_10_reg_2612[43]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[44]),
        .Q(mul_ln43_10_reg_2612[44]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[45]),
        .Q(mul_ln43_10_reg_2612[45]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[46]),
        .Q(mul_ln43_10_reg_2612[46]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[47]),
        .Q(mul_ln43_10_reg_2612[47]),
        .R(1'b0));
  FDRE \mul_ln43_10_reg_2612_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_10_fu_1073_p2[48]),
        .Q(mul_ln43_10_reg_2612[48]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[19]),
        .Q(mul_ln43_11_reg_2617[19]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[20]),
        .Q(mul_ln43_11_reg_2617[20]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[21]),
        .Q(mul_ln43_11_reg_2617[21]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[22]),
        .Q(mul_ln43_11_reg_2617[22]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[23]),
        .Q(mul_ln43_11_reg_2617[23]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[24]),
        .Q(mul_ln43_11_reg_2617[24]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[25]),
        .Q(mul_ln43_11_reg_2617[25]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[26]),
        .Q(mul_ln43_11_reg_2617[26]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[27]),
        .Q(mul_ln43_11_reg_2617[27]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[28]),
        .Q(mul_ln43_11_reg_2617[28]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[29]),
        .Q(mul_ln43_11_reg_2617[29]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[30]),
        .Q(mul_ln43_11_reg_2617[30]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[31]),
        .Q(mul_ln43_11_reg_2617[31]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[32]),
        .Q(mul_ln43_11_reg_2617[32]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[33]),
        .Q(mul_ln43_11_reg_2617[33]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[34]),
        .Q(mul_ln43_11_reg_2617[34]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[35]),
        .Q(mul_ln43_11_reg_2617[35]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[36]),
        .Q(mul_ln43_11_reg_2617[36]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[37]),
        .Q(mul_ln43_11_reg_2617[37]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[38]),
        .Q(mul_ln43_11_reg_2617[38]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[39]),
        .Q(mul_ln43_11_reg_2617[39]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[40]),
        .Q(mul_ln43_11_reg_2617[40]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[41]),
        .Q(mul_ln43_11_reg_2617[41]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[42]),
        .Q(mul_ln43_11_reg_2617[42]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[43]),
        .Q(mul_ln43_11_reg_2617[43]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[44]),
        .Q(mul_ln43_11_reg_2617[44]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[45]),
        .Q(mul_ln43_11_reg_2617[45]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[46]),
        .Q(mul_ln43_11_reg_2617[46]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[47]),
        .Q(mul_ln43_11_reg_2617[47]),
        .R(1'b0));
  FDRE \mul_ln43_11_reg_2617_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_11_fu_1077_p2[48]),
        .Q(mul_ln43_11_reg_2617[48]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[19]),
        .Q(mul_ln43_15_reg_2682[19]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[20]),
        .Q(mul_ln43_15_reg_2682[20]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[21]),
        .Q(mul_ln43_15_reg_2682[21]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[22]),
        .Q(mul_ln43_15_reg_2682[22]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[23]),
        .Q(mul_ln43_15_reg_2682[23]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[24]),
        .Q(mul_ln43_15_reg_2682[24]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[25]),
        .Q(mul_ln43_15_reg_2682[25]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[26]),
        .Q(mul_ln43_15_reg_2682[26]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[27]),
        .Q(mul_ln43_15_reg_2682[27]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[28]),
        .Q(mul_ln43_15_reg_2682[28]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[29]),
        .Q(mul_ln43_15_reg_2682[29]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[30]),
        .Q(mul_ln43_15_reg_2682[30]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[31]),
        .Q(mul_ln43_15_reg_2682[31]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[32]),
        .Q(mul_ln43_15_reg_2682[32]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[33]),
        .Q(mul_ln43_15_reg_2682[33]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[34]),
        .Q(mul_ln43_15_reg_2682[34]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[35]),
        .Q(mul_ln43_15_reg_2682[35]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[36]),
        .Q(mul_ln43_15_reg_2682[36]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[37]),
        .Q(mul_ln43_15_reg_2682[37]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[38]),
        .Q(mul_ln43_15_reg_2682[38]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[39]),
        .Q(mul_ln43_15_reg_2682[39]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[40]),
        .Q(mul_ln43_15_reg_2682[40]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[41]),
        .Q(mul_ln43_15_reg_2682[41]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[42]),
        .Q(mul_ln43_15_reg_2682[42]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[43]),
        .Q(mul_ln43_15_reg_2682[43]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[44]),
        .Q(mul_ln43_15_reg_2682[44]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[45]),
        .Q(mul_ln43_15_reg_2682[45]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[46]),
        .Q(mul_ln43_15_reg_2682[46]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[47]),
        .Q(mul_ln43_15_reg_2682[47]),
        .R(1'b0));
  FDRE \mul_ln43_15_reg_2682_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_15_fu_1093_p2[48]),
        .Q(mul_ln43_15_reg_2682[48]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[19]),
        .Q(mul_ln43_16_reg_2692[19]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[20]),
        .Q(mul_ln43_16_reg_2692[20]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[21]),
        .Q(mul_ln43_16_reg_2692[21]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[22]),
        .Q(mul_ln43_16_reg_2692[22]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[23]),
        .Q(mul_ln43_16_reg_2692[23]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[24]),
        .Q(mul_ln43_16_reg_2692[24]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[25]),
        .Q(mul_ln43_16_reg_2692[25]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[26]),
        .Q(mul_ln43_16_reg_2692[26]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[27]),
        .Q(mul_ln43_16_reg_2692[27]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[28]),
        .Q(mul_ln43_16_reg_2692[28]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[29]),
        .Q(mul_ln43_16_reg_2692[29]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[30]),
        .Q(mul_ln43_16_reg_2692[30]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[31]),
        .Q(mul_ln43_16_reg_2692[31]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[32]),
        .Q(mul_ln43_16_reg_2692[32]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[33]),
        .Q(mul_ln43_16_reg_2692[33]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[34]),
        .Q(mul_ln43_16_reg_2692[34]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[35]),
        .Q(mul_ln43_16_reg_2692[35]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[36]),
        .Q(mul_ln43_16_reg_2692[36]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[37]),
        .Q(mul_ln43_16_reg_2692[37]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[38]),
        .Q(mul_ln43_16_reg_2692[38]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[39]),
        .Q(mul_ln43_16_reg_2692[39]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[40]),
        .Q(mul_ln43_16_reg_2692[40]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[41]),
        .Q(mul_ln43_16_reg_2692[41]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[42]),
        .Q(mul_ln43_16_reg_2692[42]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[43]),
        .Q(mul_ln43_16_reg_2692[43]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[44]),
        .Q(mul_ln43_16_reg_2692[44]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[45]),
        .Q(mul_ln43_16_reg_2692[45]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[46]),
        .Q(mul_ln43_16_reg_2692[46]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[47]),
        .Q(mul_ln43_16_reg_2692[47]),
        .R(1'b0));
  FDRE \mul_ln43_16_reg_2692_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_16_fu_1097_p2[48]),
        .Q(mul_ln43_16_reg_2692[48]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[19]),
        .Q(mul_ln43_17_reg_2697[19]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[20]),
        .Q(mul_ln43_17_reg_2697[20]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[21]),
        .Q(mul_ln43_17_reg_2697[21]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[22]),
        .Q(mul_ln43_17_reg_2697[22]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[23]),
        .Q(mul_ln43_17_reg_2697[23]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[24]),
        .Q(mul_ln43_17_reg_2697[24]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[25]),
        .Q(mul_ln43_17_reg_2697[25]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[26]),
        .Q(mul_ln43_17_reg_2697[26]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[27]),
        .Q(mul_ln43_17_reg_2697[27]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[28]),
        .Q(mul_ln43_17_reg_2697[28]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[29]),
        .Q(mul_ln43_17_reg_2697[29]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[30]),
        .Q(mul_ln43_17_reg_2697[30]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[31]),
        .Q(mul_ln43_17_reg_2697[31]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[32]),
        .Q(mul_ln43_17_reg_2697[32]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[33]),
        .Q(mul_ln43_17_reg_2697[33]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[34]),
        .Q(mul_ln43_17_reg_2697[34]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[35]),
        .Q(mul_ln43_17_reg_2697[35]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[36]),
        .Q(mul_ln43_17_reg_2697[36]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[37]),
        .Q(mul_ln43_17_reg_2697[37]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[38]),
        .Q(mul_ln43_17_reg_2697[38]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[39]),
        .Q(mul_ln43_17_reg_2697[39]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[40]),
        .Q(mul_ln43_17_reg_2697[40]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[41]),
        .Q(mul_ln43_17_reg_2697[41]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[42]),
        .Q(mul_ln43_17_reg_2697[42]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[43]),
        .Q(mul_ln43_17_reg_2697[43]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[44]),
        .Q(mul_ln43_17_reg_2697[44]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[45]),
        .Q(mul_ln43_17_reg_2697[45]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[46]),
        .Q(mul_ln43_17_reg_2697[46]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[47]),
        .Q(mul_ln43_17_reg_2697[47]),
        .R(1'b0));
  FDRE \mul_ln43_17_reg_2697_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_17_fu_1101_p2[48]),
        .Q(mul_ln43_17_reg_2697[48]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[19]),
        .Q(mul_ln43_21_reg_2767[19]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[20]),
        .Q(mul_ln43_21_reg_2767[20]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[21]),
        .Q(mul_ln43_21_reg_2767[21]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[22]),
        .Q(mul_ln43_21_reg_2767[22]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[23]),
        .Q(mul_ln43_21_reg_2767[23]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[24]),
        .Q(mul_ln43_21_reg_2767[24]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[25]),
        .Q(mul_ln43_21_reg_2767[25]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[26]),
        .Q(mul_ln43_21_reg_2767[26]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[27]),
        .Q(mul_ln43_21_reg_2767[27]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[28]),
        .Q(mul_ln43_21_reg_2767[28]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[29]),
        .Q(mul_ln43_21_reg_2767[29]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[30]),
        .Q(mul_ln43_21_reg_2767[30]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[31]),
        .Q(mul_ln43_21_reg_2767[31]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[32]),
        .Q(mul_ln43_21_reg_2767[32]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[33]),
        .Q(mul_ln43_21_reg_2767[33]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[34]),
        .Q(mul_ln43_21_reg_2767[34]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[35]),
        .Q(mul_ln43_21_reg_2767[35]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[36]),
        .Q(mul_ln43_21_reg_2767[36]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[37]),
        .Q(mul_ln43_21_reg_2767[37]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[38]),
        .Q(mul_ln43_21_reg_2767[38]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[39]),
        .Q(mul_ln43_21_reg_2767[39]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[40]),
        .Q(mul_ln43_21_reg_2767[40]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[41]),
        .Q(mul_ln43_21_reg_2767[41]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[42]),
        .Q(mul_ln43_21_reg_2767[42]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[43]),
        .Q(mul_ln43_21_reg_2767[43]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[44]),
        .Q(mul_ln43_21_reg_2767[44]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[45]),
        .Q(mul_ln43_21_reg_2767[45]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[46]),
        .Q(mul_ln43_21_reg_2767[46]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[47]),
        .Q(mul_ln43_21_reg_2767[47]),
        .R(1'b0));
  FDRE \mul_ln43_21_reg_2767_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_21_fu_1117_p2[48]),
        .Q(mul_ln43_21_reg_2767[48]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[19]),
        .Q(mul_ln43_22_reg_2777[19]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[20]),
        .Q(mul_ln43_22_reg_2777[20]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[21]),
        .Q(mul_ln43_22_reg_2777[21]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[22]),
        .Q(mul_ln43_22_reg_2777[22]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[23]),
        .Q(mul_ln43_22_reg_2777[23]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[24]),
        .Q(mul_ln43_22_reg_2777[24]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[25]),
        .Q(mul_ln43_22_reg_2777[25]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[26]),
        .Q(mul_ln43_22_reg_2777[26]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[27]),
        .Q(mul_ln43_22_reg_2777[27]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[28]),
        .Q(mul_ln43_22_reg_2777[28]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[29]),
        .Q(mul_ln43_22_reg_2777[29]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[30]),
        .Q(mul_ln43_22_reg_2777[30]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[31]),
        .Q(mul_ln43_22_reg_2777[31]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[32]),
        .Q(mul_ln43_22_reg_2777[32]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[33]),
        .Q(mul_ln43_22_reg_2777[33]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[34]),
        .Q(mul_ln43_22_reg_2777[34]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[35]),
        .Q(mul_ln43_22_reg_2777[35]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[36]),
        .Q(mul_ln43_22_reg_2777[36]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[37]),
        .Q(mul_ln43_22_reg_2777[37]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[38]),
        .Q(mul_ln43_22_reg_2777[38]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[39]),
        .Q(mul_ln43_22_reg_2777[39]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[40]),
        .Q(mul_ln43_22_reg_2777[40]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[41]),
        .Q(mul_ln43_22_reg_2777[41]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[42]),
        .Q(mul_ln43_22_reg_2777[42]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[43]),
        .Q(mul_ln43_22_reg_2777[43]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[44]),
        .Q(mul_ln43_22_reg_2777[44]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[45]),
        .Q(mul_ln43_22_reg_2777[45]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[46]),
        .Q(mul_ln43_22_reg_2777[46]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[47]),
        .Q(mul_ln43_22_reg_2777[47]),
        .R(1'b0));
  FDRE \mul_ln43_22_reg_2777_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_22_fu_1121_p2[48]),
        .Q(mul_ln43_22_reg_2777[48]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[19]),
        .Q(mul_ln43_23_reg_2782[19]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[20]),
        .Q(mul_ln43_23_reg_2782[20]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[21]),
        .Q(mul_ln43_23_reg_2782[21]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[22]),
        .Q(mul_ln43_23_reg_2782[22]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[23]),
        .Q(mul_ln43_23_reg_2782[23]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[24]),
        .Q(mul_ln43_23_reg_2782[24]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[25]),
        .Q(mul_ln43_23_reg_2782[25]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[26]),
        .Q(mul_ln43_23_reg_2782[26]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[27]),
        .Q(mul_ln43_23_reg_2782[27]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[28]),
        .Q(mul_ln43_23_reg_2782[28]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[29]),
        .Q(mul_ln43_23_reg_2782[29]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[30]),
        .Q(mul_ln43_23_reg_2782[30]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[31]),
        .Q(mul_ln43_23_reg_2782[31]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[32]),
        .Q(mul_ln43_23_reg_2782[32]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[33]),
        .Q(mul_ln43_23_reg_2782[33]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[34]),
        .Q(mul_ln43_23_reg_2782[34]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[35]),
        .Q(mul_ln43_23_reg_2782[35]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[36]),
        .Q(mul_ln43_23_reg_2782[36]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[37]),
        .Q(mul_ln43_23_reg_2782[37]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[38]),
        .Q(mul_ln43_23_reg_2782[38]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[39]),
        .Q(mul_ln43_23_reg_2782[39]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[40]),
        .Q(mul_ln43_23_reg_2782[40]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[41]),
        .Q(mul_ln43_23_reg_2782[41]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[42]),
        .Q(mul_ln43_23_reg_2782[42]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[43]),
        .Q(mul_ln43_23_reg_2782[43]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[44]),
        .Q(mul_ln43_23_reg_2782[44]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[45]),
        .Q(mul_ln43_23_reg_2782[45]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[46]),
        .Q(mul_ln43_23_reg_2782[46]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[47]),
        .Q(mul_ln43_23_reg_2782[47]),
        .R(1'b0));
  FDRE \mul_ln43_23_reg_2782_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_23_fu_1125_p2[48]),
        .Q(mul_ln43_23_reg_2782[48]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[19]),
        .Q(mul_ln43_27_reg_2827[19]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[20]),
        .Q(mul_ln43_27_reg_2827[20]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[21]),
        .Q(mul_ln43_27_reg_2827[21]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[22]),
        .Q(mul_ln43_27_reg_2827[22]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[23]),
        .Q(mul_ln43_27_reg_2827[23]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[24]),
        .Q(mul_ln43_27_reg_2827[24]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[25]),
        .Q(mul_ln43_27_reg_2827[25]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[26]),
        .Q(mul_ln43_27_reg_2827[26]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[27]),
        .Q(mul_ln43_27_reg_2827[27]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[28]),
        .Q(mul_ln43_27_reg_2827[28]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[29]),
        .Q(mul_ln43_27_reg_2827[29]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[30]),
        .Q(mul_ln43_27_reg_2827[30]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[31]),
        .Q(mul_ln43_27_reg_2827[31]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[32]),
        .Q(mul_ln43_27_reg_2827[32]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[33]),
        .Q(mul_ln43_27_reg_2827[33]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[34]),
        .Q(mul_ln43_27_reg_2827[34]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[35]),
        .Q(mul_ln43_27_reg_2827[35]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[36]),
        .Q(mul_ln43_27_reg_2827[36]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[37]),
        .Q(mul_ln43_27_reg_2827[37]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[38]),
        .Q(mul_ln43_27_reg_2827[38]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[39]),
        .Q(mul_ln43_27_reg_2827[39]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[40]),
        .Q(mul_ln43_27_reg_2827[40]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[41]),
        .Q(mul_ln43_27_reg_2827[41]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[42]),
        .Q(mul_ln43_27_reg_2827[42]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[43]),
        .Q(mul_ln43_27_reg_2827[43]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[44]),
        .Q(mul_ln43_27_reg_2827[44]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[45]),
        .Q(mul_ln43_27_reg_2827[45]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[46]),
        .Q(mul_ln43_27_reg_2827[46]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[47]),
        .Q(mul_ln43_27_reg_2827[47]),
        .R(1'b0));
  FDRE \mul_ln43_27_reg_2827_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_27_fu_1141_p2[48]),
        .Q(mul_ln43_27_reg_2827[48]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[19]),
        .Q(mul_ln43_28_reg_2837[19]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[20]),
        .Q(mul_ln43_28_reg_2837[20]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[21]),
        .Q(mul_ln43_28_reg_2837[21]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[22]),
        .Q(mul_ln43_28_reg_2837[22]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[23]),
        .Q(mul_ln43_28_reg_2837[23]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[24]),
        .Q(mul_ln43_28_reg_2837[24]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[25]),
        .Q(mul_ln43_28_reg_2837[25]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[26]),
        .Q(mul_ln43_28_reg_2837[26]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[27]),
        .Q(mul_ln43_28_reg_2837[27]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[28]),
        .Q(mul_ln43_28_reg_2837[28]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[29]),
        .Q(mul_ln43_28_reg_2837[29]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[30]),
        .Q(mul_ln43_28_reg_2837[30]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[31]),
        .Q(mul_ln43_28_reg_2837[31]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[32]),
        .Q(mul_ln43_28_reg_2837[32]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[33]),
        .Q(mul_ln43_28_reg_2837[33]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[34]),
        .Q(mul_ln43_28_reg_2837[34]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[35]),
        .Q(mul_ln43_28_reg_2837[35]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[36]),
        .Q(mul_ln43_28_reg_2837[36]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[37]),
        .Q(mul_ln43_28_reg_2837[37]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[38]),
        .Q(mul_ln43_28_reg_2837[38]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[39]),
        .Q(mul_ln43_28_reg_2837[39]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[40]),
        .Q(mul_ln43_28_reg_2837[40]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[41]),
        .Q(mul_ln43_28_reg_2837[41]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[42]),
        .Q(mul_ln43_28_reg_2837[42]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[43]),
        .Q(mul_ln43_28_reg_2837[43]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[44]),
        .Q(mul_ln43_28_reg_2837[44]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[45]),
        .Q(mul_ln43_28_reg_2837[45]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[46]),
        .Q(mul_ln43_28_reg_2837[46]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[47]),
        .Q(mul_ln43_28_reg_2837[47]),
        .R(1'b0));
  FDRE \mul_ln43_28_reg_2837_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_28_fu_1145_p2[48]),
        .Q(mul_ln43_28_reg_2837[48]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[19]),
        .Q(mul_ln43_29_reg_2842[19]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[20]),
        .Q(mul_ln43_29_reg_2842[20]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[21]),
        .Q(mul_ln43_29_reg_2842[21]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[22]),
        .Q(mul_ln43_29_reg_2842[22]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[23]),
        .Q(mul_ln43_29_reg_2842[23]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[24]),
        .Q(mul_ln43_29_reg_2842[24]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[25]),
        .Q(mul_ln43_29_reg_2842[25]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[26]),
        .Q(mul_ln43_29_reg_2842[26]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[27]),
        .Q(mul_ln43_29_reg_2842[27]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[28]),
        .Q(mul_ln43_29_reg_2842[28]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[29]),
        .Q(mul_ln43_29_reg_2842[29]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[30]),
        .Q(mul_ln43_29_reg_2842[30]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[31]),
        .Q(mul_ln43_29_reg_2842[31]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[32]),
        .Q(mul_ln43_29_reg_2842[32]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[33]),
        .Q(mul_ln43_29_reg_2842[33]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[34]),
        .Q(mul_ln43_29_reg_2842[34]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[35]),
        .Q(mul_ln43_29_reg_2842[35]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[36]),
        .Q(mul_ln43_29_reg_2842[36]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[37]),
        .Q(mul_ln43_29_reg_2842[37]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[38]),
        .Q(mul_ln43_29_reg_2842[38]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[39]),
        .Q(mul_ln43_29_reg_2842[39]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[40]),
        .Q(mul_ln43_29_reg_2842[40]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[41]),
        .Q(mul_ln43_29_reg_2842[41]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[42]),
        .Q(mul_ln43_29_reg_2842[42]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[43]),
        .Q(mul_ln43_29_reg_2842[43]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[44]),
        .Q(mul_ln43_29_reg_2842[44]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[45]),
        .Q(mul_ln43_29_reg_2842[45]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[46]),
        .Q(mul_ln43_29_reg_2842[46]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[47]),
        .Q(mul_ln43_29_reg_2842[47]),
        .R(1'b0));
  FDRE \mul_ln43_29_reg_2842_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_29_fu_1149_p2[48]),
        .Q(mul_ln43_29_reg_2842[48]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[19]),
        .Q(mul_ln43_30_reg_2847[19]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[20]),
        .Q(mul_ln43_30_reg_2847[20]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[21]),
        .Q(mul_ln43_30_reg_2847[21]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[22]),
        .Q(mul_ln43_30_reg_2847[22]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[23]),
        .Q(mul_ln43_30_reg_2847[23]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[24]),
        .Q(mul_ln43_30_reg_2847[24]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[25]),
        .Q(mul_ln43_30_reg_2847[25]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[26]),
        .Q(mul_ln43_30_reg_2847[26]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[27]),
        .Q(mul_ln43_30_reg_2847[27]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[28]),
        .Q(mul_ln43_30_reg_2847[28]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[29]),
        .Q(mul_ln43_30_reg_2847[29]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[30]),
        .Q(mul_ln43_30_reg_2847[30]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[31]),
        .Q(mul_ln43_30_reg_2847[31]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[32]),
        .Q(mul_ln43_30_reg_2847[32]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[33]),
        .Q(mul_ln43_30_reg_2847[33]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[34]),
        .Q(mul_ln43_30_reg_2847[34]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[35]),
        .Q(mul_ln43_30_reg_2847[35]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[36]),
        .Q(mul_ln43_30_reg_2847[36]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[37]),
        .Q(mul_ln43_30_reg_2847[37]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[38]),
        .Q(mul_ln43_30_reg_2847[38]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[39]),
        .Q(mul_ln43_30_reg_2847[39]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[40]),
        .Q(mul_ln43_30_reg_2847[40]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[41]),
        .Q(mul_ln43_30_reg_2847[41]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[42]),
        .Q(mul_ln43_30_reg_2847[42]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[43]),
        .Q(mul_ln43_30_reg_2847[43]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[44]),
        .Q(mul_ln43_30_reg_2847[44]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[45]),
        .Q(mul_ln43_30_reg_2847[45]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[46]),
        .Q(mul_ln43_30_reg_2847[46]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[47]),
        .Q(mul_ln43_30_reg_2847[47]),
        .R(1'b0));
  FDRE \mul_ln43_30_reg_2847_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_30_fu_1153_p2[48]),
        .Q(mul_ln43_30_reg_2847[48]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[19]),
        .Q(mul_ln43_4_reg_2527[19]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[20]),
        .Q(mul_ln43_4_reg_2527[20]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[21]),
        .Q(mul_ln43_4_reg_2527[21]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[22]),
        .Q(mul_ln43_4_reg_2527[22]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[23]),
        .Q(mul_ln43_4_reg_2527[23]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[24]),
        .Q(mul_ln43_4_reg_2527[24]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[25]),
        .Q(mul_ln43_4_reg_2527[25]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[26]),
        .Q(mul_ln43_4_reg_2527[26]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[27]),
        .Q(mul_ln43_4_reg_2527[27]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[28]),
        .Q(mul_ln43_4_reg_2527[28]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[29]),
        .Q(mul_ln43_4_reg_2527[29]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[30]),
        .Q(mul_ln43_4_reg_2527[30]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[31]),
        .Q(mul_ln43_4_reg_2527[31]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[32]),
        .Q(mul_ln43_4_reg_2527[32]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[33]),
        .Q(mul_ln43_4_reg_2527[33]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[34]),
        .Q(mul_ln43_4_reg_2527[34]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[35]),
        .Q(mul_ln43_4_reg_2527[35]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[36]),
        .Q(mul_ln43_4_reg_2527[36]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[37]),
        .Q(mul_ln43_4_reg_2527[37]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[38]),
        .Q(mul_ln43_4_reg_2527[38]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[39]),
        .Q(mul_ln43_4_reg_2527[39]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[40]),
        .Q(mul_ln43_4_reg_2527[40]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[41]),
        .Q(mul_ln43_4_reg_2527[41]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[42]),
        .Q(mul_ln43_4_reg_2527[42]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[43]),
        .Q(mul_ln43_4_reg_2527[43]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[44]),
        .Q(mul_ln43_4_reg_2527[44]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[45]),
        .Q(mul_ln43_4_reg_2527[45]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[46]),
        .Q(mul_ln43_4_reg_2527[46]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[47]),
        .Q(mul_ln43_4_reg_2527[47]),
        .R(1'b0));
  FDRE \mul_ln43_4_reg_2527_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_4_fu_1049_p2[48]),
        .Q(mul_ln43_4_reg_2527[48]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[19]),
        .Q(mul_ln43_5_reg_2537[19]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[20]),
        .Q(mul_ln43_5_reg_2537[20]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[21]),
        .Q(mul_ln43_5_reg_2537[21]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[22]),
        .Q(mul_ln43_5_reg_2537[22]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[23]),
        .Q(mul_ln43_5_reg_2537[23]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[24]),
        .Q(mul_ln43_5_reg_2537[24]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[25]),
        .Q(mul_ln43_5_reg_2537[25]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[26]),
        .Q(mul_ln43_5_reg_2537[26]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[27]),
        .Q(mul_ln43_5_reg_2537[27]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[28]),
        .Q(mul_ln43_5_reg_2537[28]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[29]),
        .Q(mul_ln43_5_reg_2537[29]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[30]),
        .Q(mul_ln43_5_reg_2537[30]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[31]),
        .Q(mul_ln43_5_reg_2537[31]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[32]),
        .Q(mul_ln43_5_reg_2537[32]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[33]),
        .Q(mul_ln43_5_reg_2537[33]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[34]),
        .Q(mul_ln43_5_reg_2537[34]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[35]),
        .Q(mul_ln43_5_reg_2537[35]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[36]),
        .Q(mul_ln43_5_reg_2537[36]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[37]),
        .Q(mul_ln43_5_reg_2537[37]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[38]),
        .Q(mul_ln43_5_reg_2537[38]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[39]),
        .Q(mul_ln43_5_reg_2537[39]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[40]),
        .Q(mul_ln43_5_reg_2537[40]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[41]),
        .Q(mul_ln43_5_reg_2537[41]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[42]),
        .Q(mul_ln43_5_reg_2537[42]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[43]),
        .Q(mul_ln43_5_reg_2537[43]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[44]),
        .Q(mul_ln43_5_reg_2537[44]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[45]),
        .Q(mul_ln43_5_reg_2537[45]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[46]),
        .Q(mul_ln43_5_reg_2537[46]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[47]),
        .Q(mul_ln43_5_reg_2537[47]),
        .R(1'b0));
  FDRE \mul_ln43_5_reg_2537_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_5_fu_1053_p2[48]),
        .Q(mul_ln43_5_reg_2537[48]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[19]),
        .Q(mul_ln43_9_reg_2602[19]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[20]),
        .Q(mul_ln43_9_reg_2602[20]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[21]),
        .Q(mul_ln43_9_reg_2602[21]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[22]),
        .Q(mul_ln43_9_reg_2602[22]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[23]),
        .Q(mul_ln43_9_reg_2602[23]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[24]),
        .Q(mul_ln43_9_reg_2602[24]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[25]),
        .Q(mul_ln43_9_reg_2602[25]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[26]),
        .Q(mul_ln43_9_reg_2602[26]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[27]),
        .Q(mul_ln43_9_reg_2602[27]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[28]),
        .Q(mul_ln43_9_reg_2602[28]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[29]),
        .Q(mul_ln43_9_reg_2602[29]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[30]),
        .Q(mul_ln43_9_reg_2602[30]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[31]),
        .Q(mul_ln43_9_reg_2602[31]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[32]),
        .Q(mul_ln43_9_reg_2602[32]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[33]),
        .Q(mul_ln43_9_reg_2602[33]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[34]),
        .Q(mul_ln43_9_reg_2602[34]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[35]),
        .Q(mul_ln43_9_reg_2602[35]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[36]),
        .Q(mul_ln43_9_reg_2602[36]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[37]),
        .Q(mul_ln43_9_reg_2602[37]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[38]),
        .Q(mul_ln43_9_reg_2602[38]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[39]),
        .Q(mul_ln43_9_reg_2602[39]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[40]),
        .Q(mul_ln43_9_reg_2602[40]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[41]),
        .Q(mul_ln43_9_reg_2602[41]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[42]),
        .Q(mul_ln43_9_reg_2602[42]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[43]),
        .Q(mul_ln43_9_reg_2602[43]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[44]),
        .Q(mul_ln43_9_reg_2602[44]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[45]),
        .Q(mul_ln43_9_reg_2602[45]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[46]),
        .Q(mul_ln43_9_reg_2602[46]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[47]),
        .Q(mul_ln43_9_reg_2602[47]),
        .R(1'b0));
  FDRE \mul_ln43_9_reg_2602_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_ln43_9_fu_1069_p2[48]),
        .Q(mul_ln43_9_reg_2602[48]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__13
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0[0]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[0]),
        .O(input_A_31_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__14
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[0]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[0]),
        .O(input_B_31_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__15
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[0]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[0]),
        .O(input_A_30_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__16
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[0]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[0]),
        .O(input_A_11_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__17
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[0]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[0]),
        .O(input_A_17_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__18
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[0]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[0]),
        .O(input_A_23_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__20
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[0]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[0]),
        .O(input_B_30_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__21
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[0]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[0]),
        .O(input_B_23_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__22
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[0]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[0]),
        .O(input_B_17_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__23
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[0]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[0]),
        .O(input_B_11_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__24
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[0]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[0]),
        .O(\zext_ln38_reg_2372_pp0_iter3_reg_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_2__25
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[0]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[0]),
        .O(\add_ln45_reg_2462_pp0_iter3_reg_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_3__0
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[1]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[1]),
        .O(input_B_31_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_3__2
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[1]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[1]),
        .O(input_B_30_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_3__3
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[1]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[1]),
        .O(input_B_23_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_3__4
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[1]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[1]),
        .O(input_B_17_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_3__5
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[1]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[1]),
        .O(input_B_11_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_3__6
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[1]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[1]),
        .O(\add_ln45_reg_2462_pp0_iter3_reg_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0[2]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[1]),
        .O(input_A_31_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__0
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[2]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[2]),
        .O(input_B_31_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__1
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[2]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[1]),
        .O(input_A_30_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__10
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[2]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[2]),
        .O(input_B_11_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__11
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[2]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[1]),
        .O(\zext_ln38_reg_2372_pp0_iter3_reg_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__12
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[2]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[2]),
        .O(\add_ln45_reg_2462_pp0_iter3_reg_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__3
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[2]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[1]),
        .O(input_A_11_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__4
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[2]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[1]),
        .O(input_A_17_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__5
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[2]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[1]),
        .O(input_A_23_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__7
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[2]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[2]),
        .O(input_B_30_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__8
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[2]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[2]),
        .O(input_B_23_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__9
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[2]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[2]),
        .O(input_B_17_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0[3]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[2]),
        .O(input_A_31_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__0
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[3]),
        .O(input_B_31_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__1
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[3]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[2]),
        .O(input_A_30_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__10
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[3]),
        .O(input_B_11_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__11
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[3]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[2]),
        .O(\zext_ln38_reg_2372_pp0_iter3_reg_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__12
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[3]),
        .O(\add_ln45_reg_2462_pp0_iter3_reg_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__3
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[3]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[2]),
        .O(input_A_11_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__4
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[3]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[2]),
        .O(input_A_17_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__5
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[3]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[2]),
        .O(input_A_23_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__7
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[3]),
        .O(input_B_30_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__8
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[3]),
        .O(input_B_23_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5__9
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[3]),
        .O(input_B_17_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0[4]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[3]),
        .O(input_A_31_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__0
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_31_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[4]),
        .O(input_B_31_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__1
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[4]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[3]),
        .O(input_A_30_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__10
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[4]),
        .O(input_B_11_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__11
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[4]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[3]),
        .O(\zext_ln38_reg_2372_pp0_iter3_reg_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__12
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[4]),
        .O(\add_ln45_reg_2462_pp0_iter3_reg_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__3
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[4]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[3]),
        .O(input_A_11_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__4
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[4]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[3]),
        .O(input_A_17_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__5
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[4]),
        .I1(Q[1]),
        .I2(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0[3]),
        .O(input_A_23_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__7
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_30_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[4]),
        .O(input_B_30_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__8
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_23_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[4]),
        .O(input_B_23_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_6__9
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_17_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg_0_31_17_17[4]),
        .O(input_B_17_address0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_100
       (.I0(add_ln43_27_fu_2256_p2[36]),
        .I1(mul_ln43_29_reg_2842[36]),
        .O(ram_reg_bram_0_i_100_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_101
       (.I0(add_ln43_27_fu_2256_p2[35]),
        .I1(mul_ln43_29_reg_2842[35]),
        .O(ram_reg_bram_0_i_101_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_102
       (.CI(ram_reg_bram_0_i_111_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_102_n_0,ram_reg_bram_0_i_102_n_1,ram_reg_bram_0_i_102_n_2,ram_reg_bram_0_i_102_n_3,ram_reg_bram_0_i_102_n_4,ram_reg_bram_0_i_102_n_5,ram_reg_bram_0_i_102_n_6,ram_reg_bram_0_i_102_n_7}),
        .DI(add_ln43_26_fu_2233_p2[34:27]),
        .O(add_ln43_27_fu_2256_p2[34:27]),
        .S({ram_reg_bram_0_i_136_n_0,ram_reg_bram_0_i_137_n_0,ram_reg_bram_0_i_138_n_0,ram_reg_bram_0_i_139_n_0,ram_reg_bram_0_i_140_n_0,ram_reg_bram_0_i_141_n_0,ram_reg_bram_0_i_142_n_0,ram_reg_bram_0_i_143_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_103
       (.I0(add_ln43_27_fu_2256_p2[34]),
        .I1(mul_ln43_29_reg_2842[34]),
        .O(ram_reg_bram_0_i_103_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_104
       (.I0(add_ln43_27_fu_2256_p2[33]),
        .I1(mul_ln43_29_reg_2842[33]),
        .O(ram_reg_bram_0_i_104_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_105
       (.I0(add_ln43_27_fu_2256_p2[32]),
        .I1(mul_ln43_29_reg_2842[32]),
        .O(ram_reg_bram_0_i_105_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_106
       (.I0(add_ln43_27_fu_2256_p2[31]),
        .I1(mul_ln43_29_reg_2842[31]),
        .O(ram_reg_bram_0_i_106_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_107
       (.I0(add_ln43_27_fu_2256_p2[30]),
        .I1(mul_ln43_29_reg_2842[30]),
        .O(ram_reg_bram_0_i_107_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_108
       (.I0(add_ln43_27_fu_2256_p2[29]),
        .I1(mul_ln43_29_reg_2842[29]),
        .O(ram_reg_bram_0_i_108_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_109
       (.I0(add_ln43_27_fu_2256_p2[28]),
        .I1(mul_ln43_29_reg_2842[28]),
        .O(ram_reg_bram_0_i_109_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_110
       (.I0(add_ln43_27_fu_2256_p2[27]),
        .I1(mul_ln43_29_reg_2842[27]),
        .O(ram_reg_bram_0_i_110_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_111
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_111_n_0,ram_reg_bram_0_i_111_n_1,ram_reg_bram_0_i_111_n_2,ram_reg_bram_0_i_111_n_3,ram_reg_bram_0_i_111_n_4,ram_reg_bram_0_i_111_n_5,ram_reg_bram_0_i_111_n_6,ram_reg_bram_0_i_111_n_7}),
        .DI({add_ln43_26_fu_2233_p2[26:20],1'b0}),
        .O({add_ln43_27_fu_2256_p2[26:20],NLW_ram_reg_bram_0_i_111_O_UNCONNECTED[0]}),
        .S({ram_reg_bram_0_i_145_n_0,ram_reg_bram_0_i_146_n_0,ram_reg_bram_0_i_147_n_0,ram_reg_bram_0_i_148_n_0,ram_reg_bram_0_i_149_n_0,ram_reg_bram_0_i_150_n_0,ram_reg_bram_0_i_151_n_0,mul_ln43_28_reg_2837[19]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_112
       (.I0(add_ln43_27_fu_2256_p2[26]),
        .I1(mul_ln43_29_reg_2842[26]),
        .O(ram_reg_bram_0_i_112_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_113
       (.I0(add_ln43_27_fu_2256_p2[25]),
        .I1(mul_ln43_29_reg_2842[25]),
        .O(ram_reg_bram_0_i_113_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_114
       (.I0(add_ln43_27_fu_2256_p2[24]),
        .I1(mul_ln43_29_reg_2842[24]),
        .O(ram_reg_bram_0_i_114_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_115
       (.I0(add_ln43_27_fu_2256_p2[23]),
        .I1(mul_ln43_29_reg_2842[23]),
        .O(ram_reg_bram_0_i_115_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_116
       (.I0(add_ln43_27_fu_2256_p2[22]),
        .I1(mul_ln43_29_reg_2842[22]),
        .O(ram_reg_bram_0_i_116_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_117
       (.I0(add_ln43_27_fu_2256_p2[21]),
        .I1(mul_ln43_29_reg_2842[21]),
        .O(ram_reg_bram_0_i_117_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_118
       (.I0(add_ln43_27_fu_2256_p2[20]),
        .I1(mul_ln43_29_reg_2842[20]),
        .O(ram_reg_bram_0_i_118_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_119
       (.CI(ram_reg_bram_0_i_126_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_119_CO_UNCONNECTED[7:5],ram_reg_bram_0_i_119_n_3,ram_reg_bram_0_i_119_n_4,ram_reg_bram_0_i_119_n_5,ram_reg_bram_0_i_119_n_6,ram_reg_bram_0_i_119_n_7}),
        .DI({1'b0,1'b0,1'b0,shl_ln43_25_fu_2226_p3[47:43]}),
        .O({NLW_ram_reg_bram_0_i_119_O_UNCONNECTED[7:6],add_ln43_26_fu_2233_p2[48:43]}),
        .S({1'b0,1'b0,ram_reg_bram_0_i_152_n_0,ram_reg_bram_0_i_153_n_0,ram_reg_bram_0_i_154_n_0,ram_reg_bram_0_i_155_n_0,ram_reg_bram_0_i_156_n_0,ram_reg_bram_0_i_157_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_120
       (.I0(add_ln43_26_fu_2233_p2[48]),
        .I1(mul_ln43_28_reg_2837[48]),
        .O(ram_reg_bram_0_i_120_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_121
       (.I0(add_ln43_26_fu_2233_p2[47]),
        .I1(mul_ln43_28_reg_2837[47]),
        .O(ram_reg_bram_0_i_121_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_122
       (.I0(add_ln43_26_fu_2233_p2[46]),
        .I1(mul_ln43_28_reg_2837[46]),
        .O(ram_reg_bram_0_i_122_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_123
       (.I0(add_ln43_26_fu_2233_p2[45]),
        .I1(mul_ln43_28_reg_2837[45]),
        .O(ram_reg_bram_0_i_123_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_124
       (.I0(add_ln43_26_fu_2233_p2[44]),
        .I1(mul_ln43_28_reg_2837[44]),
        .O(ram_reg_bram_0_i_124_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_125
       (.I0(add_ln43_26_fu_2233_p2[43]),
        .I1(mul_ln43_28_reg_2837[43]),
        .O(ram_reg_bram_0_i_125_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_126
       (.CI(ram_reg_bram_0_i_135_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_126_n_0,ram_reg_bram_0_i_126_n_1,ram_reg_bram_0_i_126_n_2,ram_reg_bram_0_i_126_n_3,ram_reg_bram_0_i_126_n_4,ram_reg_bram_0_i_126_n_5,ram_reg_bram_0_i_126_n_6,ram_reg_bram_0_i_126_n_7}),
        .DI(shl_ln43_25_fu_2226_p3[42:35]),
        .O(add_ln43_26_fu_2233_p2[42:35]),
        .S({ram_reg_bram_0_i_158_n_0,ram_reg_bram_0_i_159_n_0,ram_reg_bram_0_i_160_n_0,ram_reg_bram_0_i_161_n_0,ram_reg_bram_0_i_162_n_0,ram_reg_bram_0_i_163_n_0,ram_reg_bram_0_i_164_n_0,ram_reg_bram_0_i_165_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_127
       (.I0(add_ln43_26_fu_2233_p2[42]),
        .I1(mul_ln43_28_reg_2837[42]),
        .O(ram_reg_bram_0_i_127_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_128
       (.I0(add_ln43_26_fu_2233_p2[41]),
        .I1(mul_ln43_28_reg_2837[41]),
        .O(ram_reg_bram_0_i_128_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_129
       (.I0(add_ln43_26_fu_2233_p2[40]),
        .I1(mul_ln43_28_reg_2837[40]),
        .O(ram_reg_bram_0_i_129_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_130
       (.I0(add_ln43_26_fu_2233_p2[39]),
        .I1(mul_ln43_28_reg_2837[39]),
        .O(ram_reg_bram_0_i_130_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_131
       (.I0(add_ln43_26_fu_2233_p2[38]),
        .I1(mul_ln43_28_reg_2837[38]),
        .O(ram_reg_bram_0_i_131_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_132
       (.I0(add_ln43_26_fu_2233_p2[37]),
        .I1(mul_ln43_28_reg_2837[37]),
        .O(ram_reg_bram_0_i_132_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_133
       (.I0(add_ln43_26_fu_2233_p2[36]),
        .I1(mul_ln43_28_reg_2837[36]),
        .O(ram_reg_bram_0_i_133_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_134
       (.I0(add_ln43_26_fu_2233_p2[35]),
        .I1(mul_ln43_28_reg_2837[35]),
        .O(ram_reg_bram_0_i_134_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_135
       (.CI(ram_reg_bram_0_i_144_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_135_n_0,ram_reg_bram_0_i_135_n_1,ram_reg_bram_0_i_135_n_2,ram_reg_bram_0_i_135_n_3,ram_reg_bram_0_i_135_n_4,ram_reg_bram_0_i_135_n_5,ram_reg_bram_0_i_135_n_6,ram_reg_bram_0_i_135_n_7}),
        .DI(shl_ln43_25_fu_2226_p3[34:27]),
        .O(add_ln43_26_fu_2233_p2[34:27]),
        .S({ram_reg_bram_0_i_166_n_0,ram_reg_bram_0_i_167_n_0,ram_reg_bram_0_i_168_n_0,ram_reg_bram_0_i_169_n_0,ram_reg_bram_0_i_170_n_0,ram_reg_bram_0_i_171_n_0,ram_reg_bram_0_i_172_n_0,ram_reg_bram_0_i_173_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_136
       (.I0(add_ln43_26_fu_2233_p2[34]),
        .I1(mul_ln43_28_reg_2837[34]),
        .O(ram_reg_bram_0_i_136_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_137
       (.I0(add_ln43_26_fu_2233_p2[33]),
        .I1(mul_ln43_28_reg_2837[33]),
        .O(ram_reg_bram_0_i_137_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_138
       (.I0(add_ln43_26_fu_2233_p2[32]),
        .I1(mul_ln43_28_reg_2837[32]),
        .O(ram_reg_bram_0_i_138_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_139
       (.I0(add_ln43_26_fu_2233_p2[31]),
        .I1(mul_ln43_28_reg_2837[31]),
        .O(ram_reg_bram_0_i_139_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_140
       (.I0(add_ln43_26_fu_2233_p2[30]),
        .I1(mul_ln43_28_reg_2837[30]),
        .O(ram_reg_bram_0_i_140_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_141
       (.I0(add_ln43_26_fu_2233_p2[29]),
        .I1(mul_ln43_28_reg_2837[29]),
        .O(ram_reg_bram_0_i_141_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_142
       (.I0(add_ln43_26_fu_2233_p2[28]),
        .I1(mul_ln43_28_reg_2837[28]),
        .O(ram_reg_bram_0_i_142_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_143
       (.I0(add_ln43_26_fu_2233_p2[27]),
        .I1(mul_ln43_28_reg_2837[27]),
        .O(ram_reg_bram_0_i_143_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_144
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_144_n_0,ram_reg_bram_0_i_144_n_1,ram_reg_bram_0_i_144_n_2,ram_reg_bram_0_i_144_n_3,ram_reg_bram_0_i_144_n_4,ram_reg_bram_0_i_144_n_5,ram_reg_bram_0_i_144_n_6,ram_reg_bram_0_i_144_n_7}),
        .DI({shl_ln43_25_fu_2226_p3[26:20],1'b0}),
        .O({add_ln43_26_fu_2233_p2[26:20],NLW_ram_reg_bram_0_i_144_O_UNCONNECTED[0]}),
        .S({ram_reg_bram_0_i_174_n_0,ram_reg_bram_0_i_175_n_0,ram_reg_bram_0_i_176_n_0,ram_reg_bram_0_i_177_n_0,ram_reg_bram_0_i_178_n_0,ram_reg_bram_0_i_179_n_0,ram_reg_bram_0_i_180_n_0,mul_ln43_27_reg_2827[19]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_145
       (.I0(add_ln43_26_fu_2233_p2[26]),
        .I1(mul_ln43_28_reg_2837[26]),
        .O(ram_reg_bram_0_i_145_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_146
       (.I0(add_ln43_26_fu_2233_p2[25]),
        .I1(mul_ln43_28_reg_2837[25]),
        .O(ram_reg_bram_0_i_146_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_147
       (.I0(add_ln43_26_fu_2233_p2[24]),
        .I1(mul_ln43_28_reg_2837[24]),
        .O(ram_reg_bram_0_i_147_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_148
       (.I0(add_ln43_26_fu_2233_p2[23]),
        .I1(mul_ln43_28_reg_2837[23]),
        .O(ram_reg_bram_0_i_148_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_149
       (.I0(add_ln43_26_fu_2233_p2[22]),
        .I1(mul_ln43_28_reg_2837[22]),
        .O(ram_reg_bram_0_i_149_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_150
       (.I0(add_ln43_26_fu_2233_p2[21]),
        .I1(mul_ln43_28_reg_2837[21]),
        .O(ram_reg_bram_0_i_150_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_151
       (.I0(add_ln43_26_fu_2233_p2[20]),
        .I1(mul_ln43_28_reg_2837[20]),
        .O(ram_reg_bram_0_i_151_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_152
       (.I0(shl_ln43_25_fu_2226_p3[48]),
        .I1(mul_ln43_27_reg_2827[48]),
        .O(ram_reg_bram_0_i_152_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_153
       (.I0(shl_ln43_25_fu_2226_p3[47]),
        .I1(mul_ln43_27_reg_2827[47]),
        .O(ram_reg_bram_0_i_153_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_154
       (.I0(shl_ln43_25_fu_2226_p3[46]),
        .I1(mul_ln43_27_reg_2827[46]),
        .O(ram_reg_bram_0_i_154_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_155
       (.I0(shl_ln43_25_fu_2226_p3[45]),
        .I1(mul_ln43_27_reg_2827[45]),
        .O(ram_reg_bram_0_i_155_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_156
       (.I0(shl_ln43_25_fu_2226_p3[44]),
        .I1(mul_ln43_27_reg_2827[44]),
        .O(ram_reg_bram_0_i_156_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_157
       (.I0(shl_ln43_25_fu_2226_p3[43]),
        .I1(mul_ln43_27_reg_2827[43]),
        .O(ram_reg_bram_0_i_157_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_158
       (.I0(shl_ln43_25_fu_2226_p3[42]),
        .I1(mul_ln43_27_reg_2827[42]),
        .O(ram_reg_bram_0_i_158_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_159
       (.I0(shl_ln43_25_fu_2226_p3[41]),
        .I1(mul_ln43_27_reg_2827[41]),
        .O(ram_reg_bram_0_i_159_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_16
       (.I0(Q[1]),
        .I1(output_C_ce0),
        .O(WEA));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_160
       (.I0(shl_ln43_25_fu_2226_p3[40]),
        .I1(mul_ln43_27_reg_2827[40]),
        .O(ram_reg_bram_0_i_160_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_161
       (.I0(shl_ln43_25_fu_2226_p3[39]),
        .I1(mul_ln43_27_reg_2827[39]),
        .O(ram_reg_bram_0_i_161_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_162
       (.I0(shl_ln43_25_fu_2226_p3[38]),
        .I1(mul_ln43_27_reg_2827[38]),
        .O(ram_reg_bram_0_i_162_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_163
       (.I0(shl_ln43_25_fu_2226_p3[37]),
        .I1(mul_ln43_27_reg_2827[37]),
        .O(ram_reg_bram_0_i_163_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_164
       (.I0(shl_ln43_25_fu_2226_p3[36]),
        .I1(mul_ln43_27_reg_2827[36]),
        .O(ram_reg_bram_0_i_164_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_165
       (.I0(shl_ln43_25_fu_2226_p3[35]),
        .I1(mul_ln43_27_reg_2827[35]),
        .O(ram_reg_bram_0_i_165_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_166
       (.I0(shl_ln43_25_fu_2226_p3[34]),
        .I1(mul_ln43_27_reg_2827[34]),
        .O(ram_reg_bram_0_i_166_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_167
       (.I0(shl_ln43_25_fu_2226_p3[33]),
        .I1(mul_ln43_27_reg_2827[33]),
        .O(ram_reg_bram_0_i_167_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_168
       (.I0(shl_ln43_25_fu_2226_p3[32]),
        .I1(mul_ln43_27_reg_2827[32]),
        .O(ram_reg_bram_0_i_168_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_169
       (.I0(shl_ln43_25_fu_2226_p3[31]),
        .I1(mul_ln43_27_reg_2827[31]),
        .O(ram_reg_bram_0_i_169_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_170
       (.I0(shl_ln43_25_fu_2226_p3[30]),
        .I1(mul_ln43_27_reg_2827[30]),
        .O(ram_reg_bram_0_i_170_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_171
       (.I0(shl_ln43_25_fu_2226_p3[29]),
        .I1(mul_ln43_27_reg_2827[29]),
        .O(ram_reg_bram_0_i_171_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_172
       (.I0(shl_ln43_25_fu_2226_p3[28]),
        .I1(mul_ln43_27_reg_2827[28]),
        .O(ram_reg_bram_0_i_172_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_173
       (.I0(shl_ln43_25_fu_2226_p3[27]),
        .I1(mul_ln43_27_reg_2827[27]),
        .O(ram_reg_bram_0_i_173_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_174
       (.I0(shl_ln43_25_fu_2226_p3[26]),
        .I1(mul_ln43_27_reg_2827[26]),
        .O(ram_reg_bram_0_i_174_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_175
       (.I0(shl_ln43_25_fu_2226_p3[25]),
        .I1(mul_ln43_27_reg_2827[25]),
        .O(ram_reg_bram_0_i_175_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_176
       (.I0(shl_ln43_25_fu_2226_p3[24]),
        .I1(mul_ln43_27_reg_2827[24]),
        .O(ram_reg_bram_0_i_176_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_177
       (.I0(shl_ln43_25_fu_2226_p3[23]),
        .I1(mul_ln43_27_reg_2827[23]),
        .O(ram_reg_bram_0_i_177_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_178
       (.I0(shl_ln43_25_fu_2226_p3[22]),
        .I1(mul_ln43_27_reg_2827[22]),
        .O(ram_reg_bram_0_i_178_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_179
       (.I0(shl_ln43_25_fu_2226_p3[21]),
        .I1(mul_ln43_27_reg_2827[21]),
        .O(ram_reg_bram_0_i_179_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_180
       (.I0(shl_ln43_25_fu_2226_p3[20]),
        .I1(mul_ln43_27_reg_2827[20]),
        .O(ram_reg_bram_0_i_180_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_20
       (.CI(ram_reg_bram_0_i_27_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_20_CO_UNCONNECTED[7:5],ram_reg_bram_0_i_20_n_3,ram_reg_bram_0_i_20_n_4,ram_reg_bram_0_i_20_n_5,ram_reg_bram_0_i_20_n_6,ram_reg_bram_0_i_20_n_7}),
        .DI({1'b0,1'b0,1'b0,add_ln43_28_fu_2279_p2[47:43]}),
        .O({NLW_ram_reg_bram_0_i_20_O_UNCONNECTED[7:6],add_ln43_29_fu_2302_p2[48:43]}),
        .S({1'b0,1'b0,ram_reg_bram_0_i_54_n_0,ram_reg_bram_0_i_55_n_0,ram_reg_bram_0_i_56_n_0,ram_reg_bram_0_i_57_n_0,ram_reg_bram_0_i_58_n_0,ram_reg_bram_0_i_59_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_27
       (.CI(ram_reg_bram_0_i_36_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_27_n_0,ram_reg_bram_0_i_27_n_1,ram_reg_bram_0_i_27_n_2,ram_reg_bram_0_i_27_n_3,ram_reg_bram_0_i_27_n_4,ram_reg_bram_0_i_27_n_5,ram_reg_bram_0_i_27_n_6,ram_reg_bram_0_i_27_n_7}),
        .DI(add_ln43_28_fu_2279_p2[42:35]),
        .O(add_ln43_29_fu_2302_p2[42:35]),
        .S({ram_reg_bram_0_i_61_n_0,ram_reg_bram_0_i_62_n_0,ram_reg_bram_0_i_63_n_0,ram_reg_bram_0_i_64_n_0,ram_reg_bram_0_i_65_n_0,ram_reg_bram_0_i_66_n_0,ram_reg_bram_0_i_67_n_0,ram_reg_bram_0_i_68_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_36
       (.CI(ram_reg_bram_0_i_45_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_36_n_0,ram_reg_bram_0_i_36_n_1,ram_reg_bram_0_i_36_n_2,ram_reg_bram_0_i_36_n_3,ram_reg_bram_0_i_36_n_4,ram_reg_bram_0_i_36_n_5,ram_reg_bram_0_i_36_n_6,ram_reg_bram_0_i_36_n_7}),
        .DI(add_ln43_28_fu_2279_p2[34:27]),
        .O(add_ln43_29_fu_2302_p2[34:27]),
        .S({ram_reg_bram_0_i_70_n_0,ram_reg_bram_0_i_71_n_0,ram_reg_bram_0_i_72_n_0,ram_reg_bram_0_i_73_n_0,ram_reg_bram_0_i_74_n_0,ram_reg_bram_0_i_75_n_0,ram_reg_bram_0_i_76_n_0,ram_reg_bram_0_i_77_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_45
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_45_n_0,ram_reg_bram_0_i_45_n_1,ram_reg_bram_0_i_45_n_2,ram_reg_bram_0_i_45_n_3,ram_reg_bram_0_i_45_n_4,ram_reg_bram_0_i_45_n_5,ram_reg_bram_0_i_45_n_6,ram_reg_bram_0_i_45_n_7}),
        .DI({add_ln43_28_fu_2279_p2[26:20],1'b0}),
        .O({add_ln43_29_fu_2302_p2[26:20],NLW_ram_reg_bram_0_i_45_O_UNCONNECTED[0]}),
        .S({ram_reg_bram_0_i_79_n_0,ram_reg_bram_0_i_80_n_0,ram_reg_bram_0_i_81_n_0,ram_reg_bram_0_i_82_n_0,ram_reg_bram_0_i_83_n_0,ram_reg_bram_0_i_84_n_0,ram_reg_bram_0_i_85_n_0,mul_ln43_30_reg_2847[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_53
       (.CI(ram_reg_bram_0_i_60_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_53_CO_UNCONNECTED[7:5],ram_reg_bram_0_i_53_n_3,ram_reg_bram_0_i_53_n_4,ram_reg_bram_0_i_53_n_5,ram_reg_bram_0_i_53_n_6,ram_reg_bram_0_i_53_n_7}),
        .DI({1'b0,1'b0,1'b0,add_ln43_27_fu_2256_p2[47:43]}),
        .O({NLW_ram_reg_bram_0_i_53_O_UNCONNECTED[7:6],add_ln43_28_fu_2279_p2[48:43]}),
        .S({1'b0,1'b0,ram_reg_bram_0_i_87_n_0,ram_reg_bram_0_i_88_n_0,ram_reg_bram_0_i_89_n_0,ram_reg_bram_0_i_90_n_0,ram_reg_bram_0_i_91_n_0,ram_reg_bram_0_i_92_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_54
       (.I0(add_ln43_28_fu_2279_p2[48]),
        .I1(mul_ln43_30_reg_2847[48]),
        .O(ram_reg_bram_0_i_54_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_55
       (.I0(add_ln43_28_fu_2279_p2[47]),
        .I1(mul_ln43_30_reg_2847[47]),
        .O(ram_reg_bram_0_i_55_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_56
       (.I0(add_ln43_28_fu_2279_p2[46]),
        .I1(mul_ln43_30_reg_2847[46]),
        .O(ram_reg_bram_0_i_56_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_57
       (.I0(add_ln43_28_fu_2279_p2[45]),
        .I1(mul_ln43_30_reg_2847[45]),
        .O(ram_reg_bram_0_i_57_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_58
       (.I0(add_ln43_28_fu_2279_p2[44]),
        .I1(mul_ln43_30_reg_2847[44]),
        .O(ram_reg_bram_0_i_58_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_59
       (.I0(add_ln43_28_fu_2279_p2[43]),
        .I1(mul_ln43_30_reg_2847[43]),
        .O(ram_reg_bram_0_i_59_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_60
       (.CI(ram_reg_bram_0_i_69_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_60_n_0,ram_reg_bram_0_i_60_n_1,ram_reg_bram_0_i_60_n_2,ram_reg_bram_0_i_60_n_3,ram_reg_bram_0_i_60_n_4,ram_reg_bram_0_i_60_n_5,ram_reg_bram_0_i_60_n_6,ram_reg_bram_0_i_60_n_7}),
        .DI(add_ln43_27_fu_2256_p2[42:35]),
        .O(add_ln43_28_fu_2279_p2[42:35]),
        .S({ram_reg_bram_0_i_94_n_0,ram_reg_bram_0_i_95_n_0,ram_reg_bram_0_i_96_n_0,ram_reg_bram_0_i_97_n_0,ram_reg_bram_0_i_98_n_0,ram_reg_bram_0_i_99_n_0,ram_reg_bram_0_i_100_n_0,ram_reg_bram_0_i_101_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_61
       (.I0(add_ln43_28_fu_2279_p2[42]),
        .I1(mul_ln43_30_reg_2847[42]),
        .O(ram_reg_bram_0_i_61_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_62
       (.I0(add_ln43_28_fu_2279_p2[41]),
        .I1(mul_ln43_30_reg_2847[41]),
        .O(ram_reg_bram_0_i_62_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_63
       (.I0(add_ln43_28_fu_2279_p2[40]),
        .I1(mul_ln43_30_reg_2847[40]),
        .O(ram_reg_bram_0_i_63_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_64
       (.I0(add_ln43_28_fu_2279_p2[39]),
        .I1(mul_ln43_30_reg_2847[39]),
        .O(ram_reg_bram_0_i_64_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_65
       (.I0(add_ln43_28_fu_2279_p2[38]),
        .I1(mul_ln43_30_reg_2847[38]),
        .O(ram_reg_bram_0_i_65_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_66
       (.I0(add_ln43_28_fu_2279_p2[37]),
        .I1(mul_ln43_30_reg_2847[37]),
        .O(ram_reg_bram_0_i_66_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_67
       (.I0(add_ln43_28_fu_2279_p2[36]),
        .I1(mul_ln43_30_reg_2847[36]),
        .O(ram_reg_bram_0_i_67_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_68
       (.I0(add_ln43_28_fu_2279_p2[35]),
        .I1(mul_ln43_30_reg_2847[35]),
        .O(ram_reg_bram_0_i_68_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_69
       (.CI(ram_reg_bram_0_i_78_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_69_n_0,ram_reg_bram_0_i_69_n_1,ram_reg_bram_0_i_69_n_2,ram_reg_bram_0_i_69_n_3,ram_reg_bram_0_i_69_n_4,ram_reg_bram_0_i_69_n_5,ram_reg_bram_0_i_69_n_6,ram_reg_bram_0_i_69_n_7}),
        .DI(add_ln43_27_fu_2256_p2[34:27]),
        .O(add_ln43_28_fu_2279_p2[34:27]),
        .S({ram_reg_bram_0_i_103_n_0,ram_reg_bram_0_i_104_n_0,ram_reg_bram_0_i_105_n_0,ram_reg_bram_0_i_106_n_0,ram_reg_bram_0_i_107_n_0,ram_reg_bram_0_i_108_n_0,ram_reg_bram_0_i_109_n_0,ram_reg_bram_0_i_110_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_70
       (.I0(add_ln43_28_fu_2279_p2[34]),
        .I1(mul_ln43_30_reg_2847[34]),
        .O(ram_reg_bram_0_i_70_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_71
       (.I0(add_ln43_28_fu_2279_p2[33]),
        .I1(mul_ln43_30_reg_2847[33]),
        .O(ram_reg_bram_0_i_71_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_72
       (.I0(add_ln43_28_fu_2279_p2[32]),
        .I1(mul_ln43_30_reg_2847[32]),
        .O(ram_reg_bram_0_i_72_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_73
       (.I0(add_ln43_28_fu_2279_p2[31]),
        .I1(mul_ln43_30_reg_2847[31]),
        .O(ram_reg_bram_0_i_73_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_74
       (.I0(add_ln43_28_fu_2279_p2[30]),
        .I1(mul_ln43_30_reg_2847[30]),
        .O(ram_reg_bram_0_i_74_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_75
       (.I0(add_ln43_28_fu_2279_p2[29]),
        .I1(mul_ln43_30_reg_2847[29]),
        .O(ram_reg_bram_0_i_75_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_76
       (.I0(add_ln43_28_fu_2279_p2[28]),
        .I1(mul_ln43_30_reg_2847[28]),
        .O(ram_reg_bram_0_i_76_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_77
       (.I0(add_ln43_28_fu_2279_p2[27]),
        .I1(mul_ln43_30_reg_2847[27]),
        .O(ram_reg_bram_0_i_77_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_78
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_78_n_0,ram_reg_bram_0_i_78_n_1,ram_reg_bram_0_i_78_n_2,ram_reg_bram_0_i_78_n_3,ram_reg_bram_0_i_78_n_4,ram_reg_bram_0_i_78_n_5,ram_reg_bram_0_i_78_n_6,ram_reg_bram_0_i_78_n_7}),
        .DI({add_ln43_27_fu_2256_p2[26:20],1'b0}),
        .O({add_ln43_28_fu_2279_p2[26:20],NLW_ram_reg_bram_0_i_78_O_UNCONNECTED[0]}),
        .S({ram_reg_bram_0_i_112_n_0,ram_reg_bram_0_i_113_n_0,ram_reg_bram_0_i_114_n_0,ram_reg_bram_0_i_115_n_0,ram_reg_bram_0_i_116_n_0,ram_reg_bram_0_i_117_n_0,ram_reg_bram_0_i_118_n_0,mul_ln43_29_reg_2842[19]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_79
       (.I0(add_ln43_28_fu_2279_p2[26]),
        .I1(mul_ln43_30_reg_2847[26]),
        .O(ram_reg_bram_0_i_79_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_80
       (.I0(add_ln43_28_fu_2279_p2[25]),
        .I1(mul_ln43_30_reg_2847[25]),
        .O(ram_reg_bram_0_i_80_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_81
       (.I0(add_ln43_28_fu_2279_p2[24]),
        .I1(mul_ln43_30_reg_2847[24]),
        .O(ram_reg_bram_0_i_81_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_82
       (.I0(add_ln43_28_fu_2279_p2[23]),
        .I1(mul_ln43_30_reg_2847[23]),
        .O(ram_reg_bram_0_i_82_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_83
       (.I0(add_ln43_28_fu_2279_p2[22]),
        .I1(mul_ln43_30_reg_2847[22]),
        .O(ram_reg_bram_0_i_83_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_84
       (.I0(add_ln43_28_fu_2279_p2[21]),
        .I1(mul_ln43_30_reg_2847[21]),
        .O(ram_reg_bram_0_i_84_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_85
       (.I0(add_ln43_28_fu_2279_p2[20]),
        .I1(mul_ln43_30_reg_2847[20]),
        .O(ram_reg_bram_0_i_85_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_86
       (.CI(ram_reg_bram_0_i_93_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_86_CO_UNCONNECTED[7:5],ram_reg_bram_0_i_86_n_3,ram_reg_bram_0_i_86_n_4,ram_reg_bram_0_i_86_n_5,ram_reg_bram_0_i_86_n_6,ram_reg_bram_0_i_86_n_7}),
        .DI({1'b0,1'b0,1'b0,add_ln43_26_fu_2233_p2[47:43]}),
        .O({NLW_ram_reg_bram_0_i_86_O_UNCONNECTED[7:6],add_ln43_27_fu_2256_p2[48:43]}),
        .S({1'b0,1'b0,ram_reg_bram_0_i_120_n_0,ram_reg_bram_0_i_121_n_0,ram_reg_bram_0_i_122_n_0,ram_reg_bram_0_i_123_n_0,ram_reg_bram_0_i_124_n_0,ram_reg_bram_0_i_125_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_87
       (.I0(add_ln43_27_fu_2256_p2[48]),
        .I1(mul_ln43_29_reg_2842[48]),
        .O(ram_reg_bram_0_i_87_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_88
       (.I0(add_ln43_27_fu_2256_p2[47]),
        .I1(mul_ln43_29_reg_2842[47]),
        .O(ram_reg_bram_0_i_88_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_89
       (.I0(add_ln43_27_fu_2256_p2[46]),
        .I1(mul_ln43_29_reg_2842[46]),
        .O(ram_reg_bram_0_i_89_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_90
       (.I0(add_ln43_27_fu_2256_p2[45]),
        .I1(mul_ln43_29_reg_2842[45]),
        .O(ram_reg_bram_0_i_90_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_91
       (.I0(add_ln43_27_fu_2256_p2[44]),
        .I1(mul_ln43_29_reg_2842[44]),
        .O(ram_reg_bram_0_i_91_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_92
       (.I0(add_ln43_27_fu_2256_p2[43]),
        .I1(mul_ln43_29_reg_2842[43]),
        .O(ram_reg_bram_0_i_92_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_93
       (.CI(ram_reg_bram_0_i_102_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_93_n_0,ram_reg_bram_0_i_93_n_1,ram_reg_bram_0_i_93_n_2,ram_reg_bram_0_i_93_n_3,ram_reg_bram_0_i_93_n_4,ram_reg_bram_0_i_93_n_5,ram_reg_bram_0_i_93_n_6,ram_reg_bram_0_i_93_n_7}),
        .DI(add_ln43_26_fu_2233_p2[42:35]),
        .O(add_ln43_27_fu_2256_p2[42:35]),
        .S({ram_reg_bram_0_i_127_n_0,ram_reg_bram_0_i_128_n_0,ram_reg_bram_0_i_129_n_0,ram_reg_bram_0_i_130_n_0,ram_reg_bram_0_i_131_n_0,ram_reg_bram_0_i_132_n_0,ram_reg_bram_0_i_133_n_0,ram_reg_bram_0_i_134_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_94
       (.I0(add_ln43_27_fu_2256_p2[42]),
        .I1(mul_ln43_29_reg_2842[42]),
        .O(ram_reg_bram_0_i_94_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_95
       (.I0(add_ln43_27_fu_2256_p2[41]),
        .I1(mul_ln43_29_reg_2842[41]),
        .O(ram_reg_bram_0_i_95_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_96
       (.I0(add_ln43_27_fu_2256_p2[40]),
        .I1(mul_ln43_29_reg_2842[40]),
        .O(ram_reg_bram_0_i_96_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_97
       (.I0(add_ln43_27_fu_2256_p2[39]),
        .I1(mul_ln43_29_reg_2842[39]),
        .O(ram_reg_bram_0_i_97_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_98
       (.I0(add_ln43_27_fu_2256_p2[38]),
        .I1(mul_ln43_29_reg_2842[38]),
        .O(ram_reg_bram_0_i_98_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_99
       (.I0(add_ln43_27_fu_2256_p2[37]),
        .I1(mul_ln43_29_reg_2842[37]),
        .O(ram_reg_bram_0_i_99_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \row_fu_180[0]_i_1 
       (.I0(\row_fu_180[4]_i_3_n_0 ),
        .I1(\row_fu_180_reg_n_0_[0] ),
        .O(\row_fu_180[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \row_fu_180[1]_i_1 
       (.I0(\row_fu_180_reg_n_0_[0] ),
        .I1(\row_fu_180[4]_i_3_n_0 ),
        .I2(\row_fu_180_reg_n_0_[1] ),
        .O(\row_fu_180_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_fu_180[2]_i_1 
       (.I0(\row_fu_180_reg_n_0_[1] ),
        .I1(\row_fu_180[4]_i_3_n_0 ),
        .I2(\row_fu_180_reg_n_0_[0] ),
        .I3(\row_fu_180_reg_n_0_[2] ),
        .O(\row_fu_180[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \row_fu_180[3]_i_1 
       (.I0(\row_fu_180_reg_n_0_[2] ),
        .I1(\row_fu_180_reg_n_0_[0] ),
        .I2(\row_fu_180[4]_i_3_n_0 ),
        .I3(\row_fu_180_reg_n_0_[1] ),
        .I4(\row_fu_180_reg_n_0_[3] ),
        .O(\row_fu_180[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \row_fu_180[4]_i_2 
       (.I0(\row_fu_180_reg_n_0_[3] ),
        .I1(\row_fu_180_reg_n_0_[1] ),
        .I2(\row_fu_180[4]_i_3_n_0 ),
        .I3(\row_fu_180_reg_n_0_[0] ),
        .I4(\row_fu_180_reg_n_0_[2] ),
        .I5(\row_fu_180_reg_n_0_[4] ),
        .O(\row_fu_180[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \row_fu_180[4]_i_3 
       (.I0(\col_fu_176_reg_n_0_[3] ),
        .I1(\col_fu_176_reg_n_0_[4] ),
        .I2(\col_fu_176_reg_n_0_[1] ),
        .I3(\col_fu_176_reg_n_0_[2] ),
        .I4(\col_fu_176_reg_n_0_[5] ),
        .I5(\col_fu_176_reg_n_0_[0] ),
        .O(\row_fu_180[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(\row_fu_180[0]_i_1_n_0 ),
        .Q(\row_fu_180_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(\row_fu_180_reg[0]_0 ),
        .Q(\row_fu_180_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(\row_fu_180[2]_i_1_n_0 ),
        .Q(\row_fu_180_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(\row_fu_180[3]_i_1_n_0 ),
        .Q(\row_fu_180_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_1760),
        .D(\row_fu_180[4]_i_2_n_0 ),
        .Q(\row_fu_180_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_30 
       (.I0(add_ln43_3_fu_1467_p2[34]),
        .I1(mul_ln43_5_reg_2537[34]),
        .O(\tmp_14_reg_2607[14]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_31 
       (.I0(add_ln43_3_fu_1467_p2[33]),
        .I1(mul_ln43_5_reg_2537[33]),
        .O(\tmp_14_reg_2607[14]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_32 
       (.I0(add_ln43_3_fu_1467_p2[32]),
        .I1(mul_ln43_5_reg_2537[32]),
        .O(\tmp_14_reg_2607[14]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_33 
       (.I0(add_ln43_3_fu_1467_p2[31]),
        .I1(mul_ln43_5_reg_2537[31]),
        .O(\tmp_14_reg_2607[14]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_34 
       (.I0(add_ln43_3_fu_1467_p2[30]),
        .I1(mul_ln43_5_reg_2537[30]),
        .O(\tmp_14_reg_2607[14]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_35 
       (.I0(add_ln43_3_fu_1467_p2[29]),
        .I1(mul_ln43_5_reg_2537[29]),
        .O(\tmp_14_reg_2607[14]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_36 
       (.I0(add_ln43_3_fu_1467_p2[28]),
        .I1(mul_ln43_5_reg_2537[28]),
        .O(\tmp_14_reg_2607[14]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_37 
       (.I0(add_ln43_3_fu_1467_p2[27]),
        .I1(mul_ln43_5_reg_2537[27]),
        .O(\tmp_14_reg_2607[14]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_38 
       (.I0(shl_ln43_3_fu_1460_p3[34]),
        .I1(mul_ln43_4_reg_2527[34]),
        .O(\tmp_14_reg_2607[14]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_39 
       (.I0(shl_ln43_3_fu_1460_p3[33]),
        .I1(mul_ln43_4_reg_2527[33]),
        .O(\tmp_14_reg_2607[14]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_40 
       (.I0(shl_ln43_3_fu_1460_p3[32]),
        .I1(mul_ln43_4_reg_2527[32]),
        .O(\tmp_14_reg_2607[14]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_41 
       (.I0(shl_ln43_3_fu_1460_p3[31]),
        .I1(mul_ln43_4_reg_2527[31]),
        .O(\tmp_14_reg_2607[14]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_42 
       (.I0(shl_ln43_3_fu_1460_p3[30]),
        .I1(mul_ln43_4_reg_2527[30]),
        .O(\tmp_14_reg_2607[14]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_43 
       (.I0(shl_ln43_3_fu_1460_p3[29]),
        .I1(mul_ln43_4_reg_2527[29]),
        .O(\tmp_14_reg_2607[14]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_44 
       (.I0(shl_ln43_3_fu_1460_p3[28]),
        .I1(mul_ln43_4_reg_2527[28]),
        .O(\tmp_14_reg_2607[14]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_45 
       (.I0(shl_ln43_3_fu_1460_p3[27]),
        .I1(mul_ln43_4_reg_2527[27]),
        .O(\tmp_14_reg_2607[14]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_30 
       (.I0(add_ln43_3_fu_1467_p2[42]),
        .I1(mul_ln43_5_reg_2537[42]),
        .O(\tmp_14_reg_2607[22]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_31 
       (.I0(add_ln43_3_fu_1467_p2[41]),
        .I1(mul_ln43_5_reg_2537[41]),
        .O(\tmp_14_reg_2607[22]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_32 
       (.I0(add_ln43_3_fu_1467_p2[40]),
        .I1(mul_ln43_5_reg_2537[40]),
        .O(\tmp_14_reg_2607[22]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_33 
       (.I0(add_ln43_3_fu_1467_p2[39]),
        .I1(mul_ln43_5_reg_2537[39]),
        .O(\tmp_14_reg_2607[22]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_34 
       (.I0(add_ln43_3_fu_1467_p2[38]),
        .I1(mul_ln43_5_reg_2537[38]),
        .O(\tmp_14_reg_2607[22]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_35 
       (.I0(add_ln43_3_fu_1467_p2[37]),
        .I1(mul_ln43_5_reg_2537[37]),
        .O(\tmp_14_reg_2607[22]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_36 
       (.I0(add_ln43_3_fu_1467_p2[36]),
        .I1(mul_ln43_5_reg_2537[36]),
        .O(\tmp_14_reg_2607[22]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_37 
       (.I0(add_ln43_3_fu_1467_p2[35]),
        .I1(mul_ln43_5_reg_2537[35]),
        .O(\tmp_14_reg_2607[22]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_38 
       (.I0(shl_ln43_3_fu_1460_p3[42]),
        .I1(mul_ln43_4_reg_2527[42]),
        .O(\tmp_14_reg_2607[22]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_39 
       (.I0(shl_ln43_3_fu_1460_p3[41]),
        .I1(mul_ln43_4_reg_2527[41]),
        .O(\tmp_14_reg_2607[22]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_40 
       (.I0(shl_ln43_3_fu_1460_p3[40]),
        .I1(mul_ln43_4_reg_2527[40]),
        .O(\tmp_14_reg_2607[22]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_41 
       (.I0(shl_ln43_3_fu_1460_p3[39]),
        .I1(mul_ln43_4_reg_2527[39]),
        .O(\tmp_14_reg_2607[22]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_42 
       (.I0(shl_ln43_3_fu_1460_p3[38]),
        .I1(mul_ln43_4_reg_2527[38]),
        .O(\tmp_14_reg_2607[22]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_43 
       (.I0(shl_ln43_3_fu_1460_p3[37]),
        .I1(mul_ln43_4_reg_2527[37]),
        .O(\tmp_14_reg_2607[22]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_44 
       (.I0(shl_ln43_3_fu_1460_p3[36]),
        .I1(mul_ln43_4_reg_2527[36]),
        .O(\tmp_14_reg_2607[22]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_45 
       (.I0(shl_ln43_3_fu_1460_p3[35]),
        .I1(mul_ln43_4_reg_2527[35]),
        .O(\tmp_14_reg_2607[22]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_24 
       (.I0(add_ln43_3_fu_1467_p2[48]),
        .I1(mul_ln43_5_reg_2537[48]),
        .O(\tmp_14_reg_2607[28]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_25 
       (.I0(add_ln43_3_fu_1467_p2[47]),
        .I1(mul_ln43_5_reg_2537[47]),
        .O(\tmp_14_reg_2607[28]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_26 
       (.I0(add_ln43_3_fu_1467_p2[46]),
        .I1(mul_ln43_5_reg_2537[46]),
        .O(\tmp_14_reg_2607[28]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_27 
       (.I0(add_ln43_3_fu_1467_p2[45]),
        .I1(mul_ln43_5_reg_2537[45]),
        .O(\tmp_14_reg_2607[28]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_28 
       (.I0(add_ln43_3_fu_1467_p2[44]),
        .I1(mul_ln43_5_reg_2537[44]),
        .O(\tmp_14_reg_2607[28]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_29 
       (.I0(add_ln43_3_fu_1467_p2[43]),
        .I1(mul_ln43_5_reg_2537[43]),
        .O(\tmp_14_reg_2607[28]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_30 
       (.I0(shl_ln43_3_fu_1460_p3[48]),
        .I1(mul_ln43_4_reg_2527[48]),
        .O(\tmp_14_reg_2607[28]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_31 
       (.I0(shl_ln43_3_fu_1460_p3[47]),
        .I1(mul_ln43_4_reg_2527[47]),
        .O(\tmp_14_reg_2607[28]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_32 
       (.I0(shl_ln43_3_fu_1460_p3[46]),
        .I1(mul_ln43_4_reg_2527[46]),
        .O(\tmp_14_reg_2607[28]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_33 
       (.I0(shl_ln43_3_fu_1460_p3[45]),
        .I1(mul_ln43_4_reg_2527[45]),
        .O(\tmp_14_reg_2607[28]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_34 
       (.I0(shl_ln43_3_fu_1460_p3[44]),
        .I1(mul_ln43_4_reg_2527[44]),
        .O(\tmp_14_reg_2607[28]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_35 
       (.I0(shl_ln43_3_fu_1460_p3[43]),
        .I1(mul_ln43_4_reg_2527[43]),
        .O(\tmp_14_reg_2607[28]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_27 
       (.I0(add_ln43_3_fu_1467_p2[26]),
        .I1(mul_ln43_5_reg_2537[26]),
        .O(\tmp_14_reg_2607[6]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_28 
       (.I0(add_ln43_3_fu_1467_p2[25]),
        .I1(mul_ln43_5_reg_2537[25]),
        .O(\tmp_14_reg_2607[6]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_29 
       (.I0(add_ln43_3_fu_1467_p2[24]),
        .I1(mul_ln43_5_reg_2537[24]),
        .O(\tmp_14_reg_2607[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_30 
       (.I0(add_ln43_3_fu_1467_p2[23]),
        .I1(mul_ln43_5_reg_2537[23]),
        .O(\tmp_14_reg_2607[6]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_31 
       (.I0(add_ln43_3_fu_1467_p2[22]),
        .I1(mul_ln43_5_reg_2537[22]),
        .O(\tmp_14_reg_2607[6]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_32 
       (.I0(add_ln43_3_fu_1467_p2[21]),
        .I1(mul_ln43_5_reg_2537[21]),
        .O(\tmp_14_reg_2607[6]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_33 
       (.I0(add_ln43_3_fu_1467_p2[20]),
        .I1(mul_ln43_5_reg_2537[20]),
        .O(\tmp_14_reg_2607[6]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_34 
       (.I0(shl_ln43_3_fu_1460_p3[26]),
        .I1(mul_ln43_4_reg_2527[26]),
        .O(\tmp_14_reg_2607[6]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_35 
       (.I0(shl_ln43_3_fu_1460_p3[25]),
        .I1(mul_ln43_4_reg_2527[25]),
        .O(\tmp_14_reg_2607[6]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_36 
       (.I0(shl_ln43_3_fu_1460_p3[24]),
        .I1(mul_ln43_4_reg_2527[24]),
        .O(\tmp_14_reg_2607[6]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_37 
       (.I0(shl_ln43_3_fu_1460_p3[23]),
        .I1(mul_ln43_4_reg_2527[23]),
        .O(\tmp_14_reg_2607[6]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_38 
       (.I0(shl_ln43_3_fu_1460_p3[22]),
        .I1(mul_ln43_4_reg_2527[22]),
        .O(\tmp_14_reg_2607[6]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_39 
       (.I0(shl_ln43_3_fu_1460_p3[21]),
        .I1(mul_ln43_4_reg_2527[21]),
        .O(\tmp_14_reg_2607[6]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_40 
       (.I0(shl_ln43_3_fu_1460_p3[20]),
        .I1(mul_ln43_4_reg_2527[20]),
        .O(\tmp_14_reg_2607[6]_i_40_n_0 ));
  FDRE \tmp_14_reg_2607_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[20]),
        .Q(shl_ln43_8_fu_1637_p3[20]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[30]),
        .Q(shl_ln43_8_fu_1637_p3[30]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[31]),
        .Q(shl_ln43_8_fu_1637_p3[31]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[32]),
        .Q(shl_ln43_8_fu_1637_p3[32]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[33]),
        .Q(shl_ln43_8_fu_1637_p3[33]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[34]),
        .Q(shl_ln43_8_fu_1637_p3[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[14]_i_20 
       (.CI(\tmp_14_reg_2607_reg[6]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[14]_i_20_n_0 ,\tmp_14_reg_2607_reg[14]_i_20_n_1 ,\tmp_14_reg_2607_reg[14]_i_20_n_2 ,\tmp_14_reg_2607_reg[14]_i_20_n_3 ,\tmp_14_reg_2607_reg[14]_i_20_n_4 ,\tmp_14_reg_2607_reg[14]_i_20_n_5 ,\tmp_14_reg_2607_reg[14]_i_20_n_6 ,\tmp_14_reg_2607_reg[14]_i_20_n_7 }),
        .DI(add_ln43_3_fu_1467_p2[34:27]),
        .O(add_ln43_4_fu_1490_p2[34:27]),
        .S({\tmp_14_reg_2607[14]_i_30_n_0 ,\tmp_14_reg_2607[14]_i_31_n_0 ,\tmp_14_reg_2607[14]_i_32_n_0 ,\tmp_14_reg_2607[14]_i_33_n_0 ,\tmp_14_reg_2607[14]_i_34_n_0 ,\tmp_14_reg_2607[14]_i_35_n_0 ,\tmp_14_reg_2607[14]_i_36_n_0 ,\tmp_14_reg_2607[14]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[14]_i_29 
       (.CI(\tmp_14_reg_2607_reg[6]_i_26_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[14]_i_29_n_0 ,\tmp_14_reg_2607_reg[14]_i_29_n_1 ,\tmp_14_reg_2607_reg[14]_i_29_n_2 ,\tmp_14_reg_2607_reg[14]_i_29_n_3 ,\tmp_14_reg_2607_reg[14]_i_29_n_4 ,\tmp_14_reg_2607_reg[14]_i_29_n_5 ,\tmp_14_reg_2607_reg[14]_i_29_n_6 ,\tmp_14_reg_2607_reg[14]_i_29_n_7 }),
        .DI(shl_ln43_3_fu_1460_p3[34:27]),
        .O(add_ln43_3_fu_1467_p2[34:27]),
        .S({\tmp_14_reg_2607[14]_i_38_n_0 ,\tmp_14_reg_2607[14]_i_39_n_0 ,\tmp_14_reg_2607[14]_i_40_n_0 ,\tmp_14_reg_2607[14]_i_41_n_0 ,\tmp_14_reg_2607[14]_i_42_n_0 ,\tmp_14_reg_2607[14]_i_43_n_0 ,\tmp_14_reg_2607[14]_i_44_n_0 ,\tmp_14_reg_2607[14]_i_45_n_0 }));
  FDRE \tmp_14_reg_2607_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[35]),
        .Q(shl_ln43_8_fu_1637_p3[35]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[36]),
        .Q(shl_ln43_8_fu_1637_p3[36]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[37]),
        .Q(shl_ln43_8_fu_1637_p3[37]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[38]),
        .Q(shl_ln43_8_fu_1637_p3[38]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[39]),
        .Q(shl_ln43_8_fu_1637_p3[39]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[21]),
        .Q(shl_ln43_8_fu_1637_p3[21]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[40]),
        .Q(shl_ln43_8_fu_1637_p3[40]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[41]),
        .Q(shl_ln43_8_fu_1637_p3[41]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[42]),
        .Q(shl_ln43_8_fu_1637_p3[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[22]_i_20 
       (.CI(\tmp_14_reg_2607_reg[14]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[22]_i_20_n_0 ,\tmp_14_reg_2607_reg[22]_i_20_n_1 ,\tmp_14_reg_2607_reg[22]_i_20_n_2 ,\tmp_14_reg_2607_reg[22]_i_20_n_3 ,\tmp_14_reg_2607_reg[22]_i_20_n_4 ,\tmp_14_reg_2607_reg[22]_i_20_n_5 ,\tmp_14_reg_2607_reg[22]_i_20_n_6 ,\tmp_14_reg_2607_reg[22]_i_20_n_7 }),
        .DI(add_ln43_3_fu_1467_p2[42:35]),
        .O(add_ln43_4_fu_1490_p2[42:35]),
        .S({\tmp_14_reg_2607[22]_i_30_n_0 ,\tmp_14_reg_2607[22]_i_31_n_0 ,\tmp_14_reg_2607[22]_i_32_n_0 ,\tmp_14_reg_2607[22]_i_33_n_0 ,\tmp_14_reg_2607[22]_i_34_n_0 ,\tmp_14_reg_2607[22]_i_35_n_0 ,\tmp_14_reg_2607[22]_i_36_n_0 ,\tmp_14_reg_2607[22]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[22]_i_29 
       (.CI(\tmp_14_reg_2607_reg[14]_i_29_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[22]_i_29_n_0 ,\tmp_14_reg_2607_reg[22]_i_29_n_1 ,\tmp_14_reg_2607_reg[22]_i_29_n_2 ,\tmp_14_reg_2607_reg[22]_i_29_n_3 ,\tmp_14_reg_2607_reg[22]_i_29_n_4 ,\tmp_14_reg_2607_reg[22]_i_29_n_5 ,\tmp_14_reg_2607_reg[22]_i_29_n_6 ,\tmp_14_reg_2607_reg[22]_i_29_n_7 }),
        .DI(shl_ln43_3_fu_1460_p3[42:35]),
        .O(add_ln43_3_fu_1467_p2[42:35]),
        .S({\tmp_14_reg_2607[22]_i_38_n_0 ,\tmp_14_reg_2607[22]_i_39_n_0 ,\tmp_14_reg_2607[22]_i_40_n_0 ,\tmp_14_reg_2607[22]_i_41_n_0 ,\tmp_14_reg_2607[22]_i_42_n_0 ,\tmp_14_reg_2607[22]_i_43_n_0 ,\tmp_14_reg_2607[22]_i_44_n_0 ,\tmp_14_reg_2607[22]_i_45_n_0 }));
  FDRE \tmp_14_reg_2607_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[43]),
        .Q(shl_ln43_8_fu_1637_p3[43]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[44]),
        .Q(shl_ln43_8_fu_1637_p3[44]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[45]),
        .Q(shl_ln43_8_fu_1637_p3[45]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[46]),
        .Q(shl_ln43_8_fu_1637_p3[46]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[47]),
        .Q(shl_ln43_8_fu_1637_p3[47]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[48]),
        .Q(shl_ln43_8_fu_1637_p3[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[28]_i_16 
       (.CI(\tmp_14_reg_2607_reg[22]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_14_reg_2607_reg[28]_i_16_CO_UNCONNECTED [7:5],\tmp_14_reg_2607_reg[28]_i_16_n_3 ,\tmp_14_reg_2607_reg[28]_i_16_n_4 ,\tmp_14_reg_2607_reg[28]_i_16_n_5 ,\tmp_14_reg_2607_reg[28]_i_16_n_6 ,\tmp_14_reg_2607_reg[28]_i_16_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_3_fu_1467_p2[47:43]}),
        .O({\NLW_tmp_14_reg_2607_reg[28]_i_16_O_UNCONNECTED [7:6],add_ln43_4_fu_1490_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_14_reg_2607[28]_i_24_n_0 ,\tmp_14_reg_2607[28]_i_25_n_0 ,\tmp_14_reg_2607[28]_i_26_n_0 ,\tmp_14_reg_2607[28]_i_27_n_0 ,\tmp_14_reg_2607[28]_i_28_n_0 ,\tmp_14_reg_2607[28]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[28]_i_23 
       (.CI(\tmp_14_reg_2607_reg[22]_i_29_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_14_reg_2607_reg[28]_i_23_CO_UNCONNECTED [7:5],\tmp_14_reg_2607_reg[28]_i_23_n_3 ,\tmp_14_reg_2607_reg[28]_i_23_n_4 ,\tmp_14_reg_2607_reg[28]_i_23_n_5 ,\tmp_14_reg_2607_reg[28]_i_23_n_6 ,\tmp_14_reg_2607_reg[28]_i_23_n_7 }),
        .DI({1'b0,1'b0,1'b0,shl_ln43_3_fu_1460_p3[47:43]}),
        .O({\NLW_tmp_14_reg_2607_reg[28]_i_23_O_UNCONNECTED [7:6],add_ln43_3_fu_1467_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_14_reg_2607[28]_i_30_n_0 ,\tmp_14_reg_2607[28]_i_31_n_0 ,\tmp_14_reg_2607[28]_i_32_n_0 ,\tmp_14_reg_2607[28]_i_33_n_0 ,\tmp_14_reg_2607[28]_i_34_n_0 ,\tmp_14_reg_2607[28]_i_35_n_0 }));
  FDRE \tmp_14_reg_2607_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[22]),
        .Q(shl_ln43_8_fu_1637_p3[22]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[23]),
        .Q(shl_ln43_8_fu_1637_p3[23]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[24]),
        .Q(shl_ln43_8_fu_1637_p3[24]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[25]),
        .Q(shl_ln43_8_fu_1637_p3[25]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[26]),
        .Q(shl_ln43_8_fu_1637_p3[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[6]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[6]_i_18_n_0 ,\tmp_14_reg_2607_reg[6]_i_18_n_1 ,\tmp_14_reg_2607_reg[6]_i_18_n_2 ,\tmp_14_reg_2607_reg[6]_i_18_n_3 ,\tmp_14_reg_2607_reg[6]_i_18_n_4 ,\tmp_14_reg_2607_reg[6]_i_18_n_5 ,\tmp_14_reg_2607_reg[6]_i_18_n_6 ,\tmp_14_reg_2607_reg[6]_i_18_n_7 }),
        .DI({add_ln43_3_fu_1467_p2[26:20],1'b0}),
        .O({add_ln43_4_fu_1490_p2[26:20],\NLW_tmp_14_reg_2607_reg[6]_i_18_O_UNCONNECTED [0]}),
        .S({\tmp_14_reg_2607[6]_i_27_n_0 ,\tmp_14_reg_2607[6]_i_28_n_0 ,\tmp_14_reg_2607[6]_i_29_n_0 ,\tmp_14_reg_2607[6]_i_30_n_0 ,\tmp_14_reg_2607[6]_i_31_n_0 ,\tmp_14_reg_2607[6]_i_32_n_0 ,\tmp_14_reg_2607[6]_i_33_n_0 ,mul_ln43_5_reg_2537[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[6]_i_26 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[6]_i_26_n_0 ,\tmp_14_reg_2607_reg[6]_i_26_n_1 ,\tmp_14_reg_2607_reg[6]_i_26_n_2 ,\tmp_14_reg_2607_reg[6]_i_26_n_3 ,\tmp_14_reg_2607_reg[6]_i_26_n_4 ,\tmp_14_reg_2607_reg[6]_i_26_n_5 ,\tmp_14_reg_2607_reg[6]_i_26_n_6 ,\tmp_14_reg_2607_reg[6]_i_26_n_7 }),
        .DI({shl_ln43_3_fu_1460_p3[26:20],1'b0}),
        .O({add_ln43_3_fu_1467_p2[26:20],\NLW_tmp_14_reg_2607_reg[6]_i_26_O_UNCONNECTED [0]}),
        .S({\tmp_14_reg_2607[6]_i_34_n_0 ,\tmp_14_reg_2607[6]_i_35_n_0 ,\tmp_14_reg_2607[6]_i_36_n_0 ,\tmp_14_reg_2607[6]_i_37_n_0 ,\tmp_14_reg_2607[6]_i_38_n_0 ,\tmp_14_reg_2607[6]_i_39_n_0 ,\tmp_14_reg_2607[6]_i_40_n_0 ,mul_ln43_4_reg_2527[19]}));
  FDRE \tmp_14_reg_2607_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[27]),
        .Q(shl_ln43_8_fu_1637_p3[27]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[28]),
        .Q(shl_ln43_8_fu_1637_p3[28]),
        .R(1'b0));
  FDRE \tmp_14_reg_2607_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_7_fu_1576_p2[29]),
        .Q(shl_ln43_8_fu_1637_p3[29]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_30 
       (.I0(add_ln43_9_fu_1667_p2[34]),
        .I1(mul_ln43_11_reg_2617[34]),
        .O(\tmp_20_reg_2687[14]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_31 
       (.I0(add_ln43_9_fu_1667_p2[33]),
        .I1(mul_ln43_11_reg_2617[33]),
        .O(\tmp_20_reg_2687[14]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_32 
       (.I0(add_ln43_9_fu_1667_p2[32]),
        .I1(mul_ln43_11_reg_2617[32]),
        .O(\tmp_20_reg_2687[14]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_33 
       (.I0(add_ln43_9_fu_1667_p2[31]),
        .I1(mul_ln43_11_reg_2617[31]),
        .O(\tmp_20_reg_2687[14]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_34 
       (.I0(add_ln43_9_fu_1667_p2[30]),
        .I1(mul_ln43_11_reg_2617[30]),
        .O(\tmp_20_reg_2687[14]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_35 
       (.I0(add_ln43_9_fu_1667_p2[29]),
        .I1(mul_ln43_11_reg_2617[29]),
        .O(\tmp_20_reg_2687[14]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_36 
       (.I0(add_ln43_9_fu_1667_p2[28]),
        .I1(mul_ln43_11_reg_2617[28]),
        .O(\tmp_20_reg_2687[14]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_37 
       (.I0(add_ln43_9_fu_1667_p2[27]),
        .I1(mul_ln43_11_reg_2617[27]),
        .O(\tmp_20_reg_2687[14]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_39 
       (.I0(add_ln43_8_fu_1644_p2[34]),
        .I1(mul_ln43_10_reg_2612[34]),
        .O(\tmp_20_reg_2687[14]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_40 
       (.I0(add_ln43_8_fu_1644_p2[33]),
        .I1(mul_ln43_10_reg_2612[33]),
        .O(\tmp_20_reg_2687[14]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_41 
       (.I0(add_ln43_8_fu_1644_p2[32]),
        .I1(mul_ln43_10_reg_2612[32]),
        .O(\tmp_20_reg_2687[14]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_42 
       (.I0(add_ln43_8_fu_1644_p2[31]),
        .I1(mul_ln43_10_reg_2612[31]),
        .O(\tmp_20_reg_2687[14]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_43 
       (.I0(add_ln43_8_fu_1644_p2[30]),
        .I1(mul_ln43_10_reg_2612[30]),
        .O(\tmp_20_reg_2687[14]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_44 
       (.I0(add_ln43_8_fu_1644_p2[29]),
        .I1(mul_ln43_10_reg_2612[29]),
        .O(\tmp_20_reg_2687[14]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_45 
       (.I0(add_ln43_8_fu_1644_p2[28]),
        .I1(mul_ln43_10_reg_2612[28]),
        .O(\tmp_20_reg_2687[14]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_46 
       (.I0(add_ln43_8_fu_1644_p2[27]),
        .I1(mul_ln43_10_reg_2612[27]),
        .O(\tmp_20_reg_2687[14]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_47 
       (.I0(shl_ln43_8_fu_1637_p3[34]),
        .I1(mul_ln43_9_reg_2602[34]),
        .O(\tmp_20_reg_2687[14]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_48 
       (.I0(shl_ln43_8_fu_1637_p3[33]),
        .I1(mul_ln43_9_reg_2602[33]),
        .O(\tmp_20_reg_2687[14]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_49 
       (.I0(shl_ln43_8_fu_1637_p3[32]),
        .I1(mul_ln43_9_reg_2602[32]),
        .O(\tmp_20_reg_2687[14]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_50 
       (.I0(shl_ln43_8_fu_1637_p3[31]),
        .I1(mul_ln43_9_reg_2602[31]),
        .O(\tmp_20_reg_2687[14]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_51 
       (.I0(shl_ln43_8_fu_1637_p3[30]),
        .I1(mul_ln43_9_reg_2602[30]),
        .O(\tmp_20_reg_2687[14]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_52 
       (.I0(shl_ln43_8_fu_1637_p3[29]),
        .I1(mul_ln43_9_reg_2602[29]),
        .O(\tmp_20_reg_2687[14]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_53 
       (.I0(shl_ln43_8_fu_1637_p3[28]),
        .I1(mul_ln43_9_reg_2602[28]),
        .O(\tmp_20_reg_2687[14]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_54 
       (.I0(shl_ln43_8_fu_1637_p3[27]),
        .I1(mul_ln43_9_reg_2602[27]),
        .O(\tmp_20_reg_2687[14]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_30 
       (.I0(add_ln43_9_fu_1667_p2[42]),
        .I1(mul_ln43_11_reg_2617[42]),
        .O(\tmp_20_reg_2687[22]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_31 
       (.I0(add_ln43_9_fu_1667_p2[41]),
        .I1(mul_ln43_11_reg_2617[41]),
        .O(\tmp_20_reg_2687[22]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_32 
       (.I0(add_ln43_9_fu_1667_p2[40]),
        .I1(mul_ln43_11_reg_2617[40]),
        .O(\tmp_20_reg_2687[22]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_33 
       (.I0(add_ln43_9_fu_1667_p2[39]),
        .I1(mul_ln43_11_reg_2617[39]),
        .O(\tmp_20_reg_2687[22]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_34 
       (.I0(add_ln43_9_fu_1667_p2[38]),
        .I1(mul_ln43_11_reg_2617[38]),
        .O(\tmp_20_reg_2687[22]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_35 
       (.I0(add_ln43_9_fu_1667_p2[37]),
        .I1(mul_ln43_11_reg_2617[37]),
        .O(\tmp_20_reg_2687[22]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_36 
       (.I0(add_ln43_9_fu_1667_p2[36]),
        .I1(mul_ln43_11_reg_2617[36]),
        .O(\tmp_20_reg_2687[22]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_37 
       (.I0(add_ln43_9_fu_1667_p2[35]),
        .I1(mul_ln43_11_reg_2617[35]),
        .O(\tmp_20_reg_2687[22]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_39 
       (.I0(add_ln43_8_fu_1644_p2[42]),
        .I1(mul_ln43_10_reg_2612[42]),
        .O(\tmp_20_reg_2687[22]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_40 
       (.I0(add_ln43_8_fu_1644_p2[41]),
        .I1(mul_ln43_10_reg_2612[41]),
        .O(\tmp_20_reg_2687[22]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_41 
       (.I0(add_ln43_8_fu_1644_p2[40]),
        .I1(mul_ln43_10_reg_2612[40]),
        .O(\tmp_20_reg_2687[22]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_42 
       (.I0(add_ln43_8_fu_1644_p2[39]),
        .I1(mul_ln43_10_reg_2612[39]),
        .O(\tmp_20_reg_2687[22]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_43 
       (.I0(add_ln43_8_fu_1644_p2[38]),
        .I1(mul_ln43_10_reg_2612[38]),
        .O(\tmp_20_reg_2687[22]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_44 
       (.I0(add_ln43_8_fu_1644_p2[37]),
        .I1(mul_ln43_10_reg_2612[37]),
        .O(\tmp_20_reg_2687[22]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_45 
       (.I0(add_ln43_8_fu_1644_p2[36]),
        .I1(mul_ln43_10_reg_2612[36]),
        .O(\tmp_20_reg_2687[22]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_46 
       (.I0(add_ln43_8_fu_1644_p2[35]),
        .I1(mul_ln43_10_reg_2612[35]),
        .O(\tmp_20_reg_2687[22]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_47 
       (.I0(shl_ln43_8_fu_1637_p3[42]),
        .I1(mul_ln43_9_reg_2602[42]),
        .O(\tmp_20_reg_2687[22]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_48 
       (.I0(shl_ln43_8_fu_1637_p3[41]),
        .I1(mul_ln43_9_reg_2602[41]),
        .O(\tmp_20_reg_2687[22]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_49 
       (.I0(shl_ln43_8_fu_1637_p3[40]),
        .I1(mul_ln43_9_reg_2602[40]),
        .O(\tmp_20_reg_2687[22]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_50 
       (.I0(shl_ln43_8_fu_1637_p3[39]),
        .I1(mul_ln43_9_reg_2602[39]),
        .O(\tmp_20_reg_2687[22]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_51 
       (.I0(shl_ln43_8_fu_1637_p3[38]),
        .I1(mul_ln43_9_reg_2602[38]),
        .O(\tmp_20_reg_2687[22]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_52 
       (.I0(shl_ln43_8_fu_1637_p3[37]),
        .I1(mul_ln43_9_reg_2602[37]),
        .O(\tmp_20_reg_2687[22]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_53 
       (.I0(shl_ln43_8_fu_1637_p3[36]),
        .I1(mul_ln43_9_reg_2602[36]),
        .O(\tmp_20_reg_2687[22]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_54 
       (.I0(shl_ln43_8_fu_1637_p3[35]),
        .I1(mul_ln43_9_reg_2602[35]),
        .O(\tmp_20_reg_2687[22]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_24 
       (.I0(add_ln43_9_fu_1667_p2[48]),
        .I1(mul_ln43_11_reg_2617[48]),
        .O(\tmp_20_reg_2687[28]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_25 
       (.I0(add_ln43_9_fu_1667_p2[47]),
        .I1(mul_ln43_11_reg_2617[47]),
        .O(\tmp_20_reg_2687[28]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_26 
       (.I0(add_ln43_9_fu_1667_p2[46]),
        .I1(mul_ln43_11_reg_2617[46]),
        .O(\tmp_20_reg_2687[28]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_27 
       (.I0(add_ln43_9_fu_1667_p2[45]),
        .I1(mul_ln43_11_reg_2617[45]),
        .O(\tmp_20_reg_2687[28]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_28 
       (.I0(add_ln43_9_fu_1667_p2[44]),
        .I1(mul_ln43_11_reg_2617[44]),
        .O(\tmp_20_reg_2687[28]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_29 
       (.I0(add_ln43_9_fu_1667_p2[43]),
        .I1(mul_ln43_11_reg_2617[43]),
        .O(\tmp_20_reg_2687[28]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_31 
       (.I0(add_ln43_8_fu_1644_p2[48]),
        .I1(mul_ln43_10_reg_2612[48]),
        .O(\tmp_20_reg_2687[28]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_32 
       (.I0(add_ln43_8_fu_1644_p2[47]),
        .I1(mul_ln43_10_reg_2612[47]),
        .O(\tmp_20_reg_2687[28]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_33 
       (.I0(add_ln43_8_fu_1644_p2[46]),
        .I1(mul_ln43_10_reg_2612[46]),
        .O(\tmp_20_reg_2687[28]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_34 
       (.I0(add_ln43_8_fu_1644_p2[45]),
        .I1(mul_ln43_10_reg_2612[45]),
        .O(\tmp_20_reg_2687[28]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_35 
       (.I0(add_ln43_8_fu_1644_p2[44]),
        .I1(mul_ln43_10_reg_2612[44]),
        .O(\tmp_20_reg_2687[28]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_36 
       (.I0(add_ln43_8_fu_1644_p2[43]),
        .I1(mul_ln43_10_reg_2612[43]),
        .O(\tmp_20_reg_2687[28]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_37 
       (.I0(shl_ln43_8_fu_1637_p3[48]),
        .I1(mul_ln43_9_reg_2602[48]),
        .O(\tmp_20_reg_2687[28]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_38 
       (.I0(shl_ln43_8_fu_1637_p3[47]),
        .I1(mul_ln43_9_reg_2602[47]),
        .O(\tmp_20_reg_2687[28]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_39 
       (.I0(shl_ln43_8_fu_1637_p3[46]),
        .I1(mul_ln43_9_reg_2602[46]),
        .O(\tmp_20_reg_2687[28]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_40 
       (.I0(shl_ln43_8_fu_1637_p3[45]),
        .I1(mul_ln43_9_reg_2602[45]),
        .O(\tmp_20_reg_2687[28]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_41 
       (.I0(shl_ln43_8_fu_1637_p3[44]),
        .I1(mul_ln43_9_reg_2602[44]),
        .O(\tmp_20_reg_2687[28]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_42 
       (.I0(shl_ln43_8_fu_1637_p3[43]),
        .I1(mul_ln43_9_reg_2602[43]),
        .O(\tmp_20_reg_2687[28]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_27 
       (.I0(add_ln43_9_fu_1667_p2[26]),
        .I1(mul_ln43_11_reg_2617[26]),
        .O(\tmp_20_reg_2687[6]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_28 
       (.I0(add_ln43_9_fu_1667_p2[25]),
        .I1(mul_ln43_11_reg_2617[25]),
        .O(\tmp_20_reg_2687[6]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_29 
       (.I0(add_ln43_9_fu_1667_p2[24]),
        .I1(mul_ln43_11_reg_2617[24]),
        .O(\tmp_20_reg_2687[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_30 
       (.I0(add_ln43_9_fu_1667_p2[23]),
        .I1(mul_ln43_11_reg_2617[23]),
        .O(\tmp_20_reg_2687[6]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_31 
       (.I0(add_ln43_9_fu_1667_p2[22]),
        .I1(mul_ln43_11_reg_2617[22]),
        .O(\tmp_20_reg_2687[6]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_32 
       (.I0(add_ln43_9_fu_1667_p2[21]),
        .I1(mul_ln43_11_reg_2617[21]),
        .O(\tmp_20_reg_2687[6]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_33 
       (.I0(add_ln43_9_fu_1667_p2[20]),
        .I1(mul_ln43_11_reg_2617[20]),
        .O(\tmp_20_reg_2687[6]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_35 
       (.I0(add_ln43_8_fu_1644_p2[26]),
        .I1(mul_ln43_10_reg_2612[26]),
        .O(\tmp_20_reg_2687[6]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_36 
       (.I0(add_ln43_8_fu_1644_p2[25]),
        .I1(mul_ln43_10_reg_2612[25]),
        .O(\tmp_20_reg_2687[6]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_37 
       (.I0(add_ln43_8_fu_1644_p2[24]),
        .I1(mul_ln43_10_reg_2612[24]),
        .O(\tmp_20_reg_2687[6]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_38 
       (.I0(add_ln43_8_fu_1644_p2[23]),
        .I1(mul_ln43_10_reg_2612[23]),
        .O(\tmp_20_reg_2687[6]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_39 
       (.I0(add_ln43_8_fu_1644_p2[22]),
        .I1(mul_ln43_10_reg_2612[22]),
        .O(\tmp_20_reg_2687[6]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_40 
       (.I0(add_ln43_8_fu_1644_p2[21]),
        .I1(mul_ln43_10_reg_2612[21]),
        .O(\tmp_20_reg_2687[6]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_41 
       (.I0(add_ln43_8_fu_1644_p2[20]),
        .I1(mul_ln43_10_reg_2612[20]),
        .O(\tmp_20_reg_2687[6]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_42 
       (.I0(shl_ln43_8_fu_1637_p3[26]),
        .I1(mul_ln43_9_reg_2602[26]),
        .O(\tmp_20_reg_2687[6]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_43 
       (.I0(shl_ln43_8_fu_1637_p3[25]),
        .I1(mul_ln43_9_reg_2602[25]),
        .O(\tmp_20_reg_2687[6]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_44 
       (.I0(shl_ln43_8_fu_1637_p3[24]),
        .I1(mul_ln43_9_reg_2602[24]),
        .O(\tmp_20_reg_2687[6]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_45 
       (.I0(shl_ln43_8_fu_1637_p3[23]),
        .I1(mul_ln43_9_reg_2602[23]),
        .O(\tmp_20_reg_2687[6]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_46 
       (.I0(shl_ln43_8_fu_1637_p3[22]),
        .I1(mul_ln43_9_reg_2602[22]),
        .O(\tmp_20_reg_2687[6]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_47 
       (.I0(shl_ln43_8_fu_1637_p3[21]),
        .I1(mul_ln43_9_reg_2602[21]),
        .O(\tmp_20_reg_2687[6]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_48 
       (.I0(shl_ln43_8_fu_1637_p3[20]),
        .I1(mul_ln43_9_reg_2602[20]),
        .O(\tmp_20_reg_2687[6]_i_48_n_0 ));
  FDRE \tmp_20_reg_2687_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[20]),
        .Q(shl_ln43_13_fu_1837_p3[20]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[30]),
        .Q(shl_ln43_13_fu_1837_p3[30]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[31]),
        .Q(shl_ln43_13_fu_1837_p3[31]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[32]),
        .Q(shl_ln43_13_fu_1837_p3[32]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[33]),
        .Q(shl_ln43_13_fu_1837_p3[33]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[34]),
        .Q(shl_ln43_13_fu_1837_p3[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[14]_i_20 
       (.CI(\tmp_20_reg_2687_reg[6]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[14]_i_20_n_0 ,\tmp_20_reg_2687_reg[14]_i_20_n_1 ,\tmp_20_reg_2687_reg[14]_i_20_n_2 ,\tmp_20_reg_2687_reg[14]_i_20_n_3 ,\tmp_20_reg_2687_reg[14]_i_20_n_4 ,\tmp_20_reg_2687_reg[14]_i_20_n_5 ,\tmp_20_reg_2687_reg[14]_i_20_n_6 ,\tmp_20_reg_2687_reg[14]_i_20_n_7 }),
        .DI(add_ln43_9_fu_1667_p2[34:27]),
        .O(add_ln43_10_fu_1690_p2[34:27]),
        .S({\tmp_20_reg_2687[14]_i_30_n_0 ,\tmp_20_reg_2687[14]_i_31_n_0 ,\tmp_20_reg_2687[14]_i_32_n_0 ,\tmp_20_reg_2687[14]_i_33_n_0 ,\tmp_20_reg_2687[14]_i_34_n_0 ,\tmp_20_reg_2687[14]_i_35_n_0 ,\tmp_20_reg_2687[14]_i_36_n_0 ,\tmp_20_reg_2687[14]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[14]_i_29 
       (.CI(\tmp_20_reg_2687_reg[6]_i_26_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[14]_i_29_n_0 ,\tmp_20_reg_2687_reg[14]_i_29_n_1 ,\tmp_20_reg_2687_reg[14]_i_29_n_2 ,\tmp_20_reg_2687_reg[14]_i_29_n_3 ,\tmp_20_reg_2687_reg[14]_i_29_n_4 ,\tmp_20_reg_2687_reg[14]_i_29_n_5 ,\tmp_20_reg_2687_reg[14]_i_29_n_6 ,\tmp_20_reg_2687_reg[14]_i_29_n_7 }),
        .DI(add_ln43_8_fu_1644_p2[34:27]),
        .O(add_ln43_9_fu_1667_p2[34:27]),
        .S({\tmp_20_reg_2687[14]_i_39_n_0 ,\tmp_20_reg_2687[14]_i_40_n_0 ,\tmp_20_reg_2687[14]_i_41_n_0 ,\tmp_20_reg_2687[14]_i_42_n_0 ,\tmp_20_reg_2687[14]_i_43_n_0 ,\tmp_20_reg_2687[14]_i_44_n_0 ,\tmp_20_reg_2687[14]_i_45_n_0 ,\tmp_20_reg_2687[14]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[14]_i_38 
       (.CI(\tmp_20_reg_2687_reg[6]_i_34_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[14]_i_38_n_0 ,\tmp_20_reg_2687_reg[14]_i_38_n_1 ,\tmp_20_reg_2687_reg[14]_i_38_n_2 ,\tmp_20_reg_2687_reg[14]_i_38_n_3 ,\tmp_20_reg_2687_reg[14]_i_38_n_4 ,\tmp_20_reg_2687_reg[14]_i_38_n_5 ,\tmp_20_reg_2687_reg[14]_i_38_n_6 ,\tmp_20_reg_2687_reg[14]_i_38_n_7 }),
        .DI(shl_ln43_8_fu_1637_p3[34:27]),
        .O(add_ln43_8_fu_1644_p2[34:27]),
        .S({\tmp_20_reg_2687[14]_i_47_n_0 ,\tmp_20_reg_2687[14]_i_48_n_0 ,\tmp_20_reg_2687[14]_i_49_n_0 ,\tmp_20_reg_2687[14]_i_50_n_0 ,\tmp_20_reg_2687[14]_i_51_n_0 ,\tmp_20_reg_2687[14]_i_52_n_0 ,\tmp_20_reg_2687[14]_i_53_n_0 ,\tmp_20_reg_2687[14]_i_54_n_0 }));
  FDRE \tmp_20_reg_2687_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[35]),
        .Q(shl_ln43_13_fu_1837_p3[35]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[36]),
        .Q(shl_ln43_13_fu_1837_p3[36]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[37]),
        .Q(shl_ln43_13_fu_1837_p3[37]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[38]),
        .Q(shl_ln43_13_fu_1837_p3[38]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[39]),
        .Q(shl_ln43_13_fu_1837_p3[39]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[21]),
        .Q(shl_ln43_13_fu_1837_p3[21]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[40]),
        .Q(shl_ln43_13_fu_1837_p3[40]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[41]),
        .Q(shl_ln43_13_fu_1837_p3[41]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[42]),
        .Q(shl_ln43_13_fu_1837_p3[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[22]_i_20 
       (.CI(\tmp_20_reg_2687_reg[14]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[22]_i_20_n_0 ,\tmp_20_reg_2687_reg[22]_i_20_n_1 ,\tmp_20_reg_2687_reg[22]_i_20_n_2 ,\tmp_20_reg_2687_reg[22]_i_20_n_3 ,\tmp_20_reg_2687_reg[22]_i_20_n_4 ,\tmp_20_reg_2687_reg[22]_i_20_n_5 ,\tmp_20_reg_2687_reg[22]_i_20_n_6 ,\tmp_20_reg_2687_reg[22]_i_20_n_7 }),
        .DI(add_ln43_9_fu_1667_p2[42:35]),
        .O(add_ln43_10_fu_1690_p2[42:35]),
        .S({\tmp_20_reg_2687[22]_i_30_n_0 ,\tmp_20_reg_2687[22]_i_31_n_0 ,\tmp_20_reg_2687[22]_i_32_n_0 ,\tmp_20_reg_2687[22]_i_33_n_0 ,\tmp_20_reg_2687[22]_i_34_n_0 ,\tmp_20_reg_2687[22]_i_35_n_0 ,\tmp_20_reg_2687[22]_i_36_n_0 ,\tmp_20_reg_2687[22]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[22]_i_29 
       (.CI(\tmp_20_reg_2687_reg[14]_i_29_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[22]_i_29_n_0 ,\tmp_20_reg_2687_reg[22]_i_29_n_1 ,\tmp_20_reg_2687_reg[22]_i_29_n_2 ,\tmp_20_reg_2687_reg[22]_i_29_n_3 ,\tmp_20_reg_2687_reg[22]_i_29_n_4 ,\tmp_20_reg_2687_reg[22]_i_29_n_5 ,\tmp_20_reg_2687_reg[22]_i_29_n_6 ,\tmp_20_reg_2687_reg[22]_i_29_n_7 }),
        .DI(add_ln43_8_fu_1644_p2[42:35]),
        .O(add_ln43_9_fu_1667_p2[42:35]),
        .S({\tmp_20_reg_2687[22]_i_39_n_0 ,\tmp_20_reg_2687[22]_i_40_n_0 ,\tmp_20_reg_2687[22]_i_41_n_0 ,\tmp_20_reg_2687[22]_i_42_n_0 ,\tmp_20_reg_2687[22]_i_43_n_0 ,\tmp_20_reg_2687[22]_i_44_n_0 ,\tmp_20_reg_2687[22]_i_45_n_0 ,\tmp_20_reg_2687[22]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[22]_i_38 
       (.CI(\tmp_20_reg_2687_reg[14]_i_38_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[22]_i_38_n_0 ,\tmp_20_reg_2687_reg[22]_i_38_n_1 ,\tmp_20_reg_2687_reg[22]_i_38_n_2 ,\tmp_20_reg_2687_reg[22]_i_38_n_3 ,\tmp_20_reg_2687_reg[22]_i_38_n_4 ,\tmp_20_reg_2687_reg[22]_i_38_n_5 ,\tmp_20_reg_2687_reg[22]_i_38_n_6 ,\tmp_20_reg_2687_reg[22]_i_38_n_7 }),
        .DI(shl_ln43_8_fu_1637_p3[42:35]),
        .O(add_ln43_8_fu_1644_p2[42:35]),
        .S({\tmp_20_reg_2687[22]_i_47_n_0 ,\tmp_20_reg_2687[22]_i_48_n_0 ,\tmp_20_reg_2687[22]_i_49_n_0 ,\tmp_20_reg_2687[22]_i_50_n_0 ,\tmp_20_reg_2687[22]_i_51_n_0 ,\tmp_20_reg_2687[22]_i_52_n_0 ,\tmp_20_reg_2687[22]_i_53_n_0 ,\tmp_20_reg_2687[22]_i_54_n_0 }));
  FDRE \tmp_20_reg_2687_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[43]),
        .Q(shl_ln43_13_fu_1837_p3[43]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[44]),
        .Q(shl_ln43_13_fu_1837_p3[44]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[45]),
        .Q(shl_ln43_13_fu_1837_p3[45]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[46]),
        .Q(shl_ln43_13_fu_1837_p3[46]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[47]),
        .Q(shl_ln43_13_fu_1837_p3[47]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[48]),
        .Q(shl_ln43_13_fu_1837_p3[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[28]_i_16 
       (.CI(\tmp_20_reg_2687_reg[22]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_20_reg_2687_reg[28]_i_16_CO_UNCONNECTED [7:5],\tmp_20_reg_2687_reg[28]_i_16_n_3 ,\tmp_20_reg_2687_reg[28]_i_16_n_4 ,\tmp_20_reg_2687_reg[28]_i_16_n_5 ,\tmp_20_reg_2687_reg[28]_i_16_n_6 ,\tmp_20_reg_2687_reg[28]_i_16_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_9_fu_1667_p2[47:43]}),
        .O({\NLW_tmp_20_reg_2687_reg[28]_i_16_O_UNCONNECTED [7:6],add_ln43_10_fu_1690_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_20_reg_2687[28]_i_24_n_0 ,\tmp_20_reg_2687[28]_i_25_n_0 ,\tmp_20_reg_2687[28]_i_26_n_0 ,\tmp_20_reg_2687[28]_i_27_n_0 ,\tmp_20_reg_2687[28]_i_28_n_0 ,\tmp_20_reg_2687[28]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[28]_i_23 
       (.CI(\tmp_20_reg_2687_reg[22]_i_29_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_20_reg_2687_reg[28]_i_23_CO_UNCONNECTED [7:5],\tmp_20_reg_2687_reg[28]_i_23_n_3 ,\tmp_20_reg_2687_reg[28]_i_23_n_4 ,\tmp_20_reg_2687_reg[28]_i_23_n_5 ,\tmp_20_reg_2687_reg[28]_i_23_n_6 ,\tmp_20_reg_2687_reg[28]_i_23_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_8_fu_1644_p2[47:43]}),
        .O({\NLW_tmp_20_reg_2687_reg[28]_i_23_O_UNCONNECTED [7:6],add_ln43_9_fu_1667_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_20_reg_2687[28]_i_31_n_0 ,\tmp_20_reg_2687[28]_i_32_n_0 ,\tmp_20_reg_2687[28]_i_33_n_0 ,\tmp_20_reg_2687[28]_i_34_n_0 ,\tmp_20_reg_2687[28]_i_35_n_0 ,\tmp_20_reg_2687[28]_i_36_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[28]_i_30 
       (.CI(\tmp_20_reg_2687_reg[22]_i_38_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_20_reg_2687_reg[28]_i_30_CO_UNCONNECTED [7:5],\tmp_20_reg_2687_reg[28]_i_30_n_3 ,\tmp_20_reg_2687_reg[28]_i_30_n_4 ,\tmp_20_reg_2687_reg[28]_i_30_n_5 ,\tmp_20_reg_2687_reg[28]_i_30_n_6 ,\tmp_20_reg_2687_reg[28]_i_30_n_7 }),
        .DI({1'b0,1'b0,1'b0,shl_ln43_8_fu_1637_p3[47:43]}),
        .O({\NLW_tmp_20_reg_2687_reg[28]_i_30_O_UNCONNECTED [7:6],add_ln43_8_fu_1644_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_20_reg_2687[28]_i_37_n_0 ,\tmp_20_reg_2687[28]_i_38_n_0 ,\tmp_20_reg_2687[28]_i_39_n_0 ,\tmp_20_reg_2687[28]_i_40_n_0 ,\tmp_20_reg_2687[28]_i_41_n_0 ,\tmp_20_reg_2687[28]_i_42_n_0 }));
  FDRE \tmp_20_reg_2687_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[22]),
        .Q(shl_ln43_13_fu_1837_p3[22]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[23]),
        .Q(shl_ln43_13_fu_1837_p3[23]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[24]),
        .Q(shl_ln43_13_fu_1837_p3[24]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[25]),
        .Q(shl_ln43_13_fu_1837_p3[25]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[26]),
        .Q(shl_ln43_13_fu_1837_p3[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[6]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[6]_i_18_n_0 ,\tmp_20_reg_2687_reg[6]_i_18_n_1 ,\tmp_20_reg_2687_reg[6]_i_18_n_2 ,\tmp_20_reg_2687_reg[6]_i_18_n_3 ,\tmp_20_reg_2687_reg[6]_i_18_n_4 ,\tmp_20_reg_2687_reg[6]_i_18_n_5 ,\tmp_20_reg_2687_reg[6]_i_18_n_6 ,\tmp_20_reg_2687_reg[6]_i_18_n_7 }),
        .DI({add_ln43_9_fu_1667_p2[26:20],1'b0}),
        .O({add_ln43_10_fu_1690_p2[26:20],\NLW_tmp_20_reg_2687_reg[6]_i_18_O_UNCONNECTED [0]}),
        .S({\tmp_20_reg_2687[6]_i_27_n_0 ,\tmp_20_reg_2687[6]_i_28_n_0 ,\tmp_20_reg_2687[6]_i_29_n_0 ,\tmp_20_reg_2687[6]_i_30_n_0 ,\tmp_20_reg_2687[6]_i_31_n_0 ,\tmp_20_reg_2687[6]_i_32_n_0 ,\tmp_20_reg_2687[6]_i_33_n_0 ,mul_ln43_11_reg_2617[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[6]_i_26 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[6]_i_26_n_0 ,\tmp_20_reg_2687_reg[6]_i_26_n_1 ,\tmp_20_reg_2687_reg[6]_i_26_n_2 ,\tmp_20_reg_2687_reg[6]_i_26_n_3 ,\tmp_20_reg_2687_reg[6]_i_26_n_4 ,\tmp_20_reg_2687_reg[6]_i_26_n_5 ,\tmp_20_reg_2687_reg[6]_i_26_n_6 ,\tmp_20_reg_2687_reg[6]_i_26_n_7 }),
        .DI({add_ln43_8_fu_1644_p2[26:20],1'b0}),
        .O({add_ln43_9_fu_1667_p2[26:20],\NLW_tmp_20_reg_2687_reg[6]_i_26_O_UNCONNECTED [0]}),
        .S({\tmp_20_reg_2687[6]_i_35_n_0 ,\tmp_20_reg_2687[6]_i_36_n_0 ,\tmp_20_reg_2687[6]_i_37_n_0 ,\tmp_20_reg_2687[6]_i_38_n_0 ,\tmp_20_reg_2687[6]_i_39_n_0 ,\tmp_20_reg_2687[6]_i_40_n_0 ,\tmp_20_reg_2687[6]_i_41_n_0 ,mul_ln43_10_reg_2612[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[6]_i_34 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[6]_i_34_n_0 ,\tmp_20_reg_2687_reg[6]_i_34_n_1 ,\tmp_20_reg_2687_reg[6]_i_34_n_2 ,\tmp_20_reg_2687_reg[6]_i_34_n_3 ,\tmp_20_reg_2687_reg[6]_i_34_n_4 ,\tmp_20_reg_2687_reg[6]_i_34_n_5 ,\tmp_20_reg_2687_reg[6]_i_34_n_6 ,\tmp_20_reg_2687_reg[6]_i_34_n_7 }),
        .DI({shl_ln43_8_fu_1637_p3[26:20],1'b0}),
        .O({add_ln43_8_fu_1644_p2[26:20],\NLW_tmp_20_reg_2687_reg[6]_i_34_O_UNCONNECTED [0]}),
        .S({\tmp_20_reg_2687[6]_i_42_n_0 ,\tmp_20_reg_2687[6]_i_43_n_0 ,\tmp_20_reg_2687[6]_i_44_n_0 ,\tmp_20_reg_2687[6]_i_45_n_0 ,\tmp_20_reg_2687[6]_i_46_n_0 ,\tmp_20_reg_2687[6]_i_47_n_0 ,\tmp_20_reg_2687[6]_i_48_n_0 ,mul_ln43_9_reg_2602[19]}));
  FDRE \tmp_20_reg_2687_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[27]),
        .Q(shl_ln43_13_fu_1837_p3[27]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[28]),
        .Q(shl_ln43_13_fu_1837_p3[28]),
        .R(1'b0));
  FDRE \tmp_20_reg_2687_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_13_fu_1776_p2[29]),
        .Q(shl_ln43_13_fu_1837_p3[29]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_30 
       (.I0(add_ln43_15_fu_1867_p2[34]),
        .I1(mul_ln43_17_reg_2697[34]),
        .O(\tmp_26_reg_2772[14]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_31 
       (.I0(add_ln43_15_fu_1867_p2[33]),
        .I1(mul_ln43_17_reg_2697[33]),
        .O(\tmp_26_reg_2772[14]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_32 
       (.I0(add_ln43_15_fu_1867_p2[32]),
        .I1(mul_ln43_17_reg_2697[32]),
        .O(\tmp_26_reg_2772[14]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_33 
       (.I0(add_ln43_15_fu_1867_p2[31]),
        .I1(mul_ln43_17_reg_2697[31]),
        .O(\tmp_26_reg_2772[14]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_34 
       (.I0(add_ln43_15_fu_1867_p2[30]),
        .I1(mul_ln43_17_reg_2697[30]),
        .O(\tmp_26_reg_2772[14]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_35 
       (.I0(add_ln43_15_fu_1867_p2[29]),
        .I1(mul_ln43_17_reg_2697[29]),
        .O(\tmp_26_reg_2772[14]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_36 
       (.I0(add_ln43_15_fu_1867_p2[28]),
        .I1(mul_ln43_17_reg_2697[28]),
        .O(\tmp_26_reg_2772[14]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_37 
       (.I0(add_ln43_15_fu_1867_p2[27]),
        .I1(mul_ln43_17_reg_2697[27]),
        .O(\tmp_26_reg_2772[14]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_39 
       (.I0(add_ln43_14_fu_1844_p2[34]),
        .I1(mul_ln43_16_reg_2692[34]),
        .O(\tmp_26_reg_2772[14]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_40 
       (.I0(add_ln43_14_fu_1844_p2[33]),
        .I1(mul_ln43_16_reg_2692[33]),
        .O(\tmp_26_reg_2772[14]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_41 
       (.I0(add_ln43_14_fu_1844_p2[32]),
        .I1(mul_ln43_16_reg_2692[32]),
        .O(\tmp_26_reg_2772[14]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_42 
       (.I0(add_ln43_14_fu_1844_p2[31]),
        .I1(mul_ln43_16_reg_2692[31]),
        .O(\tmp_26_reg_2772[14]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_43 
       (.I0(add_ln43_14_fu_1844_p2[30]),
        .I1(mul_ln43_16_reg_2692[30]),
        .O(\tmp_26_reg_2772[14]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_44 
       (.I0(add_ln43_14_fu_1844_p2[29]),
        .I1(mul_ln43_16_reg_2692[29]),
        .O(\tmp_26_reg_2772[14]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_45 
       (.I0(add_ln43_14_fu_1844_p2[28]),
        .I1(mul_ln43_16_reg_2692[28]),
        .O(\tmp_26_reg_2772[14]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_46 
       (.I0(add_ln43_14_fu_1844_p2[27]),
        .I1(mul_ln43_16_reg_2692[27]),
        .O(\tmp_26_reg_2772[14]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_47 
       (.I0(shl_ln43_13_fu_1837_p3[34]),
        .I1(mul_ln43_15_reg_2682[34]),
        .O(\tmp_26_reg_2772[14]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_48 
       (.I0(shl_ln43_13_fu_1837_p3[33]),
        .I1(mul_ln43_15_reg_2682[33]),
        .O(\tmp_26_reg_2772[14]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_49 
       (.I0(shl_ln43_13_fu_1837_p3[32]),
        .I1(mul_ln43_15_reg_2682[32]),
        .O(\tmp_26_reg_2772[14]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_50 
       (.I0(shl_ln43_13_fu_1837_p3[31]),
        .I1(mul_ln43_15_reg_2682[31]),
        .O(\tmp_26_reg_2772[14]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_51 
       (.I0(shl_ln43_13_fu_1837_p3[30]),
        .I1(mul_ln43_15_reg_2682[30]),
        .O(\tmp_26_reg_2772[14]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_52 
       (.I0(shl_ln43_13_fu_1837_p3[29]),
        .I1(mul_ln43_15_reg_2682[29]),
        .O(\tmp_26_reg_2772[14]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_53 
       (.I0(shl_ln43_13_fu_1837_p3[28]),
        .I1(mul_ln43_15_reg_2682[28]),
        .O(\tmp_26_reg_2772[14]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_54 
       (.I0(shl_ln43_13_fu_1837_p3[27]),
        .I1(mul_ln43_15_reg_2682[27]),
        .O(\tmp_26_reg_2772[14]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_30 
       (.I0(add_ln43_15_fu_1867_p2[42]),
        .I1(mul_ln43_17_reg_2697[42]),
        .O(\tmp_26_reg_2772[22]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_31 
       (.I0(add_ln43_15_fu_1867_p2[41]),
        .I1(mul_ln43_17_reg_2697[41]),
        .O(\tmp_26_reg_2772[22]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_32 
       (.I0(add_ln43_15_fu_1867_p2[40]),
        .I1(mul_ln43_17_reg_2697[40]),
        .O(\tmp_26_reg_2772[22]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_33 
       (.I0(add_ln43_15_fu_1867_p2[39]),
        .I1(mul_ln43_17_reg_2697[39]),
        .O(\tmp_26_reg_2772[22]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_34 
       (.I0(add_ln43_15_fu_1867_p2[38]),
        .I1(mul_ln43_17_reg_2697[38]),
        .O(\tmp_26_reg_2772[22]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_35 
       (.I0(add_ln43_15_fu_1867_p2[37]),
        .I1(mul_ln43_17_reg_2697[37]),
        .O(\tmp_26_reg_2772[22]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_36 
       (.I0(add_ln43_15_fu_1867_p2[36]),
        .I1(mul_ln43_17_reg_2697[36]),
        .O(\tmp_26_reg_2772[22]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_37 
       (.I0(add_ln43_15_fu_1867_p2[35]),
        .I1(mul_ln43_17_reg_2697[35]),
        .O(\tmp_26_reg_2772[22]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_39 
       (.I0(add_ln43_14_fu_1844_p2[42]),
        .I1(mul_ln43_16_reg_2692[42]),
        .O(\tmp_26_reg_2772[22]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_40 
       (.I0(add_ln43_14_fu_1844_p2[41]),
        .I1(mul_ln43_16_reg_2692[41]),
        .O(\tmp_26_reg_2772[22]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_41 
       (.I0(add_ln43_14_fu_1844_p2[40]),
        .I1(mul_ln43_16_reg_2692[40]),
        .O(\tmp_26_reg_2772[22]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_42 
       (.I0(add_ln43_14_fu_1844_p2[39]),
        .I1(mul_ln43_16_reg_2692[39]),
        .O(\tmp_26_reg_2772[22]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_43 
       (.I0(add_ln43_14_fu_1844_p2[38]),
        .I1(mul_ln43_16_reg_2692[38]),
        .O(\tmp_26_reg_2772[22]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_44 
       (.I0(add_ln43_14_fu_1844_p2[37]),
        .I1(mul_ln43_16_reg_2692[37]),
        .O(\tmp_26_reg_2772[22]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_45 
       (.I0(add_ln43_14_fu_1844_p2[36]),
        .I1(mul_ln43_16_reg_2692[36]),
        .O(\tmp_26_reg_2772[22]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_46 
       (.I0(add_ln43_14_fu_1844_p2[35]),
        .I1(mul_ln43_16_reg_2692[35]),
        .O(\tmp_26_reg_2772[22]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_47 
       (.I0(shl_ln43_13_fu_1837_p3[42]),
        .I1(mul_ln43_15_reg_2682[42]),
        .O(\tmp_26_reg_2772[22]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_48 
       (.I0(shl_ln43_13_fu_1837_p3[41]),
        .I1(mul_ln43_15_reg_2682[41]),
        .O(\tmp_26_reg_2772[22]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_49 
       (.I0(shl_ln43_13_fu_1837_p3[40]),
        .I1(mul_ln43_15_reg_2682[40]),
        .O(\tmp_26_reg_2772[22]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_50 
       (.I0(shl_ln43_13_fu_1837_p3[39]),
        .I1(mul_ln43_15_reg_2682[39]),
        .O(\tmp_26_reg_2772[22]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_51 
       (.I0(shl_ln43_13_fu_1837_p3[38]),
        .I1(mul_ln43_15_reg_2682[38]),
        .O(\tmp_26_reg_2772[22]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_52 
       (.I0(shl_ln43_13_fu_1837_p3[37]),
        .I1(mul_ln43_15_reg_2682[37]),
        .O(\tmp_26_reg_2772[22]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_53 
       (.I0(shl_ln43_13_fu_1837_p3[36]),
        .I1(mul_ln43_15_reg_2682[36]),
        .O(\tmp_26_reg_2772[22]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_54 
       (.I0(shl_ln43_13_fu_1837_p3[35]),
        .I1(mul_ln43_15_reg_2682[35]),
        .O(\tmp_26_reg_2772[22]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_24 
       (.I0(add_ln43_15_fu_1867_p2[48]),
        .I1(mul_ln43_17_reg_2697[48]),
        .O(\tmp_26_reg_2772[28]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_25 
       (.I0(add_ln43_15_fu_1867_p2[47]),
        .I1(mul_ln43_17_reg_2697[47]),
        .O(\tmp_26_reg_2772[28]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_26 
       (.I0(add_ln43_15_fu_1867_p2[46]),
        .I1(mul_ln43_17_reg_2697[46]),
        .O(\tmp_26_reg_2772[28]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_27 
       (.I0(add_ln43_15_fu_1867_p2[45]),
        .I1(mul_ln43_17_reg_2697[45]),
        .O(\tmp_26_reg_2772[28]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_28 
       (.I0(add_ln43_15_fu_1867_p2[44]),
        .I1(mul_ln43_17_reg_2697[44]),
        .O(\tmp_26_reg_2772[28]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_29 
       (.I0(add_ln43_15_fu_1867_p2[43]),
        .I1(mul_ln43_17_reg_2697[43]),
        .O(\tmp_26_reg_2772[28]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_31 
       (.I0(add_ln43_14_fu_1844_p2[48]),
        .I1(mul_ln43_16_reg_2692[48]),
        .O(\tmp_26_reg_2772[28]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_32 
       (.I0(add_ln43_14_fu_1844_p2[47]),
        .I1(mul_ln43_16_reg_2692[47]),
        .O(\tmp_26_reg_2772[28]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_33 
       (.I0(add_ln43_14_fu_1844_p2[46]),
        .I1(mul_ln43_16_reg_2692[46]),
        .O(\tmp_26_reg_2772[28]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_34 
       (.I0(add_ln43_14_fu_1844_p2[45]),
        .I1(mul_ln43_16_reg_2692[45]),
        .O(\tmp_26_reg_2772[28]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_35 
       (.I0(add_ln43_14_fu_1844_p2[44]),
        .I1(mul_ln43_16_reg_2692[44]),
        .O(\tmp_26_reg_2772[28]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_36 
       (.I0(add_ln43_14_fu_1844_p2[43]),
        .I1(mul_ln43_16_reg_2692[43]),
        .O(\tmp_26_reg_2772[28]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_37 
       (.I0(shl_ln43_13_fu_1837_p3[48]),
        .I1(mul_ln43_15_reg_2682[48]),
        .O(\tmp_26_reg_2772[28]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_38 
       (.I0(shl_ln43_13_fu_1837_p3[47]),
        .I1(mul_ln43_15_reg_2682[47]),
        .O(\tmp_26_reg_2772[28]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_39 
       (.I0(shl_ln43_13_fu_1837_p3[46]),
        .I1(mul_ln43_15_reg_2682[46]),
        .O(\tmp_26_reg_2772[28]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_40 
       (.I0(shl_ln43_13_fu_1837_p3[45]),
        .I1(mul_ln43_15_reg_2682[45]),
        .O(\tmp_26_reg_2772[28]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_41 
       (.I0(shl_ln43_13_fu_1837_p3[44]),
        .I1(mul_ln43_15_reg_2682[44]),
        .O(\tmp_26_reg_2772[28]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_42 
       (.I0(shl_ln43_13_fu_1837_p3[43]),
        .I1(mul_ln43_15_reg_2682[43]),
        .O(\tmp_26_reg_2772[28]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_27 
       (.I0(add_ln43_15_fu_1867_p2[26]),
        .I1(mul_ln43_17_reg_2697[26]),
        .O(\tmp_26_reg_2772[6]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_28 
       (.I0(add_ln43_15_fu_1867_p2[25]),
        .I1(mul_ln43_17_reg_2697[25]),
        .O(\tmp_26_reg_2772[6]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_29 
       (.I0(add_ln43_15_fu_1867_p2[24]),
        .I1(mul_ln43_17_reg_2697[24]),
        .O(\tmp_26_reg_2772[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_30 
       (.I0(add_ln43_15_fu_1867_p2[23]),
        .I1(mul_ln43_17_reg_2697[23]),
        .O(\tmp_26_reg_2772[6]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_31 
       (.I0(add_ln43_15_fu_1867_p2[22]),
        .I1(mul_ln43_17_reg_2697[22]),
        .O(\tmp_26_reg_2772[6]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_32 
       (.I0(add_ln43_15_fu_1867_p2[21]),
        .I1(mul_ln43_17_reg_2697[21]),
        .O(\tmp_26_reg_2772[6]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_33 
       (.I0(add_ln43_15_fu_1867_p2[20]),
        .I1(mul_ln43_17_reg_2697[20]),
        .O(\tmp_26_reg_2772[6]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_35 
       (.I0(add_ln43_14_fu_1844_p2[26]),
        .I1(mul_ln43_16_reg_2692[26]),
        .O(\tmp_26_reg_2772[6]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_36 
       (.I0(add_ln43_14_fu_1844_p2[25]),
        .I1(mul_ln43_16_reg_2692[25]),
        .O(\tmp_26_reg_2772[6]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_37 
       (.I0(add_ln43_14_fu_1844_p2[24]),
        .I1(mul_ln43_16_reg_2692[24]),
        .O(\tmp_26_reg_2772[6]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_38 
       (.I0(add_ln43_14_fu_1844_p2[23]),
        .I1(mul_ln43_16_reg_2692[23]),
        .O(\tmp_26_reg_2772[6]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_39 
       (.I0(add_ln43_14_fu_1844_p2[22]),
        .I1(mul_ln43_16_reg_2692[22]),
        .O(\tmp_26_reg_2772[6]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_40 
       (.I0(add_ln43_14_fu_1844_p2[21]),
        .I1(mul_ln43_16_reg_2692[21]),
        .O(\tmp_26_reg_2772[6]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_41 
       (.I0(add_ln43_14_fu_1844_p2[20]),
        .I1(mul_ln43_16_reg_2692[20]),
        .O(\tmp_26_reg_2772[6]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_42 
       (.I0(shl_ln43_13_fu_1837_p3[26]),
        .I1(mul_ln43_15_reg_2682[26]),
        .O(\tmp_26_reg_2772[6]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_43 
       (.I0(shl_ln43_13_fu_1837_p3[25]),
        .I1(mul_ln43_15_reg_2682[25]),
        .O(\tmp_26_reg_2772[6]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_44 
       (.I0(shl_ln43_13_fu_1837_p3[24]),
        .I1(mul_ln43_15_reg_2682[24]),
        .O(\tmp_26_reg_2772[6]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_45 
       (.I0(shl_ln43_13_fu_1837_p3[23]),
        .I1(mul_ln43_15_reg_2682[23]),
        .O(\tmp_26_reg_2772[6]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_46 
       (.I0(shl_ln43_13_fu_1837_p3[22]),
        .I1(mul_ln43_15_reg_2682[22]),
        .O(\tmp_26_reg_2772[6]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_47 
       (.I0(shl_ln43_13_fu_1837_p3[21]),
        .I1(mul_ln43_15_reg_2682[21]),
        .O(\tmp_26_reg_2772[6]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_48 
       (.I0(shl_ln43_13_fu_1837_p3[20]),
        .I1(mul_ln43_15_reg_2682[20]),
        .O(\tmp_26_reg_2772[6]_i_48_n_0 ));
  FDRE \tmp_26_reg_2772_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[20]),
        .Q(shl_ln43_19_fu_2042_p3[20]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[30]),
        .Q(shl_ln43_19_fu_2042_p3[30]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[31]),
        .Q(shl_ln43_19_fu_2042_p3[31]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[32]),
        .Q(shl_ln43_19_fu_2042_p3[32]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[33]),
        .Q(shl_ln43_19_fu_2042_p3[33]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[34]),
        .Q(shl_ln43_19_fu_2042_p3[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[14]_i_20 
       (.CI(\tmp_26_reg_2772_reg[6]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[14]_i_20_n_0 ,\tmp_26_reg_2772_reg[14]_i_20_n_1 ,\tmp_26_reg_2772_reg[14]_i_20_n_2 ,\tmp_26_reg_2772_reg[14]_i_20_n_3 ,\tmp_26_reg_2772_reg[14]_i_20_n_4 ,\tmp_26_reg_2772_reg[14]_i_20_n_5 ,\tmp_26_reg_2772_reg[14]_i_20_n_6 ,\tmp_26_reg_2772_reg[14]_i_20_n_7 }),
        .DI(add_ln43_15_fu_1867_p2[34:27]),
        .O(add_ln43_16_fu_1890_p2[34:27]),
        .S({\tmp_26_reg_2772[14]_i_30_n_0 ,\tmp_26_reg_2772[14]_i_31_n_0 ,\tmp_26_reg_2772[14]_i_32_n_0 ,\tmp_26_reg_2772[14]_i_33_n_0 ,\tmp_26_reg_2772[14]_i_34_n_0 ,\tmp_26_reg_2772[14]_i_35_n_0 ,\tmp_26_reg_2772[14]_i_36_n_0 ,\tmp_26_reg_2772[14]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[14]_i_29 
       (.CI(\tmp_26_reg_2772_reg[6]_i_26_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[14]_i_29_n_0 ,\tmp_26_reg_2772_reg[14]_i_29_n_1 ,\tmp_26_reg_2772_reg[14]_i_29_n_2 ,\tmp_26_reg_2772_reg[14]_i_29_n_3 ,\tmp_26_reg_2772_reg[14]_i_29_n_4 ,\tmp_26_reg_2772_reg[14]_i_29_n_5 ,\tmp_26_reg_2772_reg[14]_i_29_n_6 ,\tmp_26_reg_2772_reg[14]_i_29_n_7 }),
        .DI(add_ln43_14_fu_1844_p2[34:27]),
        .O(add_ln43_15_fu_1867_p2[34:27]),
        .S({\tmp_26_reg_2772[14]_i_39_n_0 ,\tmp_26_reg_2772[14]_i_40_n_0 ,\tmp_26_reg_2772[14]_i_41_n_0 ,\tmp_26_reg_2772[14]_i_42_n_0 ,\tmp_26_reg_2772[14]_i_43_n_0 ,\tmp_26_reg_2772[14]_i_44_n_0 ,\tmp_26_reg_2772[14]_i_45_n_0 ,\tmp_26_reg_2772[14]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[14]_i_38 
       (.CI(\tmp_26_reg_2772_reg[6]_i_34_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[14]_i_38_n_0 ,\tmp_26_reg_2772_reg[14]_i_38_n_1 ,\tmp_26_reg_2772_reg[14]_i_38_n_2 ,\tmp_26_reg_2772_reg[14]_i_38_n_3 ,\tmp_26_reg_2772_reg[14]_i_38_n_4 ,\tmp_26_reg_2772_reg[14]_i_38_n_5 ,\tmp_26_reg_2772_reg[14]_i_38_n_6 ,\tmp_26_reg_2772_reg[14]_i_38_n_7 }),
        .DI(shl_ln43_13_fu_1837_p3[34:27]),
        .O(add_ln43_14_fu_1844_p2[34:27]),
        .S({\tmp_26_reg_2772[14]_i_47_n_0 ,\tmp_26_reg_2772[14]_i_48_n_0 ,\tmp_26_reg_2772[14]_i_49_n_0 ,\tmp_26_reg_2772[14]_i_50_n_0 ,\tmp_26_reg_2772[14]_i_51_n_0 ,\tmp_26_reg_2772[14]_i_52_n_0 ,\tmp_26_reg_2772[14]_i_53_n_0 ,\tmp_26_reg_2772[14]_i_54_n_0 }));
  FDRE \tmp_26_reg_2772_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[35]),
        .Q(shl_ln43_19_fu_2042_p3[35]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[36]),
        .Q(shl_ln43_19_fu_2042_p3[36]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[37]),
        .Q(shl_ln43_19_fu_2042_p3[37]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[38]),
        .Q(shl_ln43_19_fu_2042_p3[38]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[39]),
        .Q(shl_ln43_19_fu_2042_p3[39]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[21]),
        .Q(shl_ln43_19_fu_2042_p3[21]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[40]),
        .Q(shl_ln43_19_fu_2042_p3[40]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[41]),
        .Q(shl_ln43_19_fu_2042_p3[41]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[42]),
        .Q(shl_ln43_19_fu_2042_p3[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[22]_i_20 
       (.CI(\tmp_26_reg_2772_reg[14]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[22]_i_20_n_0 ,\tmp_26_reg_2772_reg[22]_i_20_n_1 ,\tmp_26_reg_2772_reg[22]_i_20_n_2 ,\tmp_26_reg_2772_reg[22]_i_20_n_3 ,\tmp_26_reg_2772_reg[22]_i_20_n_4 ,\tmp_26_reg_2772_reg[22]_i_20_n_5 ,\tmp_26_reg_2772_reg[22]_i_20_n_6 ,\tmp_26_reg_2772_reg[22]_i_20_n_7 }),
        .DI(add_ln43_15_fu_1867_p2[42:35]),
        .O(add_ln43_16_fu_1890_p2[42:35]),
        .S({\tmp_26_reg_2772[22]_i_30_n_0 ,\tmp_26_reg_2772[22]_i_31_n_0 ,\tmp_26_reg_2772[22]_i_32_n_0 ,\tmp_26_reg_2772[22]_i_33_n_0 ,\tmp_26_reg_2772[22]_i_34_n_0 ,\tmp_26_reg_2772[22]_i_35_n_0 ,\tmp_26_reg_2772[22]_i_36_n_0 ,\tmp_26_reg_2772[22]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[22]_i_29 
       (.CI(\tmp_26_reg_2772_reg[14]_i_29_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[22]_i_29_n_0 ,\tmp_26_reg_2772_reg[22]_i_29_n_1 ,\tmp_26_reg_2772_reg[22]_i_29_n_2 ,\tmp_26_reg_2772_reg[22]_i_29_n_3 ,\tmp_26_reg_2772_reg[22]_i_29_n_4 ,\tmp_26_reg_2772_reg[22]_i_29_n_5 ,\tmp_26_reg_2772_reg[22]_i_29_n_6 ,\tmp_26_reg_2772_reg[22]_i_29_n_7 }),
        .DI(add_ln43_14_fu_1844_p2[42:35]),
        .O(add_ln43_15_fu_1867_p2[42:35]),
        .S({\tmp_26_reg_2772[22]_i_39_n_0 ,\tmp_26_reg_2772[22]_i_40_n_0 ,\tmp_26_reg_2772[22]_i_41_n_0 ,\tmp_26_reg_2772[22]_i_42_n_0 ,\tmp_26_reg_2772[22]_i_43_n_0 ,\tmp_26_reg_2772[22]_i_44_n_0 ,\tmp_26_reg_2772[22]_i_45_n_0 ,\tmp_26_reg_2772[22]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[22]_i_38 
       (.CI(\tmp_26_reg_2772_reg[14]_i_38_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[22]_i_38_n_0 ,\tmp_26_reg_2772_reg[22]_i_38_n_1 ,\tmp_26_reg_2772_reg[22]_i_38_n_2 ,\tmp_26_reg_2772_reg[22]_i_38_n_3 ,\tmp_26_reg_2772_reg[22]_i_38_n_4 ,\tmp_26_reg_2772_reg[22]_i_38_n_5 ,\tmp_26_reg_2772_reg[22]_i_38_n_6 ,\tmp_26_reg_2772_reg[22]_i_38_n_7 }),
        .DI(shl_ln43_13_fu_1837_p3[42:35]),
        .O(add_ln43_14_fu_1844_p2[42:35]),
        .S({\tmp_26_reg_2772[22]_i_47_n_0 ,\tmp_26_reg_2772[22]_i_48_n_0 ,\tmp_26_reg_2772[22]_i_49_n_0 ,\tmp_26_reg_2772[22]_i_50_n_0 ,\tmp_26_reg_2772[22]_i_51_n_0 ,\tmp_26_reg_2772[22]_i_52_n_0 ,\tmp_26_reg_2772[22]_i_53_n_0 ,\tmp_26_reg_2772[22]_i_54_n_0 }));
  FDRE \tmp_26_reg_2772_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[43]),
        .Q(shl_ln43_19_fu_2042_p3[43]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[44]),
        .Q(shl_ln43_19_fu_2042_p3[44]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[45]),
        .Q(shl_ln43_19_fu_2042_p3[45]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[46]),
        .Q(shl_ln43_19_fu_2042_p3[46]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[47]),
        .Q(shl_ln43_19_fu_2042_p3[47]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[48]),
        .Q(shl_ln43_19_fu_2042_p3[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[28]_i_16 
       (.CI(\tmp_26_reg_2772_reg[22]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_26_reg_2772_reg[28]_i_16_CO_UNCONNECTED [7:5],\tmp_26_reg_2772_reg[28]_i_16_n_3 ,\tmp_26_reg_2772_reg[28]_i_16_n_4 ,\tmp_26_reg_2772_reg[28]_i_16_n_5 ,\tmp_26_reg_2772_reg[28]_i_16_n_6 ,\tmp_26_reg_2772_reg[28]_i_16_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_15_fu_1867_p2[47:43]}),
        .O({\NLW_tmp_26_reg_2772_reg[28]_i_16_O_UNCONNECTED [7:6],add_ln43_16_fu_1890_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_26_reg_2772[28]_i_24_n_0 ,\tmp_26_reg_2772[28]_i_25_n_0 ,\tmp_26_reg_2772[28]_i_26_n_0 ,\tmp_26_reg_2772[28]_i_27_n_0 ,\tmp_26_reg_2772[28]_i_28_n_0 ,\tmp_26_reg_2772[28]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[28]_i_23 
       (.CI(\tmp_26_reg_2772_reg[22]_i_29_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_26_reg_2772_reg[28]_i_23_CO_UNCONNECTED [7:5],\tmp_26_reg_2772_reg[28]_i_23_n_3 ,\tmp_26_reg_2772_reg[28]_i_23_n_4 ,\tmp_26_reg_2772_reg[28]_i_23_n_5 ,\tmp_26_reg_2772_reg[28]_i_23_n_6 ,\tmp_26_reg_2772_reg[28]_i_23_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_14_fu_1844_p2[47:43]}),
        .O({\NLW_tmp_26_reg_2772_reg[28]_i_23_O_UNCONNECTED [7:6],add_ln43_15_fu_1867_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_26_reg_2772[28]_i_31_n_0 ,\tmp_26_reg_2772[28]_i_32_n_0 ,\tmp_26_reg_2772[28]_i_33_n_0 ,\tmp_26_reg_2772[28]_i_34_n_0 ,\tmp_26_reg_2772[28]_i_35_n_0 ,\tmp_26_reg_2772[28]_i_36_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[28]_i_30 
       (.CI(\tmp_26_reg_2772_reg[22]_i_38_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_26_reg_2772_reg[28]_i_30_CO_UNCONNECTED [7:5],\tmp_26_reg_2772_reg[28]_i_30_n_3 ,\tmp_26_reg_2772_reg[28]_i_30_n_4 ,\tmp_26_reg_2772_reg[28]_i_30_n_5 ,\tmp_26_reg_2772_reg[28]_i_30_n_6 ,\tmp_26_reg_2772_reg[28]_i_30_n_7 }),
        .DI({1'b0,1'b0,1'b0,shl_ln43_13_fu_1837_p3[47:43]}),
        .O({\NLW_tmp_26_reg_2772_reg[28]_i_30_O_UNCONNECTED [7:6],add_ln43_14_fu_1844_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_26_reg_2772[28]_i_37_n_0 ,\tmp_26_reg_2772[28]_i_38_n_0 ,\tmp_26_reg_2772[28]_i_39_n_0 ,\tmp_26_reg_2772[28]_i_40_n_0 ,\tmp_26_reg_2772[28]_i_41_n_0 ,\tmp_26_reg_2772[28]_i_42_n_0 }));
  FDRE \tmp_26_reg_2772_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[22]),
        .Q(shl_ln43_19_fu_2042_p3[22]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[23]),
        .Q(shl_ln43_19_fu_2042_p3[23]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[24]),
        .Q(shl_ln43_19_fu_2042_p3[24]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[25]),
        .Q(shl_ln43_19_fu_2042_p3[25]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[26]),
        .Q(shl_ln43_19_fu_2042_p3[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[6]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[6]_i_18_n_0 ,\tmp_26_reg_2772_reg[6]_i_18_n_1 ,\tmp_26_reg_2772_reg[6]_i_18_n_2 ,\tmp_26_reg_2772_reg[6]_i_18_n_3 ,\tmp_26_reg_2772_reg[6]_i_18_n_4 ,\tmp_26_reg_2772_reg[6]_i_18_n_5 ,\tmp_26_reg_2772_reg[6]_i_18_n_6 ,\tmp_26_reg_2772_reg[6]_i_18_n_7 }),
        .DI({add_ln43_15_fu_1867_p2[26:20],1'b0}),
        .O({add_ln43_16_fu_1890_p2[26:20],\NLW_tmp_26_reg_2772_reg[6]_i_18_O_UNCONNECTED [0]}),
        .S({\tmp_26_reg_2772[6]_i_27_n_0 ,\tmp_26_reg_2772[6]_i_28_n_0 ,\tmp_26_reg_2772[6]_i_29_n_0 ,\tmp_26_reg_2772[6]_i_30_n_0 ,\tmp_26_reg_2772[6]_i_31_n_0 ,\tmp_26_reg_2772[6]_i_32_n_0 ,\tmp_26_reg_2772[6]_i_33_n_0 ,mul_ln43_17_reg_2697[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[6]_i_26 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[6]_i_26_n_0 ,\tmp_26_reg_2772_reg[6]_i_26_n_1 ,\tmp_26_reg_2772_reg[6]_i_26_n_2 ,\tmp_26_reg_2772_reg[6]_i_26_n_3 ,\tmp_26_reg_2772_reg[6]_i_26_n_4 ,\tmp_26_reg_2772_reg[6]_i_26_n_5 ,\tmp_26_reg_2772_reg[6]_i_26_n_6 ,\tmp_26_reg_2772_reg[6]_i_26_n_7 }),
        .DI({add_ln43_14_fu_1844_p2[26:20],1'b0}),
        .O({add_ln43_15_fu_1867_p2[26:20],\NLW_tmp_26_reg_2772_reg[6]_i_26_O_UNCONNECTED [0]}),
        .S({\tmp_26_reg_2772[6]_i_35_n_0 ,\tmp_26_reg_2772[6]_i_36_n_0 ,\tmp_26_reg_2772[6]_i_37_n_0 ,\tmp_26_reg_2772[6]_i_38_n_0 ,\tmp_26_reg_2772[6]_i_39_n_0 ,\tmp_26_reg_2772[6]_i_40_n_0 ,\tmp_26_reg_2772[6]_i_41_n_0 ,mul_ln43_16_reg_2692[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[6]_i_34 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[6]_i_34_n_0 ,\tmp_26_reg_2772_reg[6]_i_34_n_1 ,\tmp_26_reg_2772_reg[6]_i_34_n_2 ,\tmp_26_reg_2772_reg[6]_i_34_n_3 ,\tmp_26_reg_2772_reg[6]_i_34_n_4 ,\tmp_26_reg_2772_reg[6]_i_34_n_5 ,\tmp_26_reg_2772_reg[6]_i_34_n_6 ,\tmp_26_reg_2772_reg[6]_i_34_n_7 }),
        .DI({shl_ln43_13_fu_1837_p3[26:20],1'b0}),
        .O({add_ln43_14_fu_1844_p2[26:20],\NLW_tmp_26_reg_2772_reg[6]_i_34_O_UNCONNECTED [0]}),
        .S({\tmp_26_reg_2772[6]_i_42_n_0 ,\tmp_26_reg_2772[6]_i_43_n_0 ,\tmp_26_reg_2772[6]_i_44_n_0 ,\tmp_26_reg_2772[6]_i_45_n_0 ,\tmp_26_reg_2772[6]_i_46_n_0 ,\tmp_26_reg_2772[6]_i_47_n_0 ,\tmp_26_reg_2772[6]_i_48_n_0 ,mul_ln43_15_reg_2682[19]}));
  FDRE \tmp_26_reg_2772_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[27]),
        .Q(shl_ln43_19_fu_2042_p3[27]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[28]),
        .Q(shl_ln43_19_fu_2042_p3[28]),
        .R(1'b0));
  FDRE \tmp_26_reg_2772_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_19_fu_1976_p2[29]),
        .Q(shl_ln43_19_fu_2042_p3[29]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_30 
       (.I0(add_ln43_21_fu_2072_p2[34]),
        .I1(mul_ln43_23_reg_2782[34]),
        .O(\tmp_32_reg_2832[14]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_31 
       (.I0(add_ln43_21_fu_2072_p2[33]),
        .I1(mul_ln43_23_reg_2782[33]),
        .O(\tmp_32_reg_2832[14]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_32 
       (.I0(add_ln43_21_fu_2072_p2[32]),
        .I1(mul_ln43_23_reg_2782[32]),
        .O(\tmp_32_reg_2832[14]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_33 
       (.I0(add_ln43_21_fu_2072_p2[31]),
        .I1(mul_ln43_23_reg_2782[31]),
        .O(\tmp_32_reg_2832[14]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_34 
       (.I0(add_ln43_21_fu_2072_p2[30]),
        .I1(mul_ln43_23_reg_2782[30]),
        .O(\tmp_32_reg_2832[14]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_35 
       (.I0(add_ln43_21_fu_2072_p2[29]),
        .I1(mul_ln43_23_reg_2782[29]),
        .O(\tmp_32_reg_2832[14]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_36 
       (.I0(add_ln43_21_fu_2072_p2[28]),
        .I1(mul_ln43_23_reg_2782[28]),
        .O(\tmp_32_reg_2832[14]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_37 
       (.I0(add_ln43_21_fu_2072_p2[27]),
        .I1(mul_ln43_23_reg_2782[27]),
        .O(\tmp_32_reg_2832[14]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_39 
       (.I0(add_ln43_20_fu_2049_p2[34]),
        .I1(mul_ln43_22_reg_2777[34]),
        .O(\tmp_32_reg_2832[14]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_40 
       (.I0(add_ln43_20_fu_2049_p2[33]),
        .I1(mul_ln43_22_reg_2777[33]),
        .O(\tmp_32_reg_2832[14]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_41 
       (.I0(add_ln43_20_fu_2049_p2[32]),
        .I1(mul_ln43_22_reg_2777[32]),
        .O(\tmp_32_reg_2832[14]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_42 
       (.I0(add_ln43_20_fu_2049_p2[31]),
        .I1(mul_ln43_22_reg_2777[31]),
        .O(\tmp_32_reg_2832[14]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_43 
       (.I0(add_ln43_20_fu_2049_p2[30]),
        .I1(mul_ln43_22_reg_2777[30]),
        .O(\tmp_32_reg_2832[14]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_44 
       (.I0(add_ln43_20_fu_2049_p2[29]),
        .I1(mul_ln43_22_reg_2777[29]),
        .O(\tmp_32_reg_2832[14]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_45 
       (.I0(add_ln43_20_fu_2049_p2[28]),
        .I1(mul_ln43_22_reg_2777[28]),
        .O(\tmp_32_reg_2832[14]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_46 
       (.I0(add_ln43_20_fu_2049_p2[27]),
        .I1(mul_ln43_22_reg_2777[27]),
        .O(\tmp_32_reg_2832[14]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_47 
       (.I0(shl_ln43_19_fu_2042_p3[34]),
        .I1(mul_ln43_21_reg_2767[34]),
        .O(\tmp_32_reg_2832[14]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_48 
       (.I0(shl_ln43_19_fu_2042_p3[33]),
        .I1(mul_ln43_21_reg_2767[33]),
        .O(\tmp_32_reg_2832[14]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_49 
       (.I0(shl_ln43_19_fu_2042_p3[32]),
        .I1(mul_ln43_21_reg_2767[32]),
        .O(\tmp_32_reg_2832[14]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_50 
       (.I0(shl_ln43_19_fu_2042_p3[31]),
        .I1(mul_ln43_21_reg_2767[31]),
        .O(\tmp_32_reg_2832[14]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_51 
       (.I0(shl_ln43_19_fu_2042_p3[30]),
        .I1(mul_ln43_21_reg_2767[30]),
        .O(\tmp_32_reg_2832[14]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_52 
       (.I0(shl_ln43_19_fu_2042_p3[29]),
        .I1(mul_ln43_21_reg_2767[29]),
        .O(\tmp_32_reg_2832[14]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_53 
       (.I0(shl_ln43_19_fu_2042_p3[28]),
        .I1(mul_ln43_21_reg_2767[28]),
        .O(\tmp_32_reg_2832[14]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_54 
       (.I0(shl_ln43_19_fu_2042_p3[27]),
        .I1(mul_ln43_21_reg_2767[27]),
        .O(\tmp_32_reg_2832[14]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_30 
       (.I0(add_ln43_21_fu_2072_p2[42]),
        .I1(mul_ln43_23_reg_2782[42]),
        .O(\tmp_32_reg_2832[22]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_31 
       (.I0(add_ln43_21_fu_2072_p2[41]),
        .I1(mul_ln43_23_reg_2782[41]),
        .O(\tmp_32_reg_2832[22]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_32 
       (.I0(add_ln43_21_fu_2072_p2[40]),
        .I1(mul_ln43_23_reg_2782[40]),
        .O(\tmp_32_reg_2832[22]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_33 
       (.I0(add_ln43_21_fu_2072_p2[39]),
        .I1(mul_ln43_23_reg_2782[39]),
        .O(\tmp_32_reg_2832[22]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_34 
       (.I0(add_ln43_21_fu_2072_p2[38]),
        .I1(mul_ln43_23_reg_2782[38]),
        .O(\tmp_32_reg_2832[22]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_35 
       (.I0(add_ln43_21_fu_2072_p2[37]),
        .I1(mul_ln43_23_reg_2782[37]),
        .O(\tmp_32_reg_2832[22]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_36 
       (.I0(add_ln43_21_fu_2072_p2[36]),
        .I1(mul_ln43_23_reg_2782[36]),
        .O(\tmp_32_reg_2832[22]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_37 
       (.I0(add_ln43_21_fu_2072_p2[35]),
        .I1(mul_ln43_23_reg_2782[35]),
        .O(\tmp_32_reg_2832[22]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_39 
       (.I0(add_ln43_20_fu_2049_p2[42]),
        .I1(mul_ln43_22_reg_2777[42]),
        .O(\tmp_32_reg_2832[22]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_40 
       (.I0(add_ln43_20_fu_2049_p2[41]),
        .I1(mul_ln43_22_reg_2777[41]),
        .O(\tmp_32_reg_2832[22]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_41 
       (.I0(add_ln43_20_fu_2049_p2[40]),
        .I1(mul_ln43_22_reg_2777[40]),
        .O(\tmp_32_reg_2832[22]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_42 
       (.I0(add_ln43_20_fu_2049_p2[39]),
        .I1(mul_ln43_22_reg_2777[39]),
        .O(\tmp_32_reg_2832[22]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_43 
       (.I0(add_ln43_20_fu_2049_p2[38]),
        .I1(mul_ln43_22_reg_2777[38]),
        .O(\tmp_32_reg_2832[22]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_44 
       (.I0(add_ln43_20_fu_2049_p2[37]),
        .I1(mul_ln43_22_reg_2777[37]),
        .O(\tmp_32_reg_2832[22]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_45 
       (.I0(add_ln43_20_fu_2049_p2[36]),
        .I1(mul_ln43_22_reg_2777[36]),
        .O(\tmp_32_reg_2832[22]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_46 
       (.I0(add_ln43_20_fu_2049_p2[35]),
        .I1(mul_ln43_22_reg_2777[35]),
        .O(\tmp_32_reg_2832[22]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_47 
       (.I0(shl_ln43_19_fu_2042_p3[42]),
        .I1(mul_ln43_21_reg_2767[42]),
        .O(\tmp_32_reg_2832[22]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_48 
       (.I0(shl_ln43_19_fu_2042_p3[41]),
        .I1(mul_ln43_21_reg_2767[41]),
        .O(\tmp_32_reg_2832[22]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_49 
       (.I0(shl_ln43_19_fu_2042_p3[40]),
        .I1(mul_ln43_21_reg_2767[40]),
        .O(\tmp_32_reg_2832[22]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_50 
       (.I0(shl_ln43_19_fu_2042_p3[39]),
        .I1(mul_ln43_21_reg_2767[39]),
        .O(\tmp_32_reg_2832[22]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_51 
       (.I0(shl_ln43_19_fu_2042_p3[38]),
        .I1(mul_ln43_21_reg_2767[38]),
        .O(\tmp_32_reg_2832[22]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_52 
       (.I0(shl_ln43_19_fu_2042_p3[37]),
        .I1(mul_ln43_21_reg_2767[37]),
        .O(\tmp_32_reg_2832[22]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_53 
       (.I0(shl_ln43_19_fu_2042_p3[36]),
        .I1(mul_ln43_21_reg_2767[36]),
        .O(\tmp_32_reg_2832[22]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_54 
       (.I0(shl_ln43_19_fu_2042_p3[35]),
        .I1(mul_ln43_21_reg_2767[35]),
        .O(\tmp_32_reg_2832[22]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_24 
       (.I0(add_ln43_21_fu_2072_p2[48]),
        .I1(mul_ln43_23_reg_2782[48]),
        .O(\tmp_32_reg_2832[28]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_25 
       (.I0(add_ln43_21_fu_2072_p2[47]),
        .I1(mul_ln43_23_reg_2782[47]),
        .O(\tmp_32_reg_2832[28]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_26 
       (.I0(add_ln43_21_fu_2072_p2[46]),
        .I1(mul_ln43_23_reg_2782[46]),
        .O(\tmp_32_reg_2832[28]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_27 
       (.I0(add_ln43_21_fu_2072_p2[45]),
        .I1(mul_ln43_23_reg_2782[45]),
        .O(\tmp_32_reg_2832[28]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_28 
       (.I0(add_ln43_21_fu_2072_p2[44]),
        .I1(mul_ln43_23_reg_2782[44]),
        .O(\tmp_32_reg_2832[28]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_29 
       (.I0(add_ln43_21_fu_2072_p2[43]),
        .I1(mul_ln43_23_reg_2782[43]),
        .O(\tmp_32_reg_2832[28]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_31 
       (.I0(add_ln43_20_fu_2049_p2[48]),
        .I1(mul_ln43_22_reg_2777[48]),
        .O(\tmp_32_reg_2832[28]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_32 
       (.I0(add_ln43_20_fu_2049_p2[47]),
        .I1(mul_ln43_22_reg_2777[47]),
        .O(\tmp_32_reg_2832[28]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_33 
       (.I0(add_ln43_20_fu_2049_p2[46]),
        .I1(mul_ln43_22_reg_2777[46]),
        .O(\tmp_32_reg_2832[28]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_34 
       (.I0(add_ln43_20_fu_2049_p2[45]),
        .I1(mul_ln43_22_reg_2777[45]),
        .O(\tmp_32_reg_2832[28]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_35 
       (.I0(add_ln43_20_fu_2049_p2[44]),
        .I1(mul_ln43_22_reg_2777[44]),
        .O(\tmp_32_reg_2832[28]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_36 
       (.I0(add_ln43_20_fu_2049_p2[43]),
        .I1(mul_ln43_22_reg_2777[43]),
        .O(\tmp_32_reg_2832[28]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_37 
       (.I0(shl_ln43_19_fu_2042_p3[48]),
        .I1(mul_ln43_21_reg_2767[48]),
        .O(\tmp_32_reg_2832[28]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_38 
       (.I0(shl_ln43_19_fu_2042_p3[47]),
        .I1(mul_ln43_21_reg_2767[47]),
        .O(\tmp_32_reg_2832[28]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_39 
       (.I0(shl_ln43_19_fu_2042_p3[46]),
        .I1(mul_ln43_21_reg_2767[46]),
        .O(\tmp_32_reg_2832[28]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_40 
       (.I0(shl_ln43_19_fu_2042_p3[45]),
        .I1(mul_ln43_21_reg_2767[45]),
        .O(\tmp_32_reg_2832[28]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_41 
       (.I0(shl_ln43_19_fu_2042_p3[44]),
        .I1(mul_ln43_21_reg_2767[44]),
        .O(\tmp_32_reg_2832[28]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_42 
       (.I0(shl_ln43_19_fu_2042_p3[43]),
        .I1(mul_ln43_21_reg_2767[43]),
        .O(\tmp_32_reg_2832[28]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_27 
       (.I0(add_ln43_21_fu_2072_p2[26]),
        .I1(mul_ln43_23_reg_2782[26]),
        .O(\tmp_32_reg_2832[6]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_28 
       (.I0(add_ln43_21_fu_2072_p2[25]),
        .I1(mul_ln43_23_reg_2782[25]),
        .O(\tmp_32_reg_2832[6]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_29 
       (.I0(add_ln43_21_fu_2072_p2[24]),
        .I1(mul_ln43_23_reg_2782[24]),
        .O(\tmp_32_reg_2832[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_30 
       (.I0(add_ln43_21_fu_2072_p2[23]),
        .I1(mul_ln43_23_reg_2782[23]),
        .O(\tmp_32_reg_2832[6]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_31 
       (.I0(add_ln43_21_fu_2072_p2[22]),
        .I1(mul_ln43_23_reg_2782[22]),
        .O(\tmp_32_reg_2832[6]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_32 
       (.I0(add_ln43_21_fu_2072_p2[21]),
        .I1(mul_ln43_23_reg_2782[21]),
        .O(\tmp_32_reg_2832[6]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_33 
       (.I0(add_ln43_21_fu_2072_p2[20]),
        .I1(mul_ln43_23_reg_2782[20]),
        .O(\tmp_32_reg_2832[6]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_35 
       (.I0(add_ln43_20_fu_2049_p2[26]),
        .I1(mul_ln43_22_reg_2777[26]),
        .O(\tmp_32_reg_2832[6]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_36 
       (.I0(add_ln43_20_fu_2049_p2[25]),
        .I1(mul_ln43_22_reg_2777[25]),
        .O(\tmp_32_reg_2832[6]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_37 
       (.I0(add_ln43_20_fu_2049_p2[24]),
        .I1(mul_ln43_22_reg_2777[24]),
        .O(\tmp_32_reg_2832[6]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_38 
       (.I0(add_ln43_20_fu_2049_p2[23]),
        .I1(mul_ln43_22_reg_2777[23]),
        .O(\tmp_32_reg_2832[6]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_39 
       (.I0(add_ln43_20_fu_2049_p2[22]),
        .I1(mul_ln43_22_reg_2777[22]),
        .O(\tmp_32_reg_2832[6]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_40 
       (.I0(add_ln43_20_fu_2049_p2[21]),
        .I1(mul_ln43_22_reg_2777[21]),
        .O(\tmp_32_reg_2832[6]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_41 
       (.I0(add_ln43_20_fu_2049_p2[20]),
        .I1(mul_ln43_22_reg_2777[20]),
        .O(\tmp_32_reg_2832[6]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_42 
       (.I0(shl_ln43_19_fu_2042_p3[26]),
        .I1(mul_ln43_21_reg_2767[26]),
        .O(\tmp_32_reg_2832[6]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_43 
       (.I0(shl_ln43_19_fu_2042_p3[25]),
        .I1(mul_ln43_21_reg_2767[25]),
        .O(\tmp_32_reg_2832[6]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_44 
       (.I0(shl_ln43_19_fu_2042_p3[24]),
        .I1(mul_ln43_21_reg_2767[24]),
        .O(\tmp_32_reg_2832[6]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_45 
       (.I0(shl_ln43_19_fu_2042_p3[23]),
        .I1(mul_ln43_21_reg_2767[23]),
        .O(\tmp_32_reg_2832[6]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_46 
       (.I0(shl_ln43_19_fu_2042_p3[22]),
        .I1(mul_ln43_21_reg_2767[22]),
        .O(\tmp_32_reg_2832[6]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_47 
       (.I0(shl_ln43_19_fu_2042_p3[21]),
        .I1(mul_ln43_21_reg_2767[21]),
        .O(\tmp_32_reg_2832[6]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_48 
       (.I0(shl_ln43_19_fu_2042_p3[20]),
        .I1(mul_ln43_21_reg_2767[20]),
        .O(\tmp_32_reg_2832[6]_i_48_n_0 ));
  FDRE \tmp_32_reg_2832_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[20]),
        .Q(shl_ln43_25_fu_2226_p3[20]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[30]),
        .Q(shl_ln43_25_fu_2226_p3[30]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[31]),
        .Q(shl_ln43_25_fu_2226_p3[31]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[32]),
        .Q(shl_ln43_25_fu_2226_p3[32]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[33]),
        .Q(shl_ln43_25_fu_2226_p3[33]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[34]),
        .Q(shl_ln43_25_fu_2226_p3[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[14]_i_20 
       (.CI(\tmp_32_reg_2832_reg[6]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[14]_i_20_n_0 ,\tmp_32_reg_2832_reg[14]_i_20_n_1 ,\tmp_32_reg_2832_reg[14]_i_20_n_2 ,\tmp_32_reg_2832_reg[14]_i_20_n_3 ,\tmp_32_reg_2832_reg[14]_i_20_n_4 ,\tmp_32_reg_2832_reg[14]_i_20_n_5 ,\tmp_32_reg_2832_reg[14]_i_20_n_6 ,\tmp_32_reg_2832_reg[14]_i_20_n_7 }),
        .DI(add_ln43_21_fu_2072_p2[34:27]),
        .O(add_ln43_22_fu_2095_p2[34:27]),
        .S({\tmp_32_reg_2832[14]_i_30_n_0 ,\tmp_32_reg_2832[14]_i_31_n_0 ,\tmp_32_reg_2832[14]_i_32_n_0 ,\tmp_32_reg_2832[14]_i_33_n_0 ,\tmp_32_reg_2832[14]_i_34_n_0 ,\tmp_32_reg_2832[14]_i_35_n_0 ,\tmp_32_reg_2832[14]_i_36_n_0 ,\tmp_32_reg_2832[14]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[14]_i_29 
       (.CI(\tmp_32_reg_2832_reg[6]_i_26_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[14]_i_29_n_0 ,\tmp_32_reg_2832_reg[14]_i_29_n_1 ,\tmp_32_reg_2832_reg[14]_i_29_n_2 ,\tmp_32_reg_2832_reg[14]_i_29_n_3 ,\tmp_32_reg_2832_reg[14]_i_29_n_4 ,\tmp_32_reg_2832_reg[14]_i_29_n_5 ,\tmp_32_reg_2832_reg[14]_i_29_n_6 ,\tmp_32_reg_2832_reg[14]_i_29_n_7 }),
        .DI(add_ln43_20_fu_2049_p2[34:27]),
        .O(add_ln43_21_fu_2072_p2[34:27]),
        .S({\tmp_32_reg_2832[14]_i_39_n_0 ,\tmp_32_reg_2832[14]_i_40_n_0 ,\tmp_32_reg_2832[14]_i_41_n_0 ,\tmp_32_reg_2832[14]_i_42_n_0 ,\tmp_32_reg_2832[14]_i_43_n_0 ,\tmp_32_reg_2832[14]_i_44_n_0 ,\tmp_32_reg_2832[14]_i_45_n_0 ,\tmp_32_reg_2832[14]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[14]_i_38 
       (.CI(\tmp_32_reg_2832_reg[6]_i_34_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[14]_i_38_n_0 ,\tmp_32_reg_2832_reg[14]_i_38_n_1 ,\tmp_32_reg_2832_reg[14]_i_38_n_2 ,\tmp_32_reg_2832_reg[14]_i_38_n_3 ,\tmp_32_reg_2832_reg[14]_i_38_n_4 ,\tmp_32_reg_2832_reg[14]_i_38_n_5 ,\tmp_32_reg_2832_reg[14]_i_38_n_6 ,\tmp_32_reg_2832_reg[14]_i_38_n_7 }),
        .DI(shl_ln43_19_fu_2042_p3[34:27]),
        .O(add_ln43_20_fu_2049_p2[34:27]),
        .S({\tmp_32_reg_2832[14]_i_47_n_0 ,\tmp_32_reg_2832[14]_i_48_n_0 ,\tmp_32_reg_2832[14]_i_49_n_0 ,\tmp_32_reg_2832[14]_i_50_n_0 ,\tmp_32_reg_2832[14]_i_51_n_0 ,\tmp_32_reg_2832[14]_i_52_n_0 ,\tmp_32_reg_2832[14]_i_53_n_0 ,\tmp_32_reg_2832[14]_i_54_n_0 }));
  FDRE \tmp_32_reg_2832_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[35]),
        .Q(shl_ln43_25_fu_2226_p3[35]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[36]),
        .Q(shl_ln43_25_fu_2226_p3[36]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[37]),
        .Q(shl_ln43_25_fu_2226_p3[37]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[38]),
        .Q(shl_ln43_25_fu_2226_p3[38]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[39]),
        .Q(shl_ln43_25_fu_2226_p3[39]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[21]),
        .Q(shl_ln43_25_fu_2226_p3[21]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[40]),
        .Q(shl_ln43_25_fu_2226_p3[40]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[41]),
        .Q(shl_ln43_25_fu_2226_p3[41]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[42]),
        .Q(shl_ln43_25_fu_2226_p3[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[22]_i_20 
       (.CI(\tmp_32_reg_2832_reg[14]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[22]_i_20_n_0 ,\tmp_32_reg_2832_reg[22]_i_20_n_1 ,\tmp_32_reg_2832_reg[22]_i_20_n_2 ,\tmp_32_reg_2832_reg[22]_i_20_n_3 ,\tmp_32_reg_2832_reg[22]_i_20_n_4 ,\tmp_32_reg_2832_reg[22]_i_20_n_5 ,\tmp_32_reg_2832_reg[22]_i_20_n_6 ,\tmp_32_reg_2832_reg[22]_i_20_n_7 }),
        .DI(add_ln43_21_fu_2072_p2[42:35]),
        .O(add_ln43_22_fu_2095_p2[42:35]),
        .S({\tmp_32_reg_2832[22]_i_30_n_0 ,\tmp_32_reg_2832[22]_i_31_n_0 ,\tmp_32_reg_2832[22]_i_32_n_0 ,\tmp_32_reg_2832[22]_i_33_n_0 ,\tmp_32_reg_2832[22]_i_34_n_0 ,\tmp_32_reg_2832[22]_i_35_n_0 ,\tmp_32_reg_2832[22]_i_36_n_0 ,\tmp_32_reg_2832[22]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[22]_i_29 
       (.CI(\tmp_32_reg_2832_reg[14]_i_29_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[22]_i_29_n_0 ,\tmp_32_reg_2832_reg[22]_i_29_n_1 ,\tmp_32_reg_2832_reg[22]_i_29_n_2 ,\tmp_32_reg_2832_reg[22]_i_29_n_3 ,\tmp_32_reg_2832_reg[22]_i_29_n_4 ,\tmp_32_reg_2832_reg[22]_i_29_n_5 ,\tmp_32_reg_2832_reg[22]_i_29_n_6 ,\tmp_32_reg_2832_reg[22]_i_29_n_7 }),
        .DI(add_ln43_20_fu_2049_p2[42:35]),
        .O(add_ln43_21_fu_2072_p2[42:35]),
        .S({\tmp_32_reg_2832[22]_i_39_n_0 ,\tmp_32_reg_2832[22]_i_40_n_0 ,\tmp_32_reg_2832[22]_i_41_n_0 ,\tmp_32_reg_2832[22]_i_42_n_0 ,\tmp_32_reg_2832[22]_i_43_n_0 ,\tmp_32_reg_2832[22]_i_44_n_0 ,\tmp_32_reg_2832[22]_i_45_n_0 ,\tmp_32_reg_2832[22]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[22]_i_38 
       (.CI(\tmp_32_reg_2832_reg[14]_i_38_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[22]_i_38_n_0 ,\tmp_32_reg_2832_reg[22]_i_38_n_1 ,\tmp_32_reg_2832_reg[22]_i_38_n_2 ,\tmp_32_reg_2832_reg[22]_i_38_n_3 ,\tmp_32_reg_2832_reg[22]_i_38_n_4 ,\tmp_32_reg_2832_reg[22]_i_38_n_5 ,\tmp_32_reg_2832_reg[22]_i_38_n_6 ,\tmp_32_reg_2832_reg[22]_i_38_n_7 }),
        .DI(shl_ln43_19_fu_2042_p3[42:35]),
        .O(add_ln43_20_fu_2049_p2[42:35]),
        .S({\tmp_32_reg_2832[22]_i_47_n_0 ,\tmp_32_reg_2832[22]_i_48_n_0 ,\tmp_32_reg_2832[22]_i_49_n_0 ,\tmp_32_reg_2832[22]_i_50_n_0 ,\tmp_32_reg_2832[22]_i_51_n_0 ,\tmp_32_reg_2832[22]_i_52_n_0 ,\tmp_32_reg_2832[22]_i_53_n_0 ,\tmp_32_reg_2832[22]_i_54_n_0 }));
  FDRE \tmp_32_reg_2832_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[43]),
        .Q(shl_ln43_25_fu_2226_p3[43]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[44]),
        .Q(shl_ln43_25_fu_2226_p3[44]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[45]),
        .Q(shl_ln43_25_fu_2226_p3[45]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[46]),
        .Q(shl_ln43_25_fu_2226_p3[46]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[47]),
        .Q(shl_ln43_25_fu_2226_p3[47]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[48]),
        .Q(shl_ln43_25_fu_2226_p3[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[28]_i_16 
       (.CI(\tmp_32_reg_2832_reg[22]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_32_reg_2832_reg[28]_i_16_CO_UNCONNECTED [7:5],\tmp_32_reg_2832_reg[28]_i_16_n_3 ,\tmp_32_reg_2832_reg[28]_i_16_n_4 ,\tmp_32_reg_2832_reg[28]_i_16_n_5 ,\tmp_32_reg_2832_reg[28]_i_16_n_6 ,\tmp_32_reg_2832_reg[28]_i_16_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_21_fu_2072_p2[47:43]}),
        .O({\NLW_tmp_32_reg_2832_reg[28]_i_16_O_UNCONNECTED [7:6],add_ln43_22_fu_2095_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_32_reg_2832[28]_i_24_n_0 ,\tmp_32_reg_2832[28]_i_25_n_0 ,\tmp_32_reg_2832[28]_i_26_n_0 ,\tmp_32_reg_2832[28]_i_27_n_0 ,\tmp_32_reg_2832[28]_i_28_n_0 ,\tmp_32_reg_2832[28]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[28]_i_23 
       (.CI(\tmp_32_reg_2832_reg[22]_i_29_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_32_reg_2832_reg[28]_i_23_CO_UNCONNECTED [7:5],\tmp_32_reg_2832_reg[28]_i_23_n_3 ,\tmp_32_reg_2832_reg[28]_i_23_n_4 ,\tmp_32_reg_2832_reg[28]_i_23_n_5 ,\tmp_32_reg_2832_reg[28]_i_23_n_6 ,\tmp_32_reg_2832_reg[28]_i_23_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_20_fu_2049_p2[47:43]}),
        .O({\NLW_tmp_32_reg_2832_reg[28]_i_23_O_UNCONNECTED [7:6],add_ln43_21_fu_2072_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_32_reg_2832[28]_i_31_n_0 ,\tmp_32_reg_2832[28]_i_32_n_0 ,\tmp_32_reg_2832[28]_i_33_n_0 ,\tmp_32_reg_2832[28]_i_34_n_0 ,\tmp_32_reg_2832[28]_i_35_n_0 ,\tmp_32_reg_2832[28]_i_36_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[28]_i_30 
       (.CI(\tmp_32_reg_2832_reg[22]_i_38_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_32_reg_2832_reg[28]_i_30_CO_UNCONNECTED [7:5],\tmp_32_reg_2832_reg[28]_i_30_n_3 ,\tmp_32_reg_2832_reg[28]_i_30_n_4 ,\tmp_32_reg_2832_reg[28]_i_30_n_5 ,\tmp_32_reg_2832_reg[28]_i_30_n_6 ,\tmp_32_reg_2832_reg[28]_i_30_n_7 }),
        .DI({1'b0,1'b0,1'b0,shl_ln43_19_fu_2042_p3[47:43]}),
        .O({\NLW_tmp_32_reg_2832_reg[28]_i_30_O_UNCONNECTED [7:6],add_ln43_20_fu_2049_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_32_reg_2832[28]_i_37_n_0 ,\tmp_32_reg_2832[28]_i_38_n_0 ,\tmp_32_reg_2832[28]_i_39_n_0 ,\tmp_32_reg_2832[28]_i_40_n_0 ,\tmp_32_reg_2832[28]_i_41_n_0 ,\tmp_32_reg_2832[28]_i_42_n_0 }));
  FDRE \tmp_32_reg_2832_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[22]),
        .Q(shl_ln43_25_fu_2226_p3[22]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[23]),
        .Q(shl_ln43_25_fu_2226_p3[23]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[24]),
        .Q(shl_ln43_25_fu_2226_p3[24]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[25]),
        .Q(shl_ln43_25_fu_2226_p3[25]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[26]),
        .Q(shl_ln43_25_fu_2226_p3[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[6]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[6]_i_18_n_0 ,\tmp_32_reg_2832_reg[6]_i_18_n_1 ,\tmp_32_reg_2832_reg[6]_i_18_n_2 ,\tmp_32_reg_2832_reg[6]_i_18_n_3 ,\tmp_32_reg_2832_reg[6]_i_18_n_4 ,\tmp_32_reg_2832_reg[6]_i_18_n_5 ,\tmp_32_reg_2832_reg[6]_i_18_n_6 ,\tmp_32_reg_2832_reg[6]_i_18_n_7 }),
        .DI({add_ln43_21_fu_2072_p2[26:20],1'b0}),
        .O({add_ln43_22_fu_2095_p2[26:20],\NLW_tmp_32_reg_2832_reg[6]_i_18_O_UNCONNECTED [0]}),
        .S({\tmp_32_reg_2832[6]_i_27_n_0 ,\tmp_32_reg_2832[6]_i_28_n_0 ,\tmp_32_reg_2832[6]_i_29_n_0 ,\tmp_32_reg_2832[6]_i_30_n_0 ,\tmp_32_reg_2832[6]_i_31_n_0 ,\tmp_32_reg_2832[6]_i_32_n_0 ,\tmp_32_reg_2832[6]_i_33_n_0 ,mul_ln43_23_reg_2782[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[6]_i_26 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[6]_i_26_n_0 ,\tmp_32_reg_2832_reg[6]_i_26_n_1 ,\tmp_32_reg_2832_reg[6]_i_26_n_2 ,\tmp_32_reg_2832_reg[6]_i_26_n_3 ,\tmp_32_reg_2832_reg[6]_i_26_n_4 ,\tmp_32_reg_2832_reg[6]_i_26_n_5 ,\tmp_32_reg_2832_reg[6]_i_26_n_6 ,\tmp_32_reg_2832_reg[6]_i_26_n_7 }),
        .DI({add_ln43_20_fu_2049_p2[26:20],1'b0}),
        .O({add_ln43_21_fu_2072_p2[26:20],\NLW_tmp_32_reg_2832_reg[6]_i_26_O_UNCONNECTED [0]}),
        .S({\tmp_32_reg_2832[6]_i_35_n_0 ,\tmp_32_reg_2832[6]_i_36_n_0 ,\tmp_32_reg_2832[6]_i_37_n_0 ,\tmp_32_reg_2832[6]_i_38_n_0 ,\tmp_32_reg_2832[6]_i_39_n_0 ,\tmp_32_reg_2832[6]_i_40_n_0 ,\tmp_32_reg_2832[6]_i_41_n_0 ,mul_ln43_22_reg_2777[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[6]_i_34 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[6]_i_34_n_0 ,\tmp_32_reg_2832_reg[6]_i_34_n_1 ,\tmp_32_reg_2832_reg[6]_i_34_n_2 ,\tmp_32_reg_2832_reg[6]_i_34_n_3 ,\tmp_32_reg_2832_reg[6]_i_34_n_4 ,\tmp_32_reg_2832_reg[6]_i_34_n_5 ,\tmp_32_reg_2832_reg[6]_i_34_n_6 ,\tmp_32_reg_2832_reg[6]_i_34_n_7 }),
        .DI({shl_ln43_19_fu_2042_p3[26:20],1'b0}),
        .O({add_ln43_20_fu_2049_p2[26:20],\NLW_tmp_32_reg_2832_reg[6]_i_34_O_UNCONNECTED [0]}),
        .S({\tmp_32_reg_2832[6]_i_42_n_0 ,\tmp_32_reg_2832[6]_i_43_n_0 ,\tmp_32_reg_2832[6]_i_44_n_0 ,\tmp_32_reg_2832[6]_i_45_n_0 ,\tmp_32_reg_2832[6]_i_46_n_0 ,\tmp_32_reg_2832[6]_i_47_n_0 ,\tmp_32_reg_2832[6]_i_48_n_0 ,mul_ln43_21_reg_2767[19]}));
  FDRE \tmp_32_reg_2832_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[27]),
        .Q(shl_ln43_25_fu_2226_p3[27]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[28]),
        .Q(shl_ln43_25_fu_2226_p3[28]),
        .R(1'b0));
  FDRE \tmp_32_reg_2832_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_25_fu_2181_p2[29]),
        .Q(shl_ln43_25_fu_2226_p3[29]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[20]),
        .Q(shl_ln43_3_fu_1460_p3[20]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[30]),
        .Q(shl_ln43_3_fu_1460_p3[30]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[31]),
        .Q(shl_ln43_3_fu_1460_p3[31]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[32]),
        .Q(shl_ln43_3_fu_1460_p3[32]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[33]),
        .Q(shl_ln43_3_fu_1460_p3[33]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[34]),
        .Q(shl_ln43_3_fu_1460_p3[34]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[35]),
        .Q(shl_ln43_3_fu_1460_p3[35]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[36]),
        .Q(shl_ln43_3_fu_1460_p3[36]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[37]),
        .Q(shl_ln43_3_fu_1460_p3[37]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[38]),
        .Q(shl_ln43_3_fu_1460_p3[38]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[39]),
        .Q(shl_ln43_3_fu_1460_p3[39]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[21]),
        .Q(shl_ln43_3_fu_1460_p3[21]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[40]),
        .Q(shl_ln43_3_fu_1460_p3[40]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[41]),
        .Q(shl_ln43_3_fu_1460_p3[41]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[42]),
        .Q(shl_ln43_3_fu_1460_p3[42]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[43]),
        .Q(shl_ln43_3_fu_1460_p3[43]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[44]),
        .Q(shl_ln43_3_fu_1460_p3[44]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[45]),
        .Q(shl_ln43_3_fu_1460_p3[45]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[46]),
        .Q(shl_ln43_3_fu_1460_p3[46]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[47]),
        .Q(shl_ln43_3_fu_1460_p3[47]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[48]),
        .Q(shl_ln43_3_fu_1460_p3[48]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[22]),
        .Q(shl_ln43_3_fu_1460_p3[22]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[23]),
        .Q(shl_ln43_3_fu_1460_p3[23]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[24]),
        .Q(shl_ln43_3_fu_1460_p3[24]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[25]),
        .Q(shl_ln43_3_fu_1460_p3[25]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[26]),
        .Q(shl_ln43_3_fu_1460_p3[26]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[27]),
        .Q(shl_ln43_3_fu_1460_p3[27]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[28]),
        .Q(shl_ln43_3_fu_1460_p3[28]),
        .R(1'b0));
  FDRE \tmp_9_reg_2532_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_2_fu_1404_p2[29]),
        .Q(shl_ln43_3_fu_1460_p3[29]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[0]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[0]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln38_reg_2372_reg[1]_0 ),
        .Q(\zext_ln38_reg_2372_pp0_iter1_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[2]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[2]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[3]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[3]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[4]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[4]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[0]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[0]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln38_reg_2372_pp0_iter1_reg_reg[1]_0 ),
        .Q(\zext_ln38_reg_2372_pp0_iter2_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[2]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[2]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[3]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[3]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_17_address0[4]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[4]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[0]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[0]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln38_reg_2372_pp0_iter2_reg_reg[1]_0 ),
        .Q(\zext_ln38_reg_2372_pp0_iter3_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[2]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[2]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[3]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[3]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_23_address0[4]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[4]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[0]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0[0]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln38_reg_2372_pp0_iter3_reg_reg[1]_0 ),
        .Q(\zext_ln38_reg_2372_pp0_iter4_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[2]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0[2]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[3]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0[3]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_30_address0[4]),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_31_address0[4]),
        .R(1'b0));
  FDRE \zext_ln38_reg_2372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_fu_180[0]_i_1_n_0 ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \zext_ln38_reg_2372_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_fu_180_reg[0]_0 ),
        .Q(\zext_ln38_reg_2372_reg[1]_0 ),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \zext_ln38_reg_2372_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_fu_180[2]_i_1_n_0 ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \zext_ln38_reg_2372_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_fu_180[3]_i_1_n_0 ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
  FDRE \zext_ln38_reg_2372_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_fu_180[4]_i_2_n_0 ),
        .Q(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_A_11_address0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_15));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2
   (ap_enable_reg_pp0_iter1,
    D,
    p_0_in,
    CEB2,
    \col_fu_226_reg[3]_0 ,
    \col_fu_226_reg[3]_1 ,
    \col_fu_226_reg[3]_2 ,
    \col_fu_226_reg[3]_3 ,
    \col_fu_226_reg[3]_4 ,
    \col_fu_226_reg[3]_5 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \col_fu_226_reg[3]_6 ,
    \col_fu_226_reg[2]_0 ,
    \col_fu_226_reg[2]_1 ,
    \col_fu_226_reg[2]_2 ,
    \col_fu_226_reg[2]_3 ,
    \col_fu_226_reg[1]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \col_fu_226_reg[1]_1 ,
    \col_fu_226_reg[2]_4 ,
    \col_fu_226_reg[2]_5 ,
    \col_fu_226_reg[2]_6 ,
    \col_fu_226_reg[2]_7 ,
    \col_fu_226_reg[2]_8 ,
    ap_enable_reg_pp0_iter3_reg_0,
    \col_fu_226_reg[2]_9 ,
    \col_fu_226_reg[1]_2 ,
    \col_fu_226_reg[1]_3 ,
    \col_fu_226_reg[2]_10 ,
    \col_fu_226_reg[2]_11 ,
    \col_fu_226_reg[2]_12 ,
    ap_enable_reg_pp0_iter4_reg,
    \col_fu_226_reg[2]_13 ,
    \col_fu_226_reg[2]_14 ,
    \col_fu_226_reg[2]_15 ,
    \col_fu_226_reg[1]_4 ,
    \col_fu_226_reg[1]_5 ,
    \col_fu_226_reg[2]_16 ,
    \col_fu_226_reg[2]_17 ,
    ap_enable_reg_pp0_iter5_reg,
    \ap_CS_fsm_reg[2] ,
    ap_loop_init_int_reg,
    input_A_31_address0,
    input_A_23_address0,
    input_A_17_address0,
    input_A_11_address0,
    input_A_5_address0,
    input_A_30_address0,
    \row_fu_230_reg[1]_0 ,
    \storemerge4_i_reg_1067_reg[28]_0 ,
    SR,
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce,
    ap_clk,
    ap_rst_n,
    grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg,
    Q,
    ram_reg_0_31_17_17,
    input_A_23_ce0,
    DSP_A_B_DATA_INST,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg,
    input_A_30_ce0,
    input_A_31_ce0,
    ram_reg_0_31_0_0,
    ram_reg_0_31_0_0_0,
    ram_reg_0_31_0_0_1,
    ram_reg_0_31_0_0_2,
    ram_reg_0_31_0_0_3,
    ap_loop_init_int,
    ram_reg_0_31_17_17_0,
    \storemerge4_i_reg_1067_reg[28]_1 );
  output ap_enable_reg_pp0_iter1;
  output [3:0]D;
  output p_0_in;
  output CEB2;
  output \col_fu_226_reg[3]_0 ;
  output \col_fu_226_reg[3]_1 ;
  output \col_fu_226_reg[3]_2 ;
  output \col_fu_226_reg[3]_3 ;
  output \col_fu_226_reg[3]_4 ;
  output \col_fu_226_reg[3]_5 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \col_fu_226_reg[3]_6 ;
  output \col_fu_226_reg[2]_0 ;
  output \col_fu_226_reg[2]_1 ;
  output \col_fu_226_reg[2]_2 ;
  output \col_fu_226_reg[2]_3 ;
  output \col_fu_226_reg[1]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \col_fu_226_reg[1]_1 ;
  output \col_fu_226_reg[2]_4 ;
  output \col_fu_226_reg[2]_5 ;
  output \col_fu_226_reg[2]_6 ;
  output \col_fu_226_reg[2]_7 ;
  output \col_fu_226_reg[2]_8 ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \col_fu_226_reg[2]_9 ;
  output \col_fu_226_reg[1]_2 ;
  output \col_fu_226_reg[1]_3 ;
  output \col_fu_226_reg[2]_10 ;
  output \col_fu_226_reg[2]_11 ;
  output \col_fu_226_reg[2]_12 ;
  output ap_enable_reg_pp0_iter4_reg;
  output \col_fu_226_reg[2]_13 ;
  output \col_fu_226_reg[2]_14 ;
  output \col_fu_226_reg[2]_15 ;
  output \col_fu_226_reg[1]_4 ;
  output \col_fu_226_reg[1]_5 ;
  output \col_fu_226_reg[2]_16 ;
  output \col_fu_226_reg[2]_17 ;
  output ap_enable_reg_pp0_iter5_reg;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output ap_loop_init_int_reg;
  output [0:0]input_A_31_address0;
  output [0:0]input_A_23_address0;
  output [0:0]input_A_17_address0;
  output [0:0]input_A_11_address0;
  output [0:0]input_A_5_address0;
  output [0:0]input_A_30_address0;
  output \row_fu_230_reg[1]_0 ;
  output [28:0]\storemerge4_i_reg_1067_reg[28]_0 ;
  input [0:0]SR;
  input grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce;
  input ap_clk;
  input ap_rst_n;
  input grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg;
  input [0:0]Q;
  input [2:0]ram_reg_0_31_17_17;
  input input_A_23_ce0;
  input DSP_A_B_DATA_INST;
  input grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0;
  input grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg;
  input input_A_30_ce0;
  input input_A_31_ce0;
  input [0:0]ram_reg_0_31_0_0;
  input [0:0]ram_reg_0_31_0_0_0;
  input [0:0]ram_reg_0_31_0_0_1;
  input [0:0]ram_reg_0_31_0_0_2;
  input ram_reg_0_31_0_0_3;
  input ap_loop_init_int;
  input [0:0]ram_reg_0_31_17_17_0;
  input [28:0]\storemerge4_i_reg_1067_reg[28]_1 ;

  wire CEB2;
  wire [3:0]D;
  wire DSP_A_B_DATA_INST;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [10:0]add_ln18_1_fu_693_p2;
  wire [5:0]add_ln19_fu_1021_p2;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire \col_fu_226_reg[1]_0 ;
  wire \col_fu_226_reg[1]_1 ;
  wire \col_fu_226_reg[1]_2 ;
  wire \col_fu_226_reg[1]_3 ;
  wire \col_fu_226_reg[1]_4 ;
  wire \col_fu_226_reg[1]_5 ;
  wire \col_fu_226_reg[2]_0 ;
  wire \col_fu_226_reg[2]_1 ;
  wire \col_fu_226_reg[2]_10 ;
  wire \col_fu_226_reg[2]_11 ;
  wire \col_fu_226_reg[2]_12 ;
  wire \col_fu_226_reg[2]_13 ;
  wire \col_fu_226_reg[2]_14 ;
  wire \col_fu_226_reg[2]_15 ;
  wire \col_fu_226_reg[2]_16 ;
  wire \col_fu_226_reg[2]_17 ;
  wire \col_fu_226_reg[2]_2 ;
  wire \col_fu_226_reg[2]_3 ;
  wire \col_fu_226_reg[2]_4 ;
  wire \col_fu_226_reg[2]_5 ;
  wire \col_fu_226_reg[2]_6 ;
  wire \col_fu_226_reg[2]_7 ;
  wire \col_fu_226_reg[2]_8 ;
  wire \col_fu_226_reg[2]_9 ;
  wire \col_fu_226_reg[3]_0 ;
  wire \col_fu_226_reg[3]_1 ;
  wire \col_fu_226_reg[3]_2 ;
  wire \col_fu_226_reg[3]_3 ;
  wire \col_fu_226_reg[3]_4 ;
  wire \col_fu_226_reg[3]_5 ;
  wire \col_fu_226_reg[3]_6 ;
  wire \col_fu_226_reg_n_0_[5] ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_ready;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce;
  wire [1:1]grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0;
  wire indvar_flatten_fu_234;
  wire \indvar_flatten_fu_234[10]_i_3_n_0 ;
  wire \indvar_flatten_fu_234[10]_i_6_n_0 ;
  wire \indvar_flatten_fu_234[10]_i_7_n_0 ;
  wire \indvar_flatten_fu_234_reg_n_0_[0] ;
  wire \indvar_flatten_fu_234_reg_n_0_[10] ;
  wire \indvar_flatten_fu_234_reg_n_0_[1] ;
  wire \indvar_flatten_fu_234_reg_n_0_[2] ;
  wire \indvar_flatten_fu_234_reg_n_0_[3] ;
  wire \indvar_flatten_fu_234_reg_n_0_[4] ;
  wire \indvar_flatten_fu_234_reg_n_0_[5] ;
  wire \indvar_flatten_fu_234_reg_n_0_[6] ;
  wire \indvar_flatten_fu_234_reg_n_0_[7] ;
  wire \indvar_flatten_fu_234_reg_n_0_[8] ;
  wire \indvar_flatten_fu_234_reg_n_0_[9] ;
  wire [0:0]input_A_11_address0;
  wire [0:0]input_A_17_address0;
  wire [0:0]input_A_23_address0;
  wire input_A_23_ce0;
  wire [0:0]input_A_30_address0;
  wire input_A_30_ce0;
  wire [0:0]input_A_31_address0;
  wire input_A_31_ce0;
  wire [0:0]input_A_5_address0;
  wire p_0_in;
  wire [0:0]ram_reg_0_31_0_0;
  wire [0:0]ram_reg_0_31_0_0_0;
  wire [0:0]ram_reg_0_31_0_0_1;
  wire [0:0]ram_reg_0_31_0_0_2;
  wire ram_reg_0_31_0_0_3;
  wire ram_reg_0_31_0_0_i_2__0_n_0;
  wire ram_reg_0_31_0_0_i_2__1_n_0;
  wire ram_reg_0_31_0_0_i_2__2_n_0;
  wire ram_reg_0_31_0_0_i_2__3_n_0;
  wire ram_reg_0_31_0_0_i_2__4_n_0;
  wire ram_reg_0_31_0_0_i_2__5_n_0;
  wire ram_reg_0_31_0_0_i_2__6_n_0;
  wire ram_reg_0_31_0_0_i_2_n_0;
  wire ram_reg_0_31_0_0_i_7__0_n_0;
  wire ram_reg_0_31_0_0_i_7__1_n_0;
  wire ram_reg_0_31_0_0_i_7_n_0;
  wire [2:0]ram_reg_0_31_17_17;
  wire [0:0]ram_reg_0_31_17_17_0;
  wire \row_fu_230[0]_i_2_n_0 ;
  wire \row_fu_230[4]_i_2_n_0 ;
  wire [4:0]row_fu_230_reg;
  wire \row_fu_230_reg[1]_0 ;
  wire [4:0]select_ln14_fu_965_p3;
  wire [28:0]\storemerge4_i_reg_1067_reg[28]_0 ;
  wire [28:0]\storemerge4_i_reg_1067_reg[28]_1 ;

  LUT2 #(
    .INIT(4'h2)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .O(ap_block_pp0_stage0_11001));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_11001),
        .Q(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_fu_226[0]_i_1 
       (.I0(select_ln14_fu_965_p3[0]),
        .O(add_ln19_fu_1021_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_fu_226[1]_i_1 
       (.I0(select_ln14_fu_965_p3[0]),
        .I1(select_ln14_fu_965_p3[1]),
        .O(add_ln19_fu_1021_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_fu_226[2]_i_1 
       (.I0(select_ln14_fu_965_p3[0]),
        .I1(select_ln14_fu_965_p3[1]),
        .I2(select_ln14_fu_965_p3[2]),
        .O(add_ln19_fu_1021_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_fu_226[3]_i_1 
       (.I0(select_ln14_fu_965_p3[0]),
        .I1(select_ln14_fu_965_p3[1]),
        .I2(select_ln14_fu_965_p3[2]),
        .I3(select_ln14_fu_965_p3[3]),
        .O(add_ln19_fu_1021_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_fu_226[4]_i_1 
       (.I0(select_ln14_fu_965_p3[1]),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[0]),
        .I3(select_ln14_fu_965_p3[3]),
        .I4(select_ln14_fu_965_p3[4]),
        .O(add_ln19_fu_1021_p2[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \col_fu_226[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA8)) 
    \col_fu_226[5]_i_3 
       (.I0(\col_fu_226_reg_n_0_[5] ),
        .I1(select_ln14_fu_965_p3[3]),
        .I2(select_ln14_fu_965_p3[4]),
        .I3(select_ln14_fu_965_p3[1]),
        .I4(select_ln14_fu_965_p3[2]),
        .I5(select_ln14_fu_965_p3[0]),
        .O(add_ln19_fu_1021_p2[5]));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(add_ln19_fu_1021_p2[0]),
        .Q(select_ln14_fu_965_p3[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(add_ln19_fu_1021_p2[1]),
        .Q(select_ln14_fu_965_p3[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(add_ln19_fu_1021_p2[2]),
        .Q(select_ln14_fu_965_p3[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(add_ln19_fu_1021_p2[3]),
        .Q(select_ln14_fu_965_p3[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(add_ln19_fu_1021_p2[4]),
        .Q(select_ln14_fu_965_p3[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(add_ln19_fu_1021_p2[5]),
        .Q(\col_fu_226_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_flow_control_loop_pipe_sequential_init_65 flow_control_loop_pipe_sequential_init_U
       (.Q(Q),
        .SR(SR),
        .add_ln18_1_fu_693_p2({add_ln18_1_fu_693_p2[10:2],add_ln18_1_fu_693_p2[0]}),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (ram_reg_0_31_17_17[1:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_17),
        .ap_rst_n(ap_rst_n),
        .\col_fu_226_reg[0] (ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_ready(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_ready),
        .grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_11),
        .grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .indvar_flatten_fu_234(indvar_flatten_fu_234),
        .\indvar_flatten_fu_234_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\indvar_flatten_fu_234_reg[0]_0 (\indvar_flatten_fu_234[10]_i_3_n_0 ),
        .\indvar_flatten_fu_234_reg[10] (\indvar_flatten_fu_234_reg_n_0_[9] ),
        .\indvar_flatten_fu_234_reg[10]_0 (\indvar_flatten_fu_234_reg_n_0_[8] ),
        .\indvar_flatten_fu_234_reg[10]_1 (\indvar_flatten_fu_234_reg_n_0_[7] ),
        .\indvar_flatten_fu_234_reg[10]_2 (\indvar_flatten_fu_234_reg_n_0_[10] ),
        .\indvar_flatten_fu_234_reg[4] (\indvar_flatten_fu_234_reg_n_0_[3] ),
        .\indvar_flatten_fu_234_reg[4]_0 (\indvar_flatten_fu_234_reg_n_0_[0] ),
        .\indvar_flatten_fu_234_reg[4]_1 (\indvar_flatten_fu_234_reg_n_0_[1] ),
        .\indvar_flatten_fu_234_reg[4]_2 (\indvar_flatten_fu_234_reg_n_0_[2] ),
        .\indvar_flatten_fu_234_reg[4]_3 (\indvar_flatten_fu_234_reg_n_0_[4] ),
        .\indvar_flatten_fu_234_reg[6] (\indvar_flatten_fu_234_reg_n_0_[5] ),
        .\indvar_flatten_fu_234_reg[6]_0 (\indvar_flatten_fu_234_reg_n_0_[6] ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \indvar_flatten_fu_234[10]_i_3 
       (.I0(\indvar_flatten_fu_234_reg_n_0_[10] ),
        .I1(\indvar_flatten_fu_234_reg_n_0_[9] ),
        .I2(\indvar_flatten_fu_234_reg_n_0_[0] ),
        .I3(\indvar_flatten_fu_234[10]_i_6_n_0 ),
        .I4(\indvar_flatten_fu_234[10]_i_7_n_0 ),
        .O(\indvar_flatten_fu_234[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten_fu_234[10]_i_6 
       (.I0(\indvar_flatten_fu_234_reg_n_0_[6] ),
        .I1(\indvar_flatten_fu_234_reg_n_0_[5] ),
        .I2(\indvar_flatten_fu_234_reg_n_0_[8] ),
        .I3(\indvar_flatten_fu_234_reg_n_0_[7] ),
        .O(\indvar_flatten_fu_234[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten_fu_234[10]_i_7 
       (.I0(\indvar_flatten_fu_234_reg_n_0_[2] ),
        .I1(\indvar_flatten_fu_234_reg_n_0_[1] ),
        .I2(\indvar_flatten_fu_234_reg_n_0_[4] ),
        .I3(\indvar_flatten_fu_234_reg_n_0_[3] ),
        .O(\indvar_flatten_fu_234[10]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[0]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[10]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\indvar_flatten_fu_234_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[2]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[3]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[4]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[5]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[6]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[7]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[8]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_234_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_234),
        .D(add_ln18_1_fu_693_p2[9]),
        .Q(\indvar_flatten_fu_234_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_0_31_0_0_i_1
       (.I0(ram_reg_0_31_0_0_i_7__0_n_0),
        .I1(select_ln14_fu_965_p3[3]),
        .I2(select_ln14_fu_965_p3[4]),
        .I3(\row_fu_230[0]_i_2_n_0 ),
        .I4(ram_reg_0_31_17_17[1]),
        .I5(CEB2),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_0_31_0_0_i_1__0
       (.I0(ram_reg_0_31_0_0_i_2__4_n_0),
        .I1(select_ln14_fu_965_p3[3]),
        .I2(select_ln14_fu_965_p3[4]),
        .I3(\row_fu_230[0]_i_2_n_0 ),
        .I4(ram_reg_0_31_17_17[1]),
        .I5(CEB2),
        .O(\col_fu_226_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ram_reg_0_31_0_0_i_1__1
       (.I0(select_ln14_fu_965_p3[3]),
        .I1(select_ln14_fu_965_p3[4]),
        .I2(ram_reg_0_31_0_0_i_2__5_n_0),
        .I3(ram_reg_0_31_0_0_i_7__0_n_0),
        .I4(ram_reg_0_31_17_17[1]),
        .I5(CEB2),
        .O(\col_fu_226_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__10
       (.I0(ram_reg_0_31_0_0_i_2__3_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\col_fu_226_reg[2]_3 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__11
       (.I0(ram_reg_0_31_0_0_i_2__0_n_0),
        .I1(select_ln14_fu_965_p3[1]),
        .I2(select_ln14_fu_965_p3[2]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\col_fu_226_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__12
       (.I0(ram_reg_0_31_0_0_i_2__3_n_0),
        .I1(select_ln14_fu_965_p3[1]),
        .I2(select_ln14_fu_965_p3[2]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\col_fu_226_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_0_31_0_0_i_1__13
       (.I0(ram_reg_0_31_0_0_i_2__0_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\col_fu_226_reg[2]_4 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_0_31_0_0_i_1__14
       (.I0(ram_reg_0_31_0_0_i_2__3_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\col_fu_226_reg[2]_5 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_reg_0_31_0_0_i_1__15
       (.I0(ram_reg_0_31_0_0_i_2_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\col_fu_226_reg[2]_6 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_reg_0_31_0_0_i_1__16
       (.I0(ram_reg_0_31_0_0_i_2__2_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\col_fu_226_reg[2]_7 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__17
       (.I0(ram_reg_0_31_0_0_i_2_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(\col_fu_226_reg[2]_8 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__18
       (.I0(ram_reg_0_31_0_0_i_2__2_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(\col_fu_226_reg[2]_9 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__19
       (.I0(ram_reg_0_31_0_0_i_2_n_0),
        .I1(select_ln14_fu_965_p3[1]),
        .I2(select_ln14_fu_965_p3[2]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(\col_fu_226_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ram_reg_0_31_0_0_i_1__2
       (.I0(select_ln14_fu_965_p3[3]),
        .I1(select_ln14_fu_965_p3[4]),
        .I2(ram_reg_0_31_0_0_i_2__5_n_0),
        .I3(ram_reg_0_31_0_0_i_2__4_n_0),
        .I4(ram_reg_0_31_17_17[1]),
        .I5(CEB2),
        .O(\col_fu_226_reg[3]_2 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__20
       (.I0(ram_reg_0_31_0_0_i_2__2_n_0),
        .I1(select_ln14_fu_965_p3[1]),
        .I2(select_ln14_fu_965_p3[2]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(\col_fu_226_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_0_31_0_0_i_1__21
       (.I0(ram_reg_0_31_0_0_i_2_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(\col_fu_226_reg[2]_10 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_0_31_0_0_i_1__22
       (.I0(ram_reg_0_31_0_0_i_2__2_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .O(\col_fu_226_reg[2]_11 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_reg_0_31_0_0_i_1__23
       (.I0(ram_reg_0_31_0_0_i_7_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(\col_fu_226_reg[2]_12 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_reg_0_31_0_0_i_1__24
       (.I0(ram_reg_0_31_0_0_i_2__1_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(\col_fu_226_reg[2]_13 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__25
       (.I0(ram_reg_0_31_0_0_i_7_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(\col_fu_226_reg[2]_14 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__26
       (.I0(ram_reg_0_31_0_0_i_2__1_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(\col_fu_226_reg[2]_15 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__27
       (.I0(ram_reg_0_31_0_0_i_7_n_0),
        .I1(select_ln14_fu_965_p3[1]),
        .I2(select_ln14_fu_965_p3[2]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(\col_fu_226_reg[1]_4 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__28
       (.I0(ram_reg_0_31_0_0_i_2__1_n_0),
        .I1(select_ln14_fu_965_p3[1]),
        .I2(select_ln14_fu_965_p3[2]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(\col_fu_226_reg[1]_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_0_31_0_0_i_1__29
       (.I0(ram_reg_0_31_0_0_i_7_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(\col_fu_226_reg[2]_16 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ram_reg_0_31_0_0_i_1__3
       (.I0(select_ln14_fu_965_p3[3]),
        .I1(select_ln14_fu_965_p3[4]),
        .I2(ram_reg_0_31_0_0_i_2__6_n_0),
        .I3(ram_reg_0_31_0_0_i_7__0_n_0),
        .I4(ram_reg_0_31_17_17[1]),
        .I5(CEB2),
        .O(\col_fu_226_reg[3]_3 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_0_31_0_0_i_1__30
       (.I0(ram_reg_0_31_0_0_i_2__1_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter5_reg),
        .O(\col_fu_226_reg[2]_17 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ram_reg_0_31_0_0_i_1__4
       (.I0(select_ln14_fu_965_p3[3]),
        .I1(select_ln14_fu_965_p3[4]),
        .I2(ram_reg_0_31_0_0_i_2__6_n_0),
        .I3(ram_reg_0_31_0_0_i_2__4_n_0),
        .I4(ram_reg_0_31_17_17[1]),
        .I5(CEB2),
        .O(\col_fu_226_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ram_reg_0_31_0_0_i_1__5
       (.I0(select_ln14_fu_965_p3[3]),
        .I1(select_ln14_fu_965_p3[4]),
        .I2(ram_reg_0_31_0_0_i_7__1_n_0),
        .I3(ram_reg_0_31_0_0_i_7__0_n_0),
        .I4(ram_reg_0_31_17_17[1]),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(\col_fu_226_reg[3]_5 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ram_reg_0_31_0_0_i_1__6
       (.I0(select_ln14_fu_965_p3[3]),
        .I1(select_ln14_fu_965_p3[4]),
        .I2(ram_reg_0_31_0_0_i_7__1_n_0),
        .I3(ram_reg_0_31_0_0_i_2__4_n_0),
        .I4(ram_reg_0_31_17_17[1]),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(\col_fu_226_reg[3]_6 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_reg_0_31_0_0_i_1__7
       (.I0(ram_reg_0_31_0_0_i_2__0_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\col_fu_226_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_reg_0_31_0_0_i_1__8
       (.I0(ram_reg_0_31_0_0_i_2__3_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\col_fu_226_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_31_0_0_i_1__9
       (.I0(ram_reg_0_31_0_0_i_2__0_n_0),
        .I1(select_ln14_fu_965_p3[2]),
        .I2(select_ln14_fu_965_p3[1]),
        .I3(ram_reg_0_31_17_17[1]),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\col_fu_226_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    ram_reg_0_31_0_0_i_2
       (.I0(select_ln14_fu_965_p3[3]),
        .I1(select_ln14_fu_965_p3[4]),
        .I2(select_ln14_fu_965_p3[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(ram_reg_0_31_0_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    ram_reg_0_31_0_0_i_2__0
       (.I0(select_ln14_fu_965_p3[4]),
        .I1(select_ln14_fu_965_p3[3]),
        .I2(select_ln14_fu_965_p3[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(ram_reg_0_31_0_0_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_reg_0_31_0_0_i_2__1
       (.I0(select_ln14_fu_965_p3[4]),
        .I1(select_ln14_fu_965_p3[3]),
        .I2(select_ln14_fu_965_p3[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(ram_reg_0_31_0_0_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    ram_reg_0_31_0_0_i_2__2
       (.I0(select_ln14_fu_965_p3[3]),
        .I1(select_ln14_fu_965_p3[4]),
        .I2(select_ln14_fu_965_p3[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(ram_reg_0_31_0_0_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    ram_reg_0_31_0_0_i_2__3
       (.I0(select_ln14_fu_965_p3[4]),
        .I1(select_ln14_fu_965_p3[3]),
        .I2(select_ln14_fu_965_p3[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(ram_reg_0_31_0_0_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_31_0_0_i_2__4
       (.I0(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(select_ln14_fu_965_p3[0]),
        .O(ram_reg_0_31_0_0_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_2__5
       (.I0(select_ln14_fu_965_p3[1]),
        .I1(select_ln14_fu_965_p3[2]),
        .O(ram_reg_0_31_0_0_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_2__6
       (.I0(select_ln14_fu_965_p3[2]),
        .I1(select_ln14_fu_965_p3[1]),
        .O(ram_reg_0_31_0_0_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hF066)) 
    ram_reg_0_31_0_0_i_3__10
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(ram_reg_0_31_0_0_2),
        .I3(ram_reg_0_31_17_17[2]),
        .O(input_A_11_address0));
  LUT6 #(
    .INIT(64'h00F0F0F066666666)) 
    ram_reg_0_31_0_0_i_3__11
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(ram_reg_0_31_0_0_3),
        .I3(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ram_reg_0_31_17_17[2]),
        .O(input_A_5_address0));
  LUT4 #(
    .INIT(16'hF066)) 
    ram_reg_0_31_0_0_i_3__12
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(ram_reg_0_31_17_17_0),
        .I3(ram_reg_0_31_17_17[2]),
        .O(input_A_30_address0));
  LUT4 #(
    .INIT(16'hF066)) 
    ram_reg_0_31_0_0_i_3__13
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(ram_reg_0_31_17_17_0),
        .I3(ram_reg_0_31_17_17[2]),
        .O(\row_fu_230_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hF066)) 
    ram_reg_0_31_0_0_i_3__7
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(ram_reg_0_31_0_0),
        .I3(ram_reg_0_31_17_17[2]),
        .O(input_A_31_address0));
  LUT4 #(
    .INIT(16'hF066)) 
    ram_reg_0_31_0_0_i_3__8
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(ram_reg_0_31_0_0_0),
        .I3(ram_reg_0_31_17_17[2]),
        .O(input_A_23_address0));
  LUT4 #(
    .INIT(16'hF066)) 
    ram_reg_0_31_0_0_i_3__9
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(ram_reg_0_31_0_0_1),
        .I3(ram_reg_0_31_17_17[2]),
        .O(input_A_17_address0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    ram_reg_0_31_0_0_i_7
       (.I0(select_ln14_fu_965_p3[4]),
        .I1(select_ln14_fu_965_p3[3]),
        .I2(select_ln14_fu_965_p3[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(ram_reg_0_31_0_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_0_31_0_0_i_7__0
       (.I0(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(select_ln14_fu_965_p3[0]),
        .O(ram_reg_0_31_0_0_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_0_i_7__1
       (.I0(select_ln14_fu_965_p3[1]),
        .I1(select_ln14_fu_965_p3[2]),
        .O(ram_reg_0_31_0_0_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
    \row_fu_230[0]_i_1 
       (.I0(row_fu_230_reg[0]),
        .I1(select_ln14_fu_965_p3[3]),
        .I2(select_ln14_fu_965_p3[4]),
        .I3(\row_fu_230[0]_i_2_n_0 ),
        .I4(select_ln14_fu_965_p3[0]),
        .I5(\col_fu_226_reg_n_0_[5] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \row_fu_230[0]_i_2 
       (.I0(select_ln14_fu_965_p3[1]),
        .I1(select_ln14_fu_965_p3[2]),
        .O(\row_fu_230[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_fu_230[1]_i_1 
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[1]),
        .O(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_fu_230[2]_i_1 
       (.I0(row_fu_230_reg[1]),
        .I1(\row_fu_230[4]_i_2_n_0 ),
        .I2(row_fu_230_reg[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_fu_230[3]_i_1 
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_fu_230[4]_i_1 
       (.I0(\row_fu_230[4]_i_2_n_0 ),
        .I1(row_fu_230_reg[3]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[1]),
        .I4(row_fu_230_reg[4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \row_fu_230[4]_i_2 
       (.I0(select_ln14_fu_965_p3[3]),
        .I1(select_ln14_fu_965_p3[4]),
        .I2(\row_fu_230[0]_i_2_n_0 ),
        .I3(select_ln14_fu_965_p3[0]),
        .I4(\col_fu_226_reg_n_0_[5] ),
        .I5(row_fu_230_reg[0]),
        .O(\row_fu_230[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(D[0]),
        .Q(row_fu_230_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_address0),
        .Q(row_fu_230_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(D[1]),
        .Q(row_fu_230_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(D[2]),
        .Q(row_fu_230_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_input_A_31_ce0),
        .D(D[3]),
        .Q(row_fu_230_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \storemerge4_i_reg_1067_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [0]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [0]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [10]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [10]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[11] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [11]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [11]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[12] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [12]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [12]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[13] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [13]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [13]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[14] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [14]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [14]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[15] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [15]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [15]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[16] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [16]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [16]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[17] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [17]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [17]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[18] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [18]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [18]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[19] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [19]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [19]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [1]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [1]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[20] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [20]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [20]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[21] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [21]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [21]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[22] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [22]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [22]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[23] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [23]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [23]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[24] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [24]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [24]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[25] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [25]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [25]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[26] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [26]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [26]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[27] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [27]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [27]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[28] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [28]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [28]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [2]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [2]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [3]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [3]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [4]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [4]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [5]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [5]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [6]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [6]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [7]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [7]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [8]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [8]),
        .R(1'b0));
  FDRE \storemerge4_i_reg_1067_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce),
        .D(\storemerge4_i_reg_1067_reg[28]_1 [9]),
        .Q(\storemerge4_i_reg_1067_reg[28]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_1
       (.I0(input_A_23_ce0),
        .I1(ram_reg_0_31_17_17[2]),
        .I2(ram_reg_0_31_17_17[1]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_1__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(ram_reg_0_31_17_17[2]),
        .I2(ram_reg_0_31_17_17[1]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_1__1
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0),
        .I1(ram_reg_0_31_17_17[2]),
        .I2(ram_reg_0_31_17_17[1]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_1__2
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I1(ram_reg_0_31_17_17[2]),
        .I2(ram_reg_0_31_17_17[1]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(CEB2));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_1__3
       (.I0(input_A_30_ce0),
        .I1(ram_reg_0_31_17_17[2]),
        .I2(ram_reg_0_31_17_17[1]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter4_reg));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_1__4
       (.I0(input_A_31_ce0),
        .I1(ram_reg_0_31_17_17[2]),
        .I2(ram_reg_0_31_17_17[1]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter5_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2
   (ap_enable_reg_pp0_iter1,
    \col_fu_226_reg[4]_0 ,
    E,
    D,
    in_A_TREADY_int_regslice,
    input_B_23_ce0,
    input_B_17_ce0,
    input_B_11_ce0,
    input_B_5_ce0,
    input_B_30_ce0,
    CEA2,
    ap_loop_init_int_reg,
    p_0_in,
    \row_fu_230_reg[2]_0 ,
    \row_fu_230_reg[2]_1 ,
    \row_fu_230_reg[2]_2 ,
    \row_fu_230_reg[2]_3 ,
    \row_fu_230_reg[2]_4 ,
    \row_fu_230_reg[2]_5 ,
    \row_fu_230_reg[2]_6 ,
    \row_fu_230_reg[2]_7 ,
    \row_fu_230_reg[2]_8 ,
    \row_fu_230_reg[2]_9 ,
    \row_fu_230_reg[2]_10 ,
    \row_fu_230_reg[2]_11 ,
    \row_fu_230_reg[2]_12 ,
    \row_fu_230_reg[2]_13 ,
    \row_fu_230_reg[2]_14 ,
    \row_fu_230_reg[2]_15 ,
    \row_fu_230_reg[2]_16 ,
    \row_fu_230_reg[2]_17 ,
    \row_fu_230_reg[2]_18 ,
    \row_fu_230_reg[2]_19 ,
    \row_fu_230_reg[2]_20 ,
    \row_fu_230_reg[2]_21 ,
    \row_fu_230_reg[2]_22 ,
    \row_fu_230_reg[2]_23 ,
    \row_fu_230_reg[2]_24 ,
    \row_fu_230_reg[2]_25 ,
    \row_fu_230_reg[2]_26 ,
    \row_fu_230_reg[2]_27 ,
    \row_fu_230_reg[2]_28 ,
    \row_fu_230_reg[2]_29 ,
    \row_fu_230_reg[2]_30 ,
    \storemerge4_i1_reg_1067_reg[28]_0 ,
    SR,
    grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce,
    ap_clk,
    ap_rst_n,
    grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg,
    Q,
    DSP_A_B_DATA_INST,
    ap_enable_reg_pp0_iter1_0,
    input_A_23_ce0,
    DSP_A_B_DATA_INST_0,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg,
    input_A_30_ce0,
    input_A_31_ce0,
    \storemerge4_i1_reg_1067_reg[28]_1 );
  output ap_enable_reg_pp0_iter1;
  output [4:0]\col_fu_226_reg[4]_0 ;
  output [0:0]E;
  output [1:0]D;
  output in_A_TREADY_int_regslice;
  output input_B_23_ce0;
  output input_B_17_ce0;
  output input_B_11_ce0;
  output input_B_5_ce0;
  output input_B_30_ce0;
  output CEA2;
  output ap_loop_init_int_reg;
  output p_0_in;
  output \row_fu_230_reg[2]_0 ;
  output \row_fu_230_reg[2]_1 ;
  output \row_fu_230_reg[2]_2 ;
  output \row_fu_230_reg[2]_3 ;
  output \row_fu_230_reg[2]_4 ;
  output \row_fu_230_reg[2]_5 ;
  output \row_fu_230_reg[2]_6 ;
  output \row_fu_230_reg[2]_7 ;
  output \row_fu_230_reg[2]_8 ;
  output \row_fu_230_reg[2]_9 ;
  output \row_fu_230_reg[2]_10 ;
  output \row_fu_230_reg[2]_11 ;
  output \row_fu_230_reg[2]_12 ;
  output \row_fu_230_reg[2]_13 ;
  output \row_fu_230_reg[2]_14 ;
  output \row_fu_230_reg[2]_15 ;
  output \row_fu_230_reg[2]_16 ;
  output \row_fu_230_reg[2]_17 ;
  output \row_fu_230_reg[2]_18 ;
  output \row_fu_230_reg[2]_19 ;
  output \row_fu_230_reg[2]_20 ;
  output \row_fu_230_reg[2]_21 ;
  output \row_fu_230_reg[2]_22 ;
  output \row_fu_230_reg[2]_23 ;
  output \row_fu_230_reg[2]_24 ;
  output \row_fu_230_reg[2]_25 ;
  output \row_fu_230_reg[2]_26 ;
  output \row_fu_230_reg[2]_27 ;
  output \row_fu_230_reg[2]_28 ;
  output \row_fu_230_reg[2]_29 ;
  output \row_fu_230_reg[2]_30 ;
  output [28:0]\storemerge4_i1_reg_1067_reg[28]_0 ;
  input [0:0]SR;
  input grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce;
  input ap_clk;
  input ap_rst_n;
  input grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg;
  input [0:0]Q;
  input [3:0]DSP_A_B_DATA_INST;
  input ap_enable_reg_pp0_iter1_0;
  input input_A_23_ce0;
  input DSP_A_B_DATA_INST_0;
  input grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0;
  input grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg;
  input input_A_30_ce0;
  input input_A_31_ce0;
  input [28:0]\storemerge4_i1_reg_1067_reg[28]_1 ;

  wire CEA2;
  wire [1:0]D;
  wire [3:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [10:0]add_ln28_1_fu_693_p2;
  wire [5:0]add_ln29_fu_1021_p2;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire [4:0]\col_fu_226_reg[4]_0 ;
  wire \col_fu_226_reg_n_0_[5] ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_ready;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0;
  wire in_A_TREADY_int_regslice;
  wire indvar_flatten6_fu_234;
  wire \indvar_flatten6_fu_234[10]_i_3_n_0 ;
  wire \indvar_flatten6_fu_234[10]_i_6_n_0 ;
  wire \indvar_flatten6_fu_234[10]_i_7_n_0 ;
  wire \indvar_flatten6_fu_234_reg_n_0_[0] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[10] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[1] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[2] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[3] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[4] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[5] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[6] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[7] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[8] ;
  wire \indvar_flatten6_fu_234_reg_n_0_[9] ;
  wire input_A_23_ce0;
  wire input_A_30_ce0;
  wire input_A_31_ce0;
  wire input_B_11_ce0;
  wire input_B_17_ce0;
  wire input_B_23_ce0;
  wire input_B_30_ce0;
  wire input_B_5_ce0;
  wire p_0_in;
  wire p_0_in_0;
  wire ram_reg_0_31_0_0_i_2__10_n_0;
  wire ram_reg_0_31_0_0_i_2__11_n_0;
  wire ram_reg_0_31_0_0_i_2__12_n_0;
  wire ram_reg_0_31_0_0_i_2__7_n_0;
  wire ram_reg_0_31_0_0_i_2__8_n_0;
  wire ram_reg_0_31_0_0_i_2__9_n_0;
  wire ram_reg_0_31_0_0_i_3_n_0;
  wire ram_reg_0_31_0_0_i_7__2_n_0;
  wire ram_reg_0_31_0_0_i_7__3_n_0;
  wire ram_reg_0_31_0_0_i_8_n_0;
  wire \row_fu_230[4]_i_2__0_n_0 ;
  wire [4:0]row_fu_230_reg;
  wire \row_fu_230_reg[2]_0 ;
  wire \row_fu_230_reg[2]_1 ;
  wire \row_fu_230_reg[2]_10 ;
  wire \row_fu_230_reg[2]_11 ;
  wire \row_fu_230_reg[2]_12 ;
  wire \row_fu_230_reg[2]_13 ;
  wire \row_fu_230_reg[2]_14 ;
  wire \row_fu_230_reg[2]_15 ;
  wire \row_fu_230_reg[2]_16 ;
  wire \row_fu_230_reg[2]_17 ;
  wire \row_fu_230_reg[2]_18 ;
  wire \row_fu_230_reg[2]_19 ;
  wire \row_fu_230_reg[2]_2 ;
  wire \row_fu_230_reg[2]_20 ;
  wire \row_fu_230_reg[2]_21 ;
  wire \row_fu_230_reg[2]_22 ;
  wire \row_fu_230_reg[2]_23 ;
  wire \row_fu_230_reg[2]_24 ;
  wire \row_fu_230_reg[2]_25 ;
  wire \row_fu_230_reg[2]_26 ;
  wire \row_fu_230_reg[2]_27 ;
  wire \row_fu_230_reg[2]_28 ;
  wire \row_fu_230_reg[2]_29 ;
  wire \row_fu_230_reg[2]_3 ;
  wire \row_fu_230_reg[2]_30 ;
  wire \row_fu_230_reg[2]_4 ;
  wire \row_fu_230_reg[2]_5 ;
  wire \row_fu_230_reg[2]_6 ;
  wire \row_fu_230_reg[2]_7 ;
  wire \row_fu_230_reg[2]_8 ;
  wire \row_fu_230_reg[2]_9 ;
  wire [4:0]select_ln28_fu_973_p3;
  wire [28:0]\storemerge4_i1_reg_1067_reg[28]_0 ;
  wire [28:0]\storemerge4_i1_reg_1067_reg[28]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hB8008800)) 
    ack_in_t_i_3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(DSP_A_B_DATA_INST[2]),
        .I2(DSP_A_B_DATA_INST[0]),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_0),
        .O(in_A_TREADY_int_regslice));
  LUT2 #(
    .INIT(4'h2)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q),
        .O(ap_block_pp0_stage0_11001));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_11001),
        .Q(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFF47FF77)) 
    ce_r_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(DSP_A_B_DATA_INST[2]),
        .I2(ap_enable_reg_pp0_iter1_0),
        .I3(Q),
        .I4(DSP_A_B_DATA_INST[0]),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \col_fu_226[0]_i_1__0 
       (.I0(\col_fu_226_reg[4]_0 [0]),
        .O(add_ln29_fu_1021_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_fu_226[1]_i_1__0 
       (.I0(\col_fu_226_reg[4]_0 [0]),
        .I1(\col_fu_226_reg[4]_0 [1]),
        .O(add_ln29_fu_1021_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_fu_226[2]_i_1__0 
       (.I0(\col_fu_226_reg[4]_0 [1]),
        .I1(\col_fu_226_reg[4]_0 [0]),
        .I2(\col_fu_226_reg[4]_0 [2]),
        .O(add_ln29_fu_1021_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_fu_226[3]_i_1__0 
       (.I0(\col_fu_226_reg[4]_0 [2]),
        .I1(\col_fu_226_reg[4]_0 [0]),
        .I2(\col_fu_226_reg[4]_0 [1]),
        .I3(\col_fu_226_reg[4]_0 [3]),
        .O(add_ln29_fu_1021_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_fu_226[4]_i_1__0 
       (.I0(\col_fu_226_reg[4]_0 [0]),
        .I1(\col_fu_226_reg[4]_0 [1]),
        .I2(\col_fu_226_reg[4]_0 [2]),
        .I3(\col_fu_226_reg[4]_0 [3]),
        .I4(\col_fu_226_reg[4]_0 [4]),
        .O(add_ln29_fu_1021_p2[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \col_fu_226[5]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .O(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA8)) 
    \col_fu_226[5]_i_3__0 
       (.I0(\col_fu_226_reg_n_0_[5] ),
        .I1(\col_fu_226_reg[4]_0 [0]),
        .I2(\col_fu_226_reg[4]_0 [3]),
        .I3(\col_fu_226_reg[4]_0 [4]),
        .I4(\col_fu_226_reg[4]_0 [2]),
        .I5(\col_fu_226_reg[4]_0 [1]),
        .O(add_ln29_fu_1021_p2[5]));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(add_ln29_fu_1021_p2[0]),
        .Q(\col_fu_226_reg[4]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(add_ln29_fu_1021_p2[1]),
        .Q(\col_fu_226_reg[4]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(add_ln29_fu_1021_p2[2]),
        .Q(\col_fu_226_reg[4]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(add_ln29_fu_1021_p2[3]),
        .Q(\col_fu_226_reg[4]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(add_ln29_fu_1021_p2[4]),
        .Q(\col_fu_226_reg[4]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(add_ln29_fu_1021_p2[5]),
        .Q(\col_fu_226_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_flow_control_loop_pipe_sequential_init_64 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SR(SR),
        .add_ln28_1_fu_693_p2({add_ln28_1_fu_693_p2[10:2],add_ln28_1_fu_693_p2[0]}),
        .\ap_CS_fsm_reg[5] (DSP_A_B_DATA_INST[2:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_17),
        .ap_rst_n(ap_rst_n),
        .\col_fu_226_reg[0] (ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_ready(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_ready),
        .grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg),
        .grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_11),
        .grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .indvar_flatten6_fu_234(indvar_flatten6_fu_234),
        .\indvar_flatten6_fu_234_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\indvar_flatten6_fu_234_reg[0]_0 (\indvar_flatten6_fu_234[10]_i_3_n_0 ),
        .\indvar_flatten6_fu_234_reg[10] (\indvar_flatten6_fu_234_reg_n_0_[9] ),
        .\indvar_flatten6_fu_234_reg[10]_0 (\indvar_flatten6_fu_234_reg_n_0_[8] ),
        .\indvar_flatten6_fu_234_reg[10]_1 (\indvar_flatten6_fu_234_reg_n_0_[7] ),
        .\indvar_flatten6_fu_234_reg[10]_2 (\indvar_flatten6_fu_234_reg_n_0_[10] ),
        .\indvar_flatten6_fu_234_reg[4] (\indvar_flatten6_fu_234_reg_n_0_[3] ),
        .\indvar_flatten6_fu_234_reg[4]_0 (\indvar_flatten6_fu_234_reg_n_0_[0] ),
        .\indvar_flatten6_fu_234_reg[4]_1 (\indvar_flatten6_fu_234_reg_n_0_[1] ),
        .\indvar_flatten6_fu_234_reg[4]_2 (\indvar_flatten6_fu_234_reg_n_0_[2] ),
        .\indvar_flatten6_fu_234_reg[4]_3 (\indvar_flatten6_fu_234_reg_n_0_[4] ),
        .\indvar_flatten6_fu_234_reg[6] (\indvar_flatten6_fu_234_reg_n_0_[5] ),
        .\indvar_flatten6_fu_234_reg[6]_0 (\indvar_flatten6_fu_234_reg_n_0_[6] ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \indvar_flatten6_fu_234[10]_i_3 
       (.I0(\indvar_flatten6_fu_234_reg_n_0_[10] ),
        .I1(\indvar_flatten6_fu_234_reg_n_0_[9] ),
        .I2(\indvar_flatten6_fu_234_reg_n_0_[0] ),
        .I3(\indvar_flatten6_fu_234[10]_i_6_n_0 ),
        .I4(\indvar_flatten6_fu_234[10]_i_7_n_0 ),
        .O(\indvar_flatten6_fu_234[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten6_fu_234[10]_i_6 
       (.I0(\indvar_flatten6_fu_234_reg_n_0_[6] ),
        .I1(\indvar_flatten6_fu_234_reg_n_0_[5] ),
        .I2(\indvar_flatten6_fu_234_reg_n_0_[8] ),
        .I3(\indvar_flatten6_fu_234_reg_n_0_[7] ),
        .O(\indvar_flatten6_fu_234[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten6_fu_234[10]_i_7 
       (.I0(\indvar_flatten6_fu_234_reg_n_0_[2] ),
        .I1(\indvar_flatten6_fu_234_reg_n_0_[1] ),
        .I2(\indvar_flatten6_fu_234_reg_n_0_[4] ),
        .I3(\indvar_flatten6_fu_234_reg_n_0_[3] ),
        .O(\indvar_flatten6_fu_234[10]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[0]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[10]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[2]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[3]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[4]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[5]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[6]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[7]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[8]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_234_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_234),
        .D(add_ln28_1_fu_693_p2[9]),
        .Q(\indvar_flatten6_fu_234_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2800000000000000)) 
    ram_reg_0_31_0_0_i_1__31
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_7__3_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_30_ce0),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h2800000000000000)) 
    ram_reg_0_31_0_0_i_1__32
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__12_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_23_ce0),
        .O(\row_fu_230_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h2800000000000000)) 
    ram_reg_0_31_0_0_i_1__33
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__11_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_17_ce0),
        .O(\row_fu_230_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h2800000000000000)) 
    ram_reg_0_31_0_0_i_1__34
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_7__2_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_11_ce0),
        .O(\row_fu_230_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h2800000000000000)) 
    ram_reg_0_31_0_0_i_1__35
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__10_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(CEA2),
        .O(\row_fu_230_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h2800000000000000)) 
    ram_reg_0_31_0_0_i_1__36
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__9_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_23_ce0),
        .O(\row_fu_230_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h2800000000000000)) 
    ram_reg_0_31_0_0_i_1__37
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__8_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_17_ce0),
        .O(\row_fu_230_reg[2]_5 ));
  LUT6 #(
    .INIT(64'h2800000000000000)) 
    ram_reg_0_31_0_0_i_1__38
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__7_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_11_ce0),
        .O(\row_fu_230_reg[2]_6 ));
  LUT6 #(
    .INIT(64'h4200000000000000)) 
    ram_reg_0_31_0_0_i_1__39
       (.I0(row_fu_230_reg[2]),
        .I1(row_fu_230_reg[1]),
        .I2(\row_fu_230[4]_i_2__0_n_0 ),
        .I3(ram_reg_0_31_0_0_i_7__3_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_30_ce0),
        .O(\row_fu_230_reg[2]_7 ));
  LUT6 #(
    .INIT(64'h4200000000000000)) 
    ram_reg_0_31_0_0_i_1__40
       (.I0(row_fu_230_reg[2]),
        .I1(row_fu_230_reg[1]),
        .I2(\row_fu_230[4]_i_2__0_n_0 ),
        .I3(ram_reg_0_31_0_0_i_2__12_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_23_ce0),
        .O(\row_fu_230_reg[2]_8 ));
  LUT6 #(
    .INIT(64'h4200000000000000)) 
    ram_reg_0_31_0_0_i_1__41
       (.I0(row_fu_230_reg[2]),
        .I1(row_fu_230_reg[1]),
        .I2(\row_fu_230[4]_i_2__0_n_0 ),
        .I3(ram_reg_0_31_0_0_i_2__11_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_17_ce0),
        .O(\row_fu_230_reg[2]_9 ));
  LUT6 #(
    .INIT(64'h4200000000000000)) 
    ram_reg_0_31_0_0_i_1__42
       (.I0(row_fu_230_reg[2]),
        .I1(row_fu_230_reg[1]),
        .I2(\row_fu_230[4]_i_2__0_n_0 ),
        .I3(ram_reg_0_31_0_0_i_7__2_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_5_ce0),
        .O(\row_fu_230_reg[2]_10 ));
  LUT6 #(
    .INIT(64'h4200000000000000)) 
    ram_reg_0_31_0_0_i_1__43
       (.I0(row_fu_230_reg[2]),
        .I1(row_fu_230_reg[1]),
        .I2(\row_fu_230[4]_i_2__0_n_0 ),
        .I3(ram_reg_0_31_0_0_i_2__10_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_30_ce0),
        .O(\row_fu_230_reg[2]_11 ));
  LUT6 #(
    .INIT(64'h4200000000000000)) 
    ram_reg_0_31_0_0_i_1__44
       (.I0(row_fu_230_reg[2]),
        .I1(row_fu_230_reg[1]),
        .I2(\row_fu_230[4]_i_2__0_n_0 ),
        .I3(ram_reg_0_31_0_0_i_2__9_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_23_ce0),
        .O(\row_fu_230_reg[2]_12 ));
  LUT6 #(
    .INIT(64'h4200000000000000)) 
    ram_reg_0_31_0_0_i_1__45
       (.I0(row_fu_230_reg[2]),
        .I1(row_fu_230_reg[1]),
        .I2(\row_fu_230[4]_i_2__0_n_0 ),
        .I3(ram_reg_0_31_0_0_i_2__8_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_17_ce0),
        .O(\row_fu_230_reg[2]_13 ));
  LUT6 #(
    .INIT(64'h4200000000000000)) 
    ram_reg_0_31_0_0_i_1__46
       (.I0(row_fu_230_reg[2]),
        .I1(row_fu_230_reg[1]),
        .I2(\row_fu_230[4]_i_2__0_n_0 ),
        .I3(ram_reg_0_31_0_0_i_2__7_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_5_ce0),
        .O(\row_fu_230_reg[2]_14 ));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    ram_reg_0_31_0_0_i_1__47
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_7__3_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_30_ce0),
        .O(\row_fu_230_reg[2]_15 ));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    ram_reg_0_31_0_0_i_1__48
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__12_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_23_ce0),
        .O(\row_fu_230_reg[2]_16 ));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    ram_reg_0_31_0_0_i_1__49
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__11_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_11_ce0),
        .O(\row_fu_230_reg[2]_17 ));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    ram_reg_0_31_0_0_i_1__50
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_7__2_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_5_ce0),
        .O(\row_fu_230_reg[2]_18 ));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    ram_reg_0_31_0_0_i_1__51
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__10_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_30_ce0),
        .O(\row_fu_230_reg[2]_19 ));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    ram_reg_0_31_0_0_i_1__52
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__9_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_23_ce0),
        .O(\row_fu_230_reg[2]_20 ));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    ram_reg_0_31_0_0_i_1__53
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__8_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_11_ce0),
        .O(\row_fu_230_reg[2]_21 ));
  LUT6 #(
    .INIT(64'h1400000000000000)) 
    ram_reg_0_31_0_0_i_1__54
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__7_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_5_ce0),
        .O(\row_fu_230_reg[2]_22 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    ram_reg_0_31_0_0_i_1__55
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_7__3_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_30_ce0),
        .O(\row_fu_230_reg[2]_23 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    ram_reg_0_31_0_0_i_1__56
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__12_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_17_ce0),
        .O(\row_fu_230_reg[2]_24 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    ram_reg_0_31_0_0_i_1__57
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__11_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_11_ce0),
        .O(\row_fu_230_reg[2]_25 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    ram_reg_0_31_0_0_i_1__58
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_7__2_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_5_ce0),
        .O(\row_fu_230_reg[2]_26 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    ram_reg_0_31_0_0_i_1__59
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__10_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_30_ce0),
        .O(\row_fu_230_reg[2]_27 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    ram_reg_0_31_0_0_i_1__60
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__9_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_17_ce0),
        .O(\row_fu_230_reg[2]_28 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    ram_reg_0_31_0_0_i_1__61
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__8_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_11_ce0),
        .O(\row_fu_230_reg[2]_29 ));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    ram_reg_0_31_0_0_i_1__62
       (.I0(row_fu_230_reg[2]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[1]),
        .I3(ram_reg_0_31_0_0_i_2__7_n_0),
        .I4(DSP_A_B_DATA_INST[2]),
        .I5(input_B_5_ce0),
        .O(\row_fu_230_reg[2]_30 ));
  LUT6 #(
    .INIT(64'h7F80000000000000)) 
    ram_reg_0_31_0_0_i_2__10
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[3]),
        .I4(row_fu_230_reg[4]),
        .I5(ram_reg_0_31_0_0_i_3_n_0),
        .O(ram_reg_0_31_0_0_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h00006CCC00000000)) 
    ram_reg_0_31_0_0_i_2__11
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[3]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[1]),
        .I4(row_fu_230_reg[4]),
        .I5(ram_reg_0_31_0_0_i_8_n_0),
        .O(ram_reg_0_31_0_0_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h007F800000000000)) 
    ram_reg_0_31_0_0_i_2__12
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[3]),
        .I4(row_fu_230_reg[4]),
        .I5(ram_reg_0_31_0_0_i_8_n_0),
        .O(ram_reg_0_31_0_0_i_2__12_n_0));
  LUT6 #(
    .INIT(64'h8000007F00000000)) 
    ram_reg_0_31_0_0_i_2__7
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[3]),
        .I4(row_fu_230_reg[4]),
        .I5(ram_reg_0_31_0_0_i_3_n_0),
        .O(ram_reg_0_31_0_0_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h00006CCC00000000)) 
    ram_reg_0_31_0_0_i_2__8
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[3]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[1]),
        .I4(row_fu_230_reg[4]),
        .I5(ram_reg_0_31_0_0_i_3_n_0),
        .O(ram_reg_0_31_0_0_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h007F800000000000)) 
    ram_reg_0_31_0_0_i_2__9
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[3]),
        .I4(row_fu_230_reg[4]),
        .I5(ram_reg_0_31_0_0_i_3_n_0),
        .O(ram_reg_0_31_0_0_i_2__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    ram_reg_0_31_0_0_i_3
       (.I0(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(p_0_in_0),
        .I3(row_fu_230_reg[0]),
        .O(ram_reg_0_31_0_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h8000007F00000000)) 
    ram_reg_0_31_0_0_i_7__2
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[3]),
        .I4(row_fu_230_reg[4]),
        .I5(ram_reg_0_31_0_0_i_8_n_0),
        .O(ram_reg_0_31_0_0_i_7__2_n_0));
  LUT6 #(
    .INIT(64'h7F80000000000000)) 
    ram_reg_0_31_0_0_i_7__3
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[3]),
        .I4(row_fu_230_reg[4]),
        .I5(ram_reg_0_31_0_0_i_8_n_0),
        .O(ram_reg_0_31_0_0_i_7__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    ram_reg_0_31_0_0_i_8
       (.I0(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(p_0_in_0),
        .I3(row_fu_230_reg[0]),
        .O(ram_reg_0_31_0_0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \row_fu_230[0]_i_1__0 
       (.I0(row_fu_230_reg[0]),
        .I1(p_0_in_0),
        .O(select_ln28_fu_973_p3[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \row_fu_230[0]_i_2__0 
       (.I0(\col_fu_226_reg_n_0_[5] ),
        .I1(\col_fu_226_reg[4]_0 [1]),
        .I2(\col_fu_226_reg[4]_0 [2]),
        .I3(\col_fu_226_reg[4]_0 [4]),
        .I4(\col_fu_226_reg[4]_0 [3]),
        .I5(\col_fu_226_reg[4]_0 [0]),
        .O(p_0_in_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_fu_230[1]_i_1__0 
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[1]),
        .O(select_ln28_fu_973_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_fu_230[2]_i_1__0 
       (.I0(row_fu_230_reg[1]),
        .I1(\row_fu_230[4]_i_2__0_n_0 ),
        .I2(row_fu_230_reg[2]),
        .O(select_ln28_fu_973_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_fu_230[3]_i_1__0 
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[1]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[3]),
        .O(select_ln28_fu_973_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_fu_230[4]_i_1__0 
       (.I0(\row_fu_230[4]_i_2__0_n_0 ),
        .I1(row_fu_230_reg[3]),
        .I2(row_fu_230_reg[2]),
        .I3(row_fu_230_reg[1]),
        .I4(row_fu_230_reg[4]),
        .O(select_ln28_fu_973_p3[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \row_fu_230[4]_i_2__0 
       (.I0(p_0_in_0),
        .I1(row_fu_230_reg[0]),
        .O(\row_fu_230[4]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(select_ln28_fu_973_p3[0]),
        .Q(row_fu_230_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(select_ln28_fu_973_p3[1]),
        .Q(row_fu_230_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(select_ln28_fu_973_p3[2]),
        .Q(row_fu_230_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(select_ln28_fu_973_p3[3]),
        .Q(row_fu_230_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_input_B_31_ce0),
        .D(select_ln28_fu_973_p3[4]),
        .Q(row_fu_230_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE \storemerge4_i1_reg_1067_reg[0] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [0]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [0]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[10] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [10]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [10]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[11] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [11]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [11]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[12] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [12]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [12]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[13] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [13]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [13]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[14] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [14]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [14]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[15] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [15]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [15]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[16] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [16]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [16]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[17] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [17]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [17]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[18] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [18]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [18]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[19] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [19]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [19]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[1] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [1]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [1]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[20] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [20]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [20]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[21] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [21]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [21]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[22] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [22]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [22]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[23] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [23]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [23]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[24] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [24]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [24]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[25] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [25]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [25]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[26] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [26]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [26]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[27] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [27]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [27]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[28] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [28]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [28]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[2] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [2]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [2]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[3] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [3]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [3]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[4] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [4]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [4]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[5] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [5]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [5]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[6] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [6]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [6]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[7] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [7]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [7]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[8] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [8]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [8]),
        .R(1'b0));
  FDRE \storemerge4_i1_reg_1067_reg[9] 
       (.C(ap_clk),
        .CE(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce),
        .D(\storemerge4_i1_reg_1067_reg[28]_1 [9]),
        .Q(\storemerge4_i1_reg_1067_reg[28]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_2
       (.I0(input_A_23_ce0),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(input_B_23_ce0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_2__0
       (.I0(DSP_A_B_DATA_INST_0),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(input_B_17_ce0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_2__1
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_input_B_11_ce0),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(input_B_11_ce0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_2__2
       (.I0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_ap_start_reg),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(input_B_5_ce0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_2__3
       (.I0(input_A_30_ce0),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(input_B_30_ce0));
  LUT5 #(
    .INIT(32'h88B88888)) 
    tmp_product_i_2__4
       (.I0(input_A_31_ce0),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3),
        .O(CEA2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2
   (tmp_reg_618,
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST,
    ap_enable_reg_pp0_iter2,
    \icmp_ln54_reg_613_reg[0]_0 ,
    ap_block_pp0_stage0_11001,
    D,
    \icmp_ln54_3_reg_644_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    \trunc_ln54_2_reg_628_reg[0]_0 ,
    \trunc_ln54_2_reg_628_reg[3]_0 ,
    \trunc_ln54_2_reg_628_reg[4]_0 ,
    \trunc_ln54_2_reg_628_reg[3]_1 ,
    \trunc_ln54_2_reg_628_reg[3]_2 ,
    load_p2,
    \icmp_ln54_reg_613_reg[0]_1 ,
    \ap_CS_fsm_reg[7] ,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[7]_0 ,
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TDATA,
    \trunc_ln54_2_reg_628_reg[0]_1 ,
    \trunc_ln54_2_reg_628_reg[0]_2 ,
    \tmp_reg_618_reg[0]_0 ,
    ADDRARDADDR,
    E,
    or_ln54_fu_433_p2,
    ap_clk,
    icmp_ln54_3_fu_439_p2,
    DOUTADOUT,
    \trunc_ln54_2_reg_628_reg[1]_0 ,
    SR,
    \icmp_ln54_reg_613_reg[0]_2 ,
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg,
    ap_rst_n,
    Q,
    out_C_TREADY_int_regslice,
    \data_p1_reg[31] ,
    out_C_TDATA_reg,
    \data_p1_reg[0] ,
    \data_p2_reg[3] ,
    \zext_ln54_reg_633_reg[4]_0 ,
    \select_ln54_reg_623_reg[28]_0 ,
    \trunc_ln54_2_reg_628_reg[4]_1 ,
    grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0);
  output tmp_reg_618;
  output grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST;
  output ap_enable_reg_pp0_iter2;
  output \icmp_ln54_reg_613_reg[0]_0 ;
  output ap_block_pp0_stage0_11001;
  output [29:0]D;
  output [22:0]\icmp_ln54_3_reg_644_reg[0]_0 ;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output \trunc_ln54_2_reg_628_reg[0]_0 ;
  output \trunc_ln54_2_reg_628_reg[3]_0 ;
  output \trunc_ln54_2_reg_628_reg[4]_0 ;
  output \trunc_ln54_2_reg_628_reg[3]_1 ;
  output \trunc_ln54_2_reg_628_reg[3]_2 ;
  output load_p2;
  output \icmp_ln54_reg_613_reg[0]_1 ;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[7]_0 ;
  output [0:0]grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TDATA;
  output \trunc_ln54_2_reg_628_reg[0]_1 ;
  output \trunc_ln54_2_reg_628_reg[0]_2 ;
  output [30:0]\tmp_reg_618_reg[0]_0 ;
  output [9:0]ADDRARDADDR;
  input [0:0]E;
  input or_ln54_fu_433_p2;
  input ap_clk;
  input icmp_ln54_3_fu_439_p2;
  input [1:0]DOUTADOUT;
  input \trunc_ln54_2_reg_628_reg[1]_0 ;
  input [0:0]SR;
  input \icmp_ln54_reg_613_reg[0]_2 ;
  input grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg;
  input ap_rst_n;
  input [1:0]Q;
  input out_C_TREADY_int_regslice;
  input [28:0]\data_p1_reg[31] ;
  input [31:0]out_C_TDATA_reg;
  input \data_p1_reg[0] ;
  input \data_p2_reg[3] ;
  input [3:0]\zext_ln54_reg_633_reg[4]_0 ;
  input [27:0]\select_ln54_reg_623_reg[28]_0 ;
  input [3:0]\trunc_ln54_2_reg_628_reg[4]_1 ;
  input [9:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0;

  wire [9:0]ADDRARDADDR;
  wire [29:0]D;
  wire [1:0]DOUTADOUT;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [10:0]add_ln50_1_fu_185_p2;
  wire [5:0]add_ln51_fu_270_p2;
  wire [25:25]add_ln54_3_fu_496_p2;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire \col_fu_118[5]_i_2_n_0 ;
  wire \col_fu_118[5]_i_3_n_0 ;
  wire \col_fu_118_reg_n_0_[0] ;
  wire \col_fu_118_reg_n_0_[1] ;
  wire \col_fu_118_reg_n_0_[2] ;
  wire \col_fu_118_reg_n_0_[3] ;
  wire \col_fu_118_reg_n_0_[4] ;
  wire \col_fu_118_reg_n_0_[5] ;
  wire [25:1]cond50_i_i_fu_486_p3;
  wire \data_p1_reg[0] ;
  wire [28:0]\data_p1_reg[31] ;
  wire \data_p2[24]_i_10_n_0 ;
  wire \data_p2[24]_i_11_n_0 ;
  wire \data_p2[24]_i_12_n_0 ;
  wire \data_p2[24]_i_13_n_0 ;
  wire \data_p2[24]_i_14_n_0 ;
  wire \data_p2[24]_i_5_n_0 ;
  wire \data_p2[24]_i_6_n_0 ;
  wire \data_p2[24]_i_7_n_0 ;
  wire \data_p2[24]_i_8_n_0 ;
  wire \data_p2[24]_i_9_n_0 ;
  wire \data_p2_reg[24]_i_2_n_7 ;
  wire \data_p2_reg[3] ;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire [9:0]grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg;
  wire [0:0]grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TDATA;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST;
  wire icmp_ln54_3_fu_439_p2;
  wire icmp_ln54_3_reg_644;
  wire [22:0]\icmp_ln54_3_reg_644_reg[0]_0 ;
  wire \icmp_ln54_reg_613_reg[0]_0 ;
  wire \icmp_ln54_reg_613_reg[0]_1 ;
  wire \icmp_ln54_reg_613_reg[0]_2 ;
  wire [10:0]indvar_flatten20_fu_126;
  wire \indvar_flatten20_fu_126[10]_i_3_n_0 ;
  wire \indvar_flatten20_fu_126[10]_i_4_n_0 ;
  wire \indvar_flatten20_fu_126[10]_i_5_n_0 ;
  wire \indvar_flatten20_fu_126[10]_i_6_n_0 ;
  wire \indvar_flatten20_fu_126[5]_i_2_n_0 ;
  wire \indvar_flatten20_fu_126[8]_i_2_n_0 ;
  wire load_p2;
  wire or_ln54_fu_433_p2;
  wire or_ln54_reg_639;
  wire [31:0]out_C_TDATA_reg;
  wire \out_C_TDATA_reg[14]_i_10_n_0 ;
  wire \out_C_TDATA_reg[14]_i_12_n_0 ;
  wire \out_C_TDATA_reg[14]_i_14_n_0 ;
  wire \out_C_TDATA_reg[14]_i_16_n_0 ;
  wire \out_C_TDATA_reg[14]_i_18_n_0 ;
  wire \out_C_TDATA_reg[14]_i_20_n_0 ;
  wire \out_C_TDATA_reg[14]_i_22_n_0 ;
  wire \out_C_TDATA_reg[14]_i_24_n_0 ;
  wire \out_C_TDATA_reg[14]_i_26_n_0 ;
  wire \out_C_TDATA_reg[14]_i_27_n_0 ;
  wire \out_C_TDATA_reg[14]_i_28_n_0 ;
  wire \out_C_TDATA_reg[14]_i_29_n_0 ;
  wire \out_C_TDATA_reg[14]_i_30_n_0 ;
  wire \out_C_TDATA_reg[14]_i_31_n_0 ;
  wire \out_C_TDATA_reg[14]_i_32_n_0 ;
  wire \out_C_TDATA_reg[14]_i_33_n_0 ;
  wire \out_C_TDATA_reg[14]_i_34_n_0 ;
  wire \out_C_TDATA_reg[14]_i_35_n_0 ;
  wire \out_C_TDATA_reg[14]_i_36_n_0 ;
  wire \out_C_TDATA_reg[14]_i_37_n_0 ;
  wire \out_C_TDATA_reg[14]_i_38_n_0 ;
  wire \out_C_TDATA_reg[14]_i_39_n_0 ;
  wire \out_C_TDATA_reg[14]_i_40_n_0 ;
  wire \out_C_TDATA_reg[14]_i_41_n_0 ;
  wire \out_C_TDATA_reg[14]_i_42_n_0 ;
  wire \out_C_TDATA_reg[14]_i_43_n_0 ;
  wire \out_C_TDATA_reg[14]_i_44_n_0 ;
  wire \out_C_TDATA_reg[14]_i_45_n_0 ;
  wire \out_C_TDATA_reg[14]_i_46_n_0 ;
  wire \out_C_TDATA_reg[14]_i_47_n_0 ;
  wire \out_C_TDATA_reg[14]_i_48_n_0 ;
  wire \out_C_TDATA_reg[14]_i_49_n_0 ;
  wire \out_C_TDATA_reg[14]_i_50_n_0 ;
  wire \out_C_TDATA_reg[14]_i_51_n_0 ;
  wire \out_C_TDATA_reg[14]_i_52_n_0 ;
  wire \out_C_TDATA_reg[14]_i_53_n_0 ;
  wire \out_C_TDATA_reg[14]_i_54_n_0 ;
  wire \out_C_TDATA_reg[14]_i_55_n_0 ;
  wire \out_C_TDATA_reg[14]_i_56_n_0 ;
  wire \out_C_TDATA_reg[14]_i_57_n_0 ;
  wire \out_C_TDATA_reg[14]_i_58_n_0 ;
  wire \out_C_TDATA_reg[22]_i_10_n_0 ;
  wire \out_C_TDATA_reg[22]_i_11_n_0 ;
  wire \out_C_TDATA_reg[22]_i_12_n_0 ;
  wire \out_C_TDATA_reg[22]_i_13_n_0 ;
  wire \out_C_TDATA_reg[22]_i_14_n_0 ;
  wire \out_C_TDATA_reg[22]_i_15_n_0 ;
  wire \out_C_TDATA_reg[22]_i_16_n_0 ;
  wire \out_C_TDATA_reg[22]_i_17_n_0 ;
  wire \out_C_TDATA_reg[22]_i_18_n_0 ;
  wire \out_C_TDATA_reg[22]_i_19_n_0 ;
  wire \out_C_TDATA_reg[22]_i_20_n_0 ;
  wire \out_C_TDATA_reg[22]_i_21_n_0 ;
  wire \out_C_TDATA_reg[22]_i_22_n_0 ;
  wire \out_C_TDATA_reg[22]_i_23_n_0 ;
  wire \out_C_TDATA_reg[22]_i_24_n_0 ;
  wire \out_C_TDATA_reg[22]_i_25_n_0 ;
  wire \out_C_TDATA_reg[22]_i_26_n_0 ;
  wire \out_C_TDATA_reg[22]_i_28_n_0 ;
  wire \out_C_TDATA_reg[22]_i_29_n_0 ;
  wire \out_C_TDATA_reg[22]_i_30_n_0 ;
  wire \out_C_TDATA_reg[22]_i_31_n_0 ;
  wire \out_C_TDATA_reg[22]_i_32_n_0 ;
  wire \out_C_TDATA_reg[22]_i_33_n_0 ;
  wire \out_C_TDATA_reg[22]_i_34_n_0 ;
  wire \out_C_TDATA_reg[22]_i_35_n_0 ;
  wire \out_C_TDATA_reg[22]_i_36_n_0 ;
  wire \out_C_TDATA_reg[22]_i_37_n_0 ;
  wire \out_C_TDATA_reg[22]_i_38_n_0 ;
  wire \out_C_TDATA_reg[22]_i_39_n_0 ;
  wire \out_C_TDATA_reg[22]_i_40_n_0 ;
  wire \out_C_TDATA_reg[22]_i_41_n_0 ;
  wire \out_C_TDATA_reg[22]_i_42_n_0 ;
  wire \out_C_TDATA_reg[22]_i_43_n_0 ;
  wire \out_C_TDATA_reg[22]_i_44_n_0 ;
  wire \out_C_TDATA_reg[22]_i_45_n_0 ;
  wire \out_C_TDATA_reg[22]_i_46_n_0 ;
  wire \out_C_TDATA_reg[22]_i_47_n_0 ;
  wire \out_C_TDATA_reg[22]_i_48_n_0 ;
  wire \out_C_TDATA_reg[22]_i_49_n_0 ;
  wire \out_C_TDATA_reg[22]_i_50_n_0 ;
  wire \out_C_TDATA_reg[22]_i_51_n_0 ;
  wire \out_C_TDATA_reg[22]_i_52_n_0 ;
  wire \out_C_TDATA_reg[22]_i_53_n_0 ;
  wire \out_C_TDATA_reg[22]_i_54_n_0 ;
  wire \out_C_TDATA_reg[22]_i_55_n_0 ;
  wire \out_C_TDATA_reg[22]_i_56_n_0 ;
  wire \out_C_TDATA_reg[22]_i_57_n_0 ;
  wire \out_C_TDATA_reg[22]_i_58_n_0 ;
  wire \out_C_TDATA_reg[22]_i_59_n_0 ;
  wire \out_C_TDATA_reg[22]_i_60_n_0 ;
  wire \out_C_TDATA_reg[22]_i_61_n_0 ;
  wire \out_C_TDATA_reg[22]_i_62_n_0 ;
  wire \out_C_TDATA_reg[22]_i_63_n_0 ;
  wire \out_C_TDATA_reg[22]_i_64_n_0 ;
  wire \out_C_TDATA_reg[22]_i_65_n_0 ;
  wire \out_C_TDATA_reg[22]_i_66_n_0 ;
  wire \out_C_TDATA_reg[28]_i_2_n_0 ;
  wire \out_C_TDATA_reg[6]_i_10_n_0 ;
  wire \out_C_TDATA_reg[6]_i_12_n_0 ;
  wire \out_C_TDATA_reg[6]_i_13_n_0 ;
  wire \out_C_TDATA_reg[6]_i_14_n_0 ;
  wire \out_C_TDATA_reg[6]_i_15_n_0 ;
  wire \out_C_TDATA_reg[6]_i_16_n_0 ;
  wire \out_C_TDATA_reg[6]_i_17_n_0 ;
  wire \out_C_TDATA_reg[6]_i_18_n_0 ;
  wire \out_C_TDATA_reg[6]_i_19_n_0 ;
  wire \out_C_TDATA_reg[6]_i_20_n_0 ;
  wire \out_C_TDATA_reg[6]_i_21_n_0 ;
  wire \out_C_TDATA_reg[6]_i_22_n_0 ;
  wire \out_C_TDATA_reg[6]_i_23_n_0 ;
  wire \out_C_TDATA_reg[6]_i_24_n_0 ;
  wire \out_C_TDATA_reg[6]_i_25_n_0 ;
  wire \out_C_TDATA_reg[6]_i_26_n_0 ;
  wire \out_C_TDATA_reg[6]_i_27_n_0 ;
  wire \out_C_TDATA_reg[6]_i_28_n_0 ;
  wire \out_C_TDATA_reg[6]_i_29_n_0 ;
  wire \out_C_TDATA_reg[6]_i_30_n_0 ;
  wire \out_C_TDATA_reg[6]_i_31_n_0 ;
  wire \out_C_TDATA_reg[6]_i_32_n_0 ;
  wire \out_C_TDATA_reg[6]_i_33_n_0 ;
  wire \out_C_TDATA_reg[6]_i_34_n_0 ;
  wire \out_C_TDATA_reg[6]_i_35_n_0 ;
  wire \out_C_TDATA_reg[6]_i_36_n_0 ;
  wire \out_C_TDATA_reg[6]_i_37_n_0 ;
  wire \out_C_TDATA_reg[6]_i_38_n_0 ;
  wire \out_C_TDATA_reg[6]_i_39_n_0 ;
  wire \out_C_TDATA_reg[6]_i_40_n_0 ;
  wire \out_C_TDATA_reg[6]_i_41_n_0 ;
  wire \out_C_TDATA_reg[6]_i_42_n_0 ;
  wire \out_C_TDATA_reg[6]_i_43_n_0 ;
  wire \out_C_TDATA_reg[6]_i_44_n_0 ;
  wire \out_C_TDATA_reg[6]_i_45_n_0 ;
  wire \out_C_TDATA_reg[6]_i_46_n_0 ;
  wire \out_C_TDATA_reg[6]_i_47_n_0 ;
  wire \out_C_TDATA_reg[6]_i_48_n_0 ;
  wire \out_C_TDATA_reg[6]_i_9_n_0 ;
  wire \out_C_TDATA_reg_reg[14]_i_11_n_0 ;
  wire \out_C_TDATA_reg_reg[14]_i_13_n_0 ;
  wire \out_C_TDATA_reg_reg[14]_i_15_n_0 ;
  wire \out_C_TDATA_reg_reg[14]_i_17_n_0 ;
  wire \out_C_TDATA_reg_reg[14]_i_19_n_0 ;
  wire \out_C_TDATA_reg_reg[14]_i_1_n_0 ;
  wire \out_C_TDATA_reg_reg[14]_i_1_n_1 ;
  wire \out_C_TDATA_reg_reg[14]_i_1_n_2 ;
  wire \out_C_TDATA_reg_reg[14]_i_1_n_3 ;
  wire \out_C_TDATA_reg_reg[14]_i_1_n_4 ;
  wire \out_C_TDATA_reg_reg[14]_i_1_n_5 ;
  wire \out_C_TDATA_reg_reg[14]_i_1_n_6 ;
  wire \out_C_TDATA_reg_reg[14]_i_1_n_7 ;
  wire \out_C_TDATA_reg_reg[14]_i_21_n_0 ;
  wire \out_C_TDATA_reg_reg[14]_i_23_n_0 ;
  wire \out_C_TDATA_reg_reg[14]_i_25_n_0 ;
  wire \out_C_TDATA_reg_reg[22]_i_1_n_0 ;
  wire \out_C_TDATA_reg_reg[22]_i_1_n_1 ;
  wire \out_C_TDATA_reg_reg[22]_i_1_n_2 ;
  wire \out_C_TDATA_reg_reg[22]_i_1_n_3 ;
  wire \out_C_TDATA_reg_reg[22]_i_1_n_4 ;
  wire \out_C_TDATA_reg_reg[22]_i_1_n_5 ;
  wire \out_C_TDATA_reg_reg[22]_i_1_n_6 ;
  wire \out_C_TDATA_reg_reg[22]_i_1_n_7 ;
  wire \out_C_TDATA_reg_reg[22]_i_27_n_0 ;
  wire \out_C_TDATA_reg_reg[6]_i_11_n_0 ;
  wire \out_C_TDATA_reg_reg[6]_i_1_n_0 ;
  wire \out_C_TDATA_reg_reg[6]_i_1_n_1 ;
  wire \out_C_TDATA_reg_reg[6]_i_1_n_2 ;
  wire \out_C_TDATA_reg_reg[6]_i_1_n_3 ;
  wire \out_C_TDATA_reg_reg[6]_i_1_n_4 ;
  wire \out_C_TDATA_reg_reg[6]_i_1_n_5 ;
  wire \out_C_TDATA_reg_reg[6]_i_1_n_6 ;
  wire \out_C_TDATA_reg_reg[6]_i_1_n_7 ;
  wire out_C_TREADY_int_regslice;
  wire out_element_last_fu_264_p2;
  wire out_element_last_reg_608;
  wire \out_element_last_reg_608[0]_i_2_n_0 ;
  wire ram_reg_bram_0_i_17_n_0;
  wire ram_reg_bram_0_i_19_n_0;
  wire \row_fu_122[0]_i_1_n_0 ;
  wire \row_fu_122[1]_i_1_n_0 ;
  wire \row_fu_122[2]_i_1_n_0 ;
  wire \row_fu_122[3]_i_1_n_0 ;
  wire \row_fu_122[4]_i_1_n_0 ;
  wire \row_fu_122[4]_i_2_n_0 ;
  wire \row_fu_122[5]_i_2_n_0 ;
  wire \row_fu_122[5]_i_3_n_0 ;
  wire \row_fu_122_reg_n_0_[0] ;
  wire \row_fu_122_reg_n_0_[1] ;
  wire \row_fu_122_reg_n_0_[2] ;
  wire \row_fu_122_reg_n_0_[3] ;
  wire \row_fu_122_reg_n_0_[4] ;
  wire \row_fu_122_reg_n_0_[5] ;
  wire [28:0]select_ln54_reg_623;
  wire [27:0]\select_ln54_reg_623_reg[28]_0 ;
  wire tmp_reg_618;
  wire [30:0]\tmp_reg_618_reg[0]_0 ;
  wire [4:0]trunc_ln54_2_reg_628;
  wire \trunc_ln54_2_reg_628_reg[0]_0 ;
  wire \trunc_ln54_2_reg_628_reg[0]_1 ;
  wire \trunc_ln54_2_reg_628_reg[0]_2 ;
  wire \trunc_ln54_2_reg_628_reg[1]_0 ;
  wire \trunc_ln54_2_reg_628_reg[3]_0 ;
  wire \trunc_ln54_2_reg_628_reg[3]_1 ;
  wire \trunc_ln54_2_reg_628_reg[3]_2 ;
  wire \trunc_ln54_2_reg_628_reg[4]_0 ;
  wire [3:0]\trunc_ln54_2_reg_628_reg[4]_1 ;
  wire [4:0]zext_ln54_reg_633;
  wire [3:0]\zext_ln54_reg_633_reg[4]_0 ;
  wire [7:1]\NLW_data_p2_reg[24]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_data_p2_reg[24]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_out_C_TDATA_reg_reg[6]_i_1_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(out_C_TREADY_int_regslice),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(E),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \col_fu_118[5]_i_2 
       (.I0(\col_fu_118_reg_n_0_[1] ),
        .I1(\col_fu_118_reg_n_0_[0] ),
        .I2(\col_fu_118_reg_n_0_[4] ),
        .I3(\col_fu_118_reg_n_0_[2] ),
        .O(\col_fu_118[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \col_fu_118[5]_i_3 
       (.I0(\col_fu_118_reg_n_0_[1] ),
        .I1(\col_fu_118_reg_n_0_[0] ),
        .I2(\col_fu_118_reg_n_0_[2] ),
        .O(\col_fu_118[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln51_fu_270_p2[0]),
        .Q(\col_fu_118_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln51_fu_270_p2[1]),
        .Q(\col_fu_118_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln51_fu_270_p2[2]),
        .Q(\col_fu_118_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln51_fu_270_p2[3]),
        .Q(\col_fu_118_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln51_fu_270_p2[4]),
        .Q(\col_fu_118_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln51_fu_270_p2[5]),
        .Q(\col_fu_118_reg_n_0_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p1_reg[31] [0]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [0]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[0]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p1_reg[31] [10]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [10]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[10]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p1_reg[31] [11]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [11]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[11]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p1_reg[31] [12]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [12]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[12]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p1_reg[31] [13]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [13]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[13]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p1_reg[31] [14]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [14]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[14]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p1_reg[31] [15]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [15]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[15]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p1_reg[31] [16]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [16]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[16]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p1_reg[31] [17]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [17]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[17]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p1_reg[31] [18]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [18]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[18]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p1_reg[31] [19]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [19]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[19]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p1_reg[31] [1]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [1]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[1]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p1_reg[31] [20]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [20]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[20]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p1_reg[31] [21]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [21]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[21]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p1_reg[31] [22]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [22]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[22]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p1_reg[31] [23]),
        .I1(\trunc_ln54_2_reg_628_reg[0]_0 ),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[25]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p1_reg[31] [24]),
        .I1(\trunc_ln54_2_reg_628_reg[3]_0 ),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[26]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p1_reg[31] [25]),
        .I1(\trunc_ln54_2_reg_628_reg[4]_0 ),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[27]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p1_reg[31] [26]),
        .I1(\trunc_ln54_2_reg_628_reg[3]_1 ),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[28]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p1_reg[31] [26]),
        .I1(\trunc_ln54_2_reg_628_reg[3]_1 ),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[29]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p1_reg[31] [2]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [2]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[2]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p1_reg[31] [27]),
        .I1(\trunc_ln54_2_reg_628_reg[3]_2 ),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[30]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[31]_i_2__0 
       (.I0(\data_p1_reg[31] [28]),
        .I1(tmp_reg_618),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[31]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p1_reg[31] [3]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [3]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[3]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p1_reg[31] [4]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [4]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[4]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p1_reg[31] [5]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [5]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[5]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p1_reg[31] [6]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [6]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[6]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p1_reg[31] [7]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [7]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[7]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p1_reg[31] [8]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [8]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[8]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0C0CFF00)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p1_reg[31] [9]),
        .I1(\icmp_ln54_3_reg_644_reg[0]_0 [9]),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[9]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(\data_p1_reg[0] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[0]_i_1__0 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [0]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[10]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [10]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[11]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [11]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[12]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [12]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[13]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [13]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[14]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [14]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[15]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [15]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[16]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [16]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[17]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [17]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[18]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [18]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[19]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [19]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[1]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [1]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[20]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [20]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[21]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [21]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[22]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [22]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h0909FF00)) 
    \data_p2[23]_i_1 
       (.I0(trunc_ln54_2_reg_628[0]),
        .I1(add_ln54_3_fu_496_p2),
        .I2(\icmp_ln54_reg_613_reg[0]_0 ),
        .I3(out_C_TDATA_reg[23]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\tmp_reg_618_reg[0]_0 [23]));
  LUT6 #(
    .INIT(64'h00590059FFFF0000)) 
    \data_p2[24]_i_1 
       (.I0(trunc_ln54_2_reg_628[1]),
        .I1(add_ln54_3_fu_496_p2),
        .I2(trunc_ln54_2_reg_628[0]),
        .I3(\icmp_ln54_reg_613_reg[0]_0 ),
        .I4(out_C_TDATA_reg[24]),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(\tmp_reg_618_reg[0]_0 [24]));
  LUT6 #(
    .INIT(64'h3000000080800000)) 
    \data_p2[24]_i_10 
       (.I0(select_ln54_reg_623[25]),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[27]),
        .I4(zext_ln54_reg_633[4]),
        .I5(zext_ln54_reg_633[2]),
        .O(\data_p2[24]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \data_p2[24]_i_11 
       (.I0(select_ln54_reg_623[15]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[23]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[7]),
        .O(\data_p2[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_p2[24]_i_12 
       (.I0(select_ln54_reg_623[25]),
        .I1(select_ln54_reg_623[9]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[17]),
        .I4(zext_ln54_reg_633[4]),
        .I5(select_ln54_reg_623[1]),
        .O(\data_p2[24]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \data_p2[24]_i_13 
       (.I0(select_ln54_reg_623[14]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[22]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[6]),
        .O(\data_p2[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_p2[24]_i_14 
       (.I0(select_ln54_reg_623[24]),
        .I1(select_ln54_reg_623[8]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[16]),
        .I4(zext_ln54_reg_633[4]),
        .I5(select_ln54_reg_623[0]),
        .O(\data_p2[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_p2[24]_i_3 
       (.I0(\data_p2[24]_i_5_n_0 ),
        .I1(\data_p2[24]_i_6_n_0 ),
        .I2(icmp_ln54_3_reg_644),
        .I3(\data_p2[24]_i_7_n_0 ),
        .I4(zext_ln54_reg_633[0]),
        .I5(\data_p2[24]_i_8_n_0 ),
        .O(cond50_i_i_fu_486_p3[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_p2[24]_i_4 
       (.I0(\data_p2[24]_i_9_n_0 ),
        .I1(\data_p2[24]_i_10_n_0 ),
        .I2(icmp_ln54_3_reg_644),
        .I3(\data_p2[24]_i_8_n_0 ),
        .I4(zext_ln54_reg_633[0]),
        .I5(\out_C_TDATA_reg[22]_i_12_n_0 ),
        .O(cond50_i_i_fu_486_p3[24]));
  LUT6 #(
    .INIT(64'h00000000B0800000)) 
    \data_p2[24]_i_5 
       (.I0(select_ln54_reg_623[27]),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[25]),
        .I4(zext_ln54_reg_633[4]),
        .I5(zext_ln54_reg_633[2]),
        .O(\data_p2[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3000000080800000)) 
    \data_p2[24]_i_6 
       (.I0(select_ln54_reg_623[26]),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[28]),
        .I4(zext_ln54_reg_633[4]),
        .I5(zext_ln54_reg_633[2]),
        .O(\data_p2[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_p2[24]_i_7 
       (.I0(\data_p2[24]_i_11_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_32_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_30_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\data_p2[24]_i_12_n_0 ),
        .O(\data_p2[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_p2[24]_i_8 
       (.I0(\data_p2[24]_i_13_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_36_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_34_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\data_p2[24]_i_14_n_0 ),
        .O(\data_p2[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \data_p2[24]_i_9 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[26]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[22]_i_29_n_0 ),
        .O(\data_p2[24]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[25]_i_1 
       (.I0(\trunc_ln54_2_reg_628_reg[0]_0 ),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[26]_i_1 
       (.I0(\trunc_ln54_2_reg_628_reg[3]_0 ),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[27]_i_1 
       (.I0(\trunc_ln54_2_reg_628_reg[4]_0 ),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[29]_i_1 
       (.I0(\trunc_ln54_2_reg_628_reg[3]_1 ),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[2]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [2]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[30]_i_1 
       (.I0(\trunc_ln54_2_reg_628_reg[3]_2 ),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [29]));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[31]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .I2(out_C_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[31]_i_2 
       (.I0(tmp_reg_618),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[3]_i_1__0 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [3]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .I2(out_C_TREADY_int_regslice),
        .I3(\data_p2_reg[3] ),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[4]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [4]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[5]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [5]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[6]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [6]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[7]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [7]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[8]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [8]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[9]_i_1 
       (.I0(\icmp_ln54_3_reg_644_reg[0]_0 [9]),
        .I1(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(\tmp_reg_618_reg[0]_0 [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \data_p2_reg[24]_i_2 
       (.CI(\out_C_TDATA_reg_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_data_p2_reg[24]_i_2_CO_UNCONNECTED [7:1],\data_p2_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_p2_reg[24]_i_2_O_UNCONNECTED [7:2],add_ln54_3_fu_496_p2,\NLW_data_p2_reg[24]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cond50_i_i_fu_486_p3[25:24]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .SR(SR),
        .add_ln50_1_fu_185_p2(add_ln50_1_fu_185_p2),
        .add_ln51_fu_270_p2(add_ln51_fu_270_p2),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(ap_block_pp0_stage0_11001),
        .ap_enable_reg_pp0_iter2_reg_0(flow_control_loop_pipe_sequential_init_U_n_25),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_22),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_23),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_21),
        .\col_fu_118_reg[5] (\col_fu_118[5]_i_2_n_0 ),
        .\col_fu_118_reg[5]_0 (\col_fu_118[5]_i_3_n_0 ),
        .\col_fu_118_reg[5]_1 (\col_fu_118_reg_n_0_[4] ),
        .\col_fu_118_reg[5]_2 (\col_fu_118_reg_n_0_[3] ),
        .\col_fu_118_reg[5]_3 (\col_fu_118_reg_n_0_[5] ),
        .grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0(grp_matrixmul_32_opt_Pipeline_loop1_loop2_fu_404_output_C_address0),
        .grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .indvar_flatten20_fu_126(indvar_flatten20_fu_126),
        .\indvar_flatten20_fu_126_reg[10] (\indvar_flatten20_fu_126[10]_i_4_n_0 ),
        .\indvar_flatten20_fu_126_reg[10]_0 (\indvar_flatten20_fu_126[10]_i_3_n_0 ),
        .\indvar_flatten20_fu_126_reg[5] (\indvar_flatten20_fu_126[5]_i_2_n_0 ),
        .\indvar_flatten20_fu_126_reg[8] (\indvar_flatten20_fu_126[8]_i_2_n_0 ),
        .out_C_TREADY_int_regslice(out_C_TREADY_int_regslice),
        .out_element_last_fu_264_p2(out_element_last_fu_264_p2),
        .\out_element_last_reg_608_reg[0] (\out_element_last_reg_608[0]_i_2_n_0 ),
        .ram_reg_bram_0(\col_fu_118_reg_n_0_[1] ),
        .ram_reg_bram_0_0(\col_fu_118_reg_n_0_[0] ),
        .ram_reg_bram_0_1(\col_fu_118_reg_n_0_[2] ),
        .ram_reg_bram_0_2(\row_fu_122_reg_n_0_[0] ),
        .ram_reg_bram_0_3(\row_fu_122_reg_n_0_[1] ),
        .ram_reg_bram_0_4(ram_reg_bram_0_i_19_n_0),
        .ram_reg_bram_0_5(\row_fu_122_reg_n_0_[2] ),
        .ram_reg_bram_0_6(ram_reg_bram_0_i_17_n_0),
        .ram_reg_bram_0_7(\row_fu_122_reg_n_0_[3] ),
        .ram_reg_bram_0_8(\row_fu_122_reg_n_0_[4] ),
        .\row_fu_122_reg[5] (ap_enable_reg_pp0_iter2));
  FDRE \icmp_ln54_3_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(icmp_ln54_3_fu_439_p2),
        .Q(icmp_ln54_3_reg_644),
        .R(1'b0));
  FDRE \icmp_ln54_reg_613_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln54_reg_613_reg[0]_2 ),
        .Q(\icmp_ln54_reg_613_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \indvar_flatten20_fu_126[10]_i_3 
       (.I0(\indvar_flatten20_fu_126[10]_i_5_n_0 ),
        .I1(indvar_flatten20_fu_126[3]),
        .I2(indvar_flatten20_fu_126[4]),
        .I3(indvar_flatten20_fu_126[1]),
        .I4(indvar_flatten20_fu_126[2]),
        .O(\indvar_flatten20_fu_126[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \indvar_flatten20_fu_126[10]_i_4 
       (.I0(indvar_flatten20_fu_126[7]),
        .I1(\indvar_flatten20_fu_126[8]_i_2_n_0 ),
        .I2(indvar_flatten20_fu_126[6]),
        .I3(indvar_flatten20_fu_126[8]),
        .O(\indvar_flatten20_fu_126[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \indvar_flatten20_fu_126[10]_i_5 
       (.I0(indvar_flatten20_fu_126[7]),
        .I1(indvar_flatten20_fu_126[8]),
        .I2(indvar_flatten20_fu_126[5]),
        .I3(indvar_flatten20_fu_126[6]),
        .I4(indvar_flatten20_fu_126[0]),
        .I5(\indvar_flatten20_fu_126[10]_i_6_n_0 ),
        .O(\indvar_flatten20_fu_126[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten20_fu_126[10]_i_6 
       (.I0(indvar_flatten20_fu_126[9]),
        .I1(indvar_flatten20_fu_126[10]),
        .O(\indvar_flatten20_fu_126[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \indvar_flatten20_fu_126[5]_i_2 
       (.I0(indvar_flatten20_fu_126[3]),
        .I1(indvar_flatten20_fu_126[1]),
        .I2(indvar_flatten20_fu_126[0]),
        .I3(indvar_flatten20_fu_126[2]),
        .I4(indvar_flatten20_fu_126[4]),
        .O(\indvar_flatten20_fu_126[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten20_fu_126[8]_i_2 
       (.I0(indvar_flatten20_fu_126[4]),
        .I1(indvar_flatten20_fu_126[2]),
        .I2(indvar_flatten20_fu_126[0]),
        .I3(indvar_flatten20_fu_126[1]),
        .I4(indvar_flatten20_fu_126[3]),
        .I5(indvar_flatten20_fu_126[5]),
        .O(\indvar_flatten20_fu_126[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[0]),
        .Q(indvar_flatten20_fu_126[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[10]),
        .Q(indvar_flatten20_fu_126[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[1]),
        .Q(indvar_flatten20_fu_126[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[2]),
        .Q(indvar_flatten20_fu_126[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[3]),
        .Q(indvar_flatten20_fu_126[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[4]),
        .Q(indvar_flatten20_fu_126[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[5]),
        .Q(indvar_flatten20_fu_126[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[6]),
        .Q(indvar_flatten20_fu_126[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[7]),
        .Q(indvar_flatten20_fu_126[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[8]),
        .Q(indvar_flatten20_fu_126[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(add_ln50_1_fu_185_p2[9]),
        .Q(indvar_flatten20_fu_126[9]),
        .R(1'b0));
  FDRE \or_ln54_reg_639_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(or_ln54_fu_433_p2),
        .Q(or_ln54_reg_639),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[14]_i_10 
       (.I0(\out_C_TDATA_reg[22]_i_58_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_26_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[22]_i_62_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[14]_i_27_n_0 ),
        .O(\out_C_TDATA_reg[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[14]_i_12 
       (.I0(\out_C_TDATA_reg[22]_i_62_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_30_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[14]_i_26_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[14]_i_31_n_0 ),
        .O(\out_C_TDATA_reg[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[14]_i_14 
       (.I0(\out_C_TDATA_reg[14]_i_26_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_34_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[14]_i_30_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[14]_i_35_n_0 ),
        .O(\out_C_TDATA_reg[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[14]_i_16 
       (.I0(\out_C_TDATA_reg[14]_i_30_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_38_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[14]_i_34_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[14]_i_39_n_0 ),
        .O(\out_C_TDATA_reg[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[14]_i_18 
       (.I0(\out_C_TDATA_reg[14]_i_34_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_42_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[14]_i_38_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[14]_i_43_n_0 ),
        .O(\out_C_TDATA_reg[14]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[14]_i_2 
       (.I0(\out_C_TDATA_reg[14]_i_10_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[22]_i_27_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[14]_i_11_n_0 ),
        .O(cond50_i_i_fu_486_p3[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[14]_i_20 
       (.I0(\out_C_TDATA_reg[14]_i_38_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_46_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[14]_i_42_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[14]_i_47_n_0 ),
        .O(\out_C_TDATA_reg[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[14]_i_22 
       (.I0(\out_C_TDATA_reg[14]_i_42_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_50_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[14]_i_46_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[14]_i_51_n_0 ),
        .O(\out_C_TDATA_reg[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[14]_i_24 
       (.I0(\out_C_TDATA_reg[14]_i_46_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_54_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[14]_i_50_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[14]_i_55_n_0 ),
        .O(\out_C_TDATA_reg[14]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \out_C_TDATA_reg[14]_i_26 
       (.I0(select_ln54_reg_623[19]),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[15]),
        .I3(zext_ln54_reg_633[4]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[14]_i_27 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[18]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88888888888)) 
    \out_C_TDATA_reg[14]_i_28 
       (.I0(\out_C_TDATA_reg[22]_i_60_n_0 ),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[14]),
        .I3(zext_ln54_reg_633[3]),
        .I4(select_ln54_reg_623[6]),
        .I5(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \out_C_TDATA_reg[14]_i_29 
       (.I0(select_ln54_reg_623[4]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[12]),
        .I3(zext_ln54_reg_633[4]),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[14]_i_58_n_0 ),
        .O(\out_C_TDATA_reg[14]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[14]_i_3 
       (.I0(\out_C_TDATA_reg[14]_i_12_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[14]_i_11_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[14]_i_13_n_0 ),
        .O(cond50_i_i_fu_486_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \out_C_TDATA_reg[14]_i_30 
       (.I0(select_ln54_reg_623[18]),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[14]),
        .I3(zext_ln54_reg_633[4]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[14]_i_31 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[17]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[14]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88888888888)) 
    \out_C_TDATA_reg[14]_i_32 
       (.I0(\out_C_TDATA_reg[22]_i_66_n_0 ),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[13]),
        .I3(zext_ln54_reg_633[3]),
        .I4(select_ln54_reg_623[5]),
        .I5(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[14]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0CF00C000)) 
    \out_C_TDATA_reg[14]_i_33 
       (.I0(select_ln54_reg_623[3]),
        .I1(select_ln54_reg_623[11]),
        .I2(zext_ln54_reg_633[2]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[7]),
        .I5(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \out_C_TDATA_reg[14]_i_34 
       (.I0(select_ln54_reg_623[17]),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[13]),
        .I3(zext_ln54_reg_633[4]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[14]_i_35 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[16]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[14]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88888888888)) 
    \out_C_TDATA_reg[14]_i_36 
       (.I0(\out_C_TDATA_reg[14]_i_58_n_0 ),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[12]),
        .I3(zext_ln54_reg_633[3]),
        .I4(select_ln54_reg_623[4]),
        .I5(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[14]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0CF00C000)) 
    \out_C_TDATA_reg[14]_i_37 
       (.I0(select_ln54_reg_623[2]),
        .I1(select_ln54_reg_623[10]),
        .I2(zext_ln54_reg_633[2]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[6]),
        .I5(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[14]_i_38 
       (.I0(select_ln54_reg_623[16]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[12]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[14]_i_39 
       (.I0(zext_ln54_reg_633[3]),
        .I1(zext_ln54_reg_633[4]),
        .I2(select_ln54_reg_623[15]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[14]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[14]_i_4 
       (.I0(\out_C_TDATA_reg[14]_i_14_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[14]_i_13_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[14]_i_15_n_0 ),
        .O(cond50_i_i_fu_486_p3[13]));
  LUT6 #(
    .INIT(64'h30BB308800000000)) 
    \out_C_TDATA_reg[14]_i_40 
       (.I0(select_ln54_reg_623[7]),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[11]),
        .I3(zext_ln54_reg_633[3]),
        .I4(select_ln54_reg_623[3]),
        .I5(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[14]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0CF00C000)) 
    \out_C_TDATA_reg[14]_i_41 
       (.I0(select_ln54_reg_623[1]),
        .I1(select_ln54_reg_623[9]),
        .I2(zext_ln54_reg_633[2]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[5]),
        .I5(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[14]_i_42 
       (.I0(select_ln54_reg_623[15]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[11]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[14]_i_43 
       (.I0(zext_ln54_reg_633[3]),
        .I1(zext_ln54_reg_633[4]),
        .I2(select_ln54_reg_623[14]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[14]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800000000)) 
    \out_C_TDATA_reg[14]_i_44 
       (.I0(select_ln54_reg_623[6]),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[10]),
        .I3(zext_ln54_reg_633[3]),
        .I4(select_ln54_reg_623[2]),
        .I5(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[14]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0CF00C000)) 
    \out_C_TDATA_reg[14]_i_45 
       (.I0(select_ln54_reg_623[0]),
        .I1(select_ln54_reg_623[8]),
        .I2(zext_ln54_reg_633[2]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[4]),
        .I5(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[14]_i_46 
       (.I0(select_ln54_reg_623[14]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[10]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[14]_i_47 
       (.I0(zext_ln54_reg_633[3]),
        .I1(zext_ln54_reg_633[4]),
        .I2(select_ln54_reg_623[13]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[14]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800000000)) 
    \out_C_TDATA_reg[14]_i_48 
       (.I0(select_ln54_reg_623[5]),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[9]),
        .I3(zext_ln54_reg_633[3]),
        .I4(select_ln54_reg_623[1]),
        .I5(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[14]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h0000B080)) 
    \out_C_TDATA_reg[14]_i_49 
       (.I0(select_ln54_reg_623[7]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[3]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[14]_i_5 
       (.I0(\out_C_TDATA_reg[14]_i_16_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[14]_i_15_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[14]_i_17_n_0 ),
        .O(cond50_i_i_fu_486_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[14]_i_50 
       (.I0(select_ln54_reg_623[13]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[9]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[14]_i_51 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[12]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[14]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800000000)) 
    \out_C_TDATA_reg[14]_i_52 
       (.I0(select_ln54_reg_623[4]),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[8]),
        .I3(zext_ln54_reg_633[3]),
        .I4(select_ln54_reg_623[0]),
        .I5(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[14]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h0000B080)) 
    \out_C_TDATA_reg[14]_i_53 
       (.I0(select_ln54_reg_623[6]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[2]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[14]_i_54 
       (.I0(select_ln54_reg_623[12]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[8]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[14]_i_55 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[11]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[14]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h30008080)) 
    \out_C_TDATA_reg[14]_i_56 
       (.I0(select_ln54_reg_623[3]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[7]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h0000B080)) 
    \out_C_TDATA_reg[14]_i_57 
       (.I0(select_ln54_reg_623[5]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[1]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[14]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h3088)) 
    \out_C_TDATA_reg[14]_i_58 
       (.I0(select_ln54_reg_623[0]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[8]),
        .I3(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[14]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[14]_i_6 
       (.I0(\out_C_TDATA_reg[14]_i_18_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[14]_i_17_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[14]_i_19_n_0 ),
        .O(cond50_i_i_fu_486_p3[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[14]_i_7 
       (.I0(\out_C_TDATA_reg[14]_i_20_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[14]_i_19_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[14]_i_21_n_0 ),
        .O(cond50_i_i_fu_486_p3[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[14]_i_8 
       (.I0(\out_C_TDATA_reg[14]_i_22_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[14]_i_21_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[14]_i_23_n_0 ),
        .O(cond50_i_i_fu_486_p3[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[14]_i_9 
       (.I0(\out_C_TDATA_reg[14]_i_24_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[14]_i_23_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[14]_i_25_n_0 ),
        .O(cond50_i_i_fu_486_p3[8]));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \out_C_TDATA_reg[22]_i_10 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[25]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[22]_i_28_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \out_C_TDATA_reg[22]_i_11 
       (.I0(\out_C_TDATA_reg[22]_i_29_n_0 ),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[26]),
        .I4(zext_ln54_reg_633[4]),
        .I5(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_12 
       (.I0(\out_C_TDATA_reg[22]_i_30_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_31_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_32_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[22]_i_33_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_13 
       (.I0(\out_C_TDATA_reg[22]_i_34_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_35_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_36_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[22]_i_37_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_14 
       (.I0(\out_C_TDATA_reg[22]_i_29_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_38_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[22]_i_28_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[22]_i_39_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_15 
       (.I0(\out_C_TDATA_reg[22]_i_32_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_40_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_31_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[22]_i_41_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_16 
       (.I0(\out_C_TDATA_reg[22]_i_28_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_42_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[22]_i_38_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[22]_i_43_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_17 
       (.I0(\out_C_TDATA_reg[22]_i_36_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_44_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_35_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[22]_i_45_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_18 
       (.I0(\out_C_TDATA_reg[22]_i_38_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_46_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[22]_i_42_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[22]_i_47_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_19 
       (.I0(\out_C_TDATA_reg[22]_i_31_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_48_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_40_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[22]_i_49_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_2 
       (.I0(\out_C_TDATA_reg[22]_i_10_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_11_n_0 ),
        .I2(icmp_ln54_3_reg_644),
        .I3(\out_C_TDATA_reg[22]_i_12_n_0 ),
        .I4(zext_ln54_reg_633[0]),
        .I5(\out_C_TDATA_reg[22]_i_13_n_0 ),
        .O(cond50_i_i_fu_486_p3[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_20 
       (.I0(\out_C_TDATA_reg[22]_i_42_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_50_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[22]_i_46_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[22]_i_51_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_21 
       (.I0(\out_C_TDATA_reg[22]_i_35_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_52_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_44_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[22]_i_53_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_22 
       (.I0(\out_C_TDATA_reg[22]_i_46_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_54_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[22]_i_50_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[22]_i_55_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_23 
       (.I0(\out_C_TDATA_reg[22]_i_40_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_56_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_48_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[22]_i_57_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_24 
       (.I0(\out_C_TDATA_reg[22]_i_50_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_58_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[22]_i_54_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[22]_i_59_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_25 
       (.I0(\out_C_TDATA_reg[22]_i_44_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_60_n_0 ),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(\out_C_TDATA_reg[22]_i_52_n_0 ),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[22]_i_61_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_26 
       (.I0(\out_C_TDATA_reg[22]_i_54_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_62_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[22]_i_58_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[22]_i_63_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[22]_i_28 
       (.I0(select_ln54_reg_623[27]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[23]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[22]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[22]_i_29 
       (.I0(select_ln54_reg_623[28]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[24]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[22]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[22]_i_3 
       (.I0(\out_C_TDATA_reg[22]_i_14_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[22]_i_13_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[22]_i_15_n_0 ),
        .O(cond50_i_i_fu_486_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out_C_TDATA_reg[22]_i_30 
       (.I0(select_ln54_reg_623[13]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[21]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[5]),
        .O(\out_C_TDATA_reg[22]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out_C_TDATA_reg[22]_i_31 
       (.I0(select_ln54_reg_623[9]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[17]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[1]),
        .O(\out_C_TDATA_reg[22]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out_C_TDATA_reg[22]_i_32 
       (.I0(select_ln54_reg_623[11]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[19]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[3]),
        .O(\out_C_TDATA_reg[22]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \out_C_TDATA_reg[22]_i_33 
       (.I0(select_ln54_reg_623[23]),
        .I1(select_ln54_reg_623[7]),
        .I2(zext_ln54_reg_633[3]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[15]),
        .O(\out_C_TDATA_reg[22]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out_C_TDATA_reg[22]_i_34 
       (.I0(select_ln54_reg_623[12]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[20]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[4]),
        .O(\out_C_TDATA_reg[22]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out_C_TDATA_reg[22]_i_35 
       (.I0(select_ln54_reg_623[8]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[16]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[0]),
        .O(\out_C_TDATA_reg[22]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \out_C_TDATA_reg[22]_i_36 
       (.I0(select_ln54_reg_623[10]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[18]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[2]),
        .O(\out_C_TDATA_reg[22]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \out_C_TDATA_reg[22]_i_37 
       (.I0(select_ln54_reg_623[22]),
        .I1(select_ln54_reg_623[6]),
        .I2(zext_ln54_reg_633[3]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[14]),
        .O(\out_C_TDATA_reg[22]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[22]_i_38 
       (.I0(select_ln54_reg_623[26]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[22]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[22]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[22]_i_39 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[25]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[22]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[22]_i_4 
       (.I0(\out_C_TDATA_reg[22]_i_16_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[22]_i_15_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[22]_i_17_n_0 ),
        .O(cond50_i_i_fu_486_p3[21]));
  LUT4 #(
    .INIT(16'h3808)) 
    \out_C_TDATA_reg[22]_i_40 
       (.I0(select_ln54_reg_623[7]),
        .I1(zext_ln54_reg_633[3]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[15]),
        .O(\out_C_TDATA_reg[22]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \out_C_TDATA_reg[22]_i_41 
       (.I0(select_ln54_reg_623[21]),
        .I1(select_ln54_reg_623[5]),
        .I2(zext_ln54_reg_633[3]),
        .I3(zext_ln54_reg_633[4]),
        .I4(select_ln54_reg_623[13]),
        .O(\out_C_TDATA_reg[22]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[22]_i_42 
       (.I0(select_ln54_reg_623[25]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[21]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[22]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[22]_i_43 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[24]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[22]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \out_C_TDATA_reg[22]_i_44 
       (.I0(select_ln54_reg_623[6]),
        .I1(zext_ln54_reg_633[3]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[14]),
        .O(\out_C_TDATA_reg[22]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_45 
       (.I0(select_ln54_reg_623[20]),
        .I1(select_ln54_reg_623[4]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[12]),
        .I4(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[22]_i_46 
       (.I0(select_ln54_reg_623[24]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[20]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[22]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[22]_i_47 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[23]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[22]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \out_C_TDATA_reg[22]_i_48 
       (.I0(select_ln54_reg_623[5]),
        .I1(zext_ln54_reg_633[3]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[13]),
        .O(\out_C_TDATA_reg[22]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_49 
       (.I0(select_ln54_reg_623[19]),
        .I1(select_ln54_reg_623[3]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[11]),
        .I4(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[22]_i_5 
       (.I0(\out_C_TDATA_reg[22]_i_18_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[22]_i_17_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[22]_i_19_n_0 ),
        .O(cond50_i_i_fu_486_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[22]_i_50 
       (.I0(select_ln54_reg_623[23]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[19]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[22]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[22]_i_51 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[22]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[22]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \out_C_TDATA_reg[22]_i_52 
       (.I0(select_ln54_reg_623[4]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[12]),
        .I3(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_53 
       (.I0(select_ln54_reg_623[18]),
        .I1(select_ln54_reg_623[2]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[10]),
        .I4(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[22]_i_54 
       (.I0(select_ln54_reg_623[22]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[18]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[22]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[22]_i_55 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[21]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[22]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h3088)) 
    \out_C_TDATA_reg[22]_i_56 
       (.I0(select_ln54_reg_623[3]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[11]),
        .I3(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_57 
       (.I0(select_ln54_reg_623[17]),
        .I1(select_ln54_reg_623[1]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[9]),
        .I4(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[22]_i_58 
       (.I0(select_ln54_reg_623[21]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[17]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[22]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[22]_i_59 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[20]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[22]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[22]_i_6 
       (.I0(\out_C_TDATA_reg[22]_i_20_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[22]_i_19_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[22]_i_21_n_0 ),
        .O(cond50_i_i_fu_486_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h3088)) 
    \out_C_TDATA_reg[22]_i_60 
       (.I0(select_ln54_reg_623[2]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[10]),
        .I3(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \out_C_TDATA_reg[22]_i_61 
       (.I0(select_ln54_reg_623[16]),
        .I1(select_ln54_reg_623[0]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[8]),
        .I4(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[22]_i_62 
       (.I0(select_ln54_reg_623[20]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[16]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[22]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[22]_i_63 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[19]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[22]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB88888888888)) 
    \out_C_TDATA_reg[22]_i_64 
       (.I0(\out_C_TDATA_reg[22]_i_56_n_0 ),
        .I1(zext_ln54_reg_633[2]),
        .I2(select_ln54_reg_623[15]),
        .I3(zext_ln54_reg_633[3]),
        .I4(select_ln54_reg_623[7]),
        .I5(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \out_C_TDATA_reg[22]_i_65 
       (.I0(select_ln54_reg_623[5]),
        .I1(zext_ln54_reg_633[3]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[13]),
        .I4(zext_ln54_reg_633[2]),
        .I5(\out_C_TDATA_reg[22]_i_66_n_0 ),
        .O(\out_C_TDATA_reg[22]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h3088)) 
    \out_C_TDATA_reg[22]_i_66 
       (.I0(select_ln54_reg_623[1]),
        .I1(zext_ln54_reg_633[3]),
        .I2(select_ln54_reg_623[9]),
        .I3(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[22]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[22]_i_7 
       (.I0(\out_C_TDATA_reg[22]_i_22_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[22]_i_21_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[22]_i_23_n_0 ),
        .O(cond50_i_i_fu_486_p3[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[22]_i_8 
       (.I0(\out_C_TDATA_reg[22]_i_24_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[22]_i_23_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[22]_i_25_n_0 ),
        .O(cond50_i_i_fu_486_p3[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[22]_i_9 
       (.I0(\out_C_TDATA_reg[22]_i_26_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[22]_i_25_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[22]_i_27_n_0 ),
        .O(cond50_i_i_fu_486_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \out_C_TDATA_reg[23]_i_1 
       (.I0(add_ln54_3_fu_496_p2),
        .I1(trunc_ln54_2_reg_628[0]),
        .O(\trunc_ln54_2_reg_628_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \out_C_TDATA_reg[24]_i_1 
       (.I0(trunc_ln54_2_reg_628[0]),
        .I1(add_ln54_3_fu_496_p2),
        .I2(trunc_ln54_2_reg_628[1]),
        .O(\trunc_ln54_2_reg_628_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \out_C_TDATA_reg[25]_i_1 
       (.I0(trunc_ln54_2_reg_628[0]),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(add_ln54_3_fu_496_p2),
        .I3(trunc_ln54_2_reg_628[2]),
        .O(\trunc_ln54_2_reg_628_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    \out_C_TDATA_reg[26]_i_1 
       (.I0(trunc_ln54_2_reg_628[3]),
        .I1(trunc_ln54_2_reg_628[0]),
        .I2(trunc_ln54_2_reg_628[2]),
        .I3(trunc_ln54_2_reg_628[1]),
        .I4(add_ln54_3_fu_496_p2),
        .O(\trunc_ln54_2_reg_628_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h55555559AAAAAAAA)) 
    \out_C_TDATA_reg[27]_i_1 
       (.I0(trunc_ln54_2_reg_628[4]),
        .I1(add_ln54_3_fu_496_p2),
        .I2(trunc_ln54_2_reg_628[2]),
        .I3(trunc_ln54_2_reg_628[1]),
        .I4(trunc_ln54_2_reg_628[0]),
        .I5(trunc_ln54_2_reg_628[3]),
        .O(\trunc_ln54_2_reg_628_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBFAAAA)) 
    \out_C_TDATA_reg[28]_i_1 
       (.I0(trunc_ln54_2_reg_628[4]),
        .I1(add_ln54_3_fu_496_p2),
        .I2(\out_C_TDATA_reg[28]_i_2_n_0 ),
        .I3(trunc_ln54_2_reg_628[0]),
        .I4(trunc_ln54_2_reg_628[3]),
        .I5(\icmp_ln54_reg_613_reg[0]_0 ),
        .O(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TDATA));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \out_C_TDATA_reg[28]_i_2 
       (.I0(trunc_ln54_2_reg_628[2]),
        .I1(trunc_ln54_2_reg_628[1]),
        .O(\out_C_TDATA_reg[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA8AAAA)) 
    \out_C_TDATA_reg[29]_i_1 
       (.I0(trunc_ln54_2_reg_628[3]),
        .I1(trunc_ln54_2_reg_628[0]),
        .I2(trunc_ln54_2_reg_628[1]),
        .I3(trunc_ln54_2_reg_628[2]),
        .I4(add_ln54_3_fu_496_p2),
        .I5(trunc_ln54_2_reg_628[4]),
        .O(\trunc_ln54_2_reg_628_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000055575555)) 
    \out_C_TDATA_reg[30]_i_1 
       (.I0(trunc_ln54_2_reg_628[3]),
        .I1(trunc_ln54_2_reg_628[0]),
        .I2(trunc_ln54_2_reg_628[2]),
        .I3(trunc_ln54_2_reg_628[1]),
        .I4(add_ln54_3_fu_496_p2),
        .I5(trunc_ln54_2_reg_628[4]),
        .O(\trunc_ln54_2_reg_628_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[31]_i_1 
       (.I0(\icmp_ln54_reg_613_reg[0]_0 ),
        .I1(out_C_TREADY_int_regslice),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\icmp_ln54_reg_613_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[6]_i_10 
       (.I0(\out_C_TDATA_reg[14]_i_50_n_0 ),
        .I1(\out_C_TDATA_reg[6]_i_26_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[14]_i_54_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[6]_i_27_n_0 ),
        .O(\out_C_TDATA_reg[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[6]_i_12 
       (.I0(\out_C_TDATA_reg[14]_i_54_n_0 ),
        .I1(\out_C_TDATA_reg[6]_i_30_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[6]_i_26_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[6]_i_31_n_0 ),
        .O(\out_C_TDATA_reg[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \out_C_TDATA_reg[6]_i_13 
       (.I0(\out_C_TDATA_reg[6]_i_32_n_0 ),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(\out_C_TDATA_reg[6]_i_33_n_0 ),
        .I3(zext_ln54_reg_633[2]),
        .I4(\out_C_TDATA_reg[6]_i_34_n_0 ),
        .O(\out_C_TDATA_reg[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[6]_i_14 
       (.I0(\out_C_TDATA_reg[6]_i_26_n_0 ),
        .I1(\out_C_TDATA_reg[6]_i_35_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[6]_i_30_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[6]_i_36_n_0 ),
        .O(\out_C_TDATA_reg[6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \out_C_TDATA_reg[6]_i_15 
       (.I0(\out_C_TDATA_reg[6]_i_37_n_0 ),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(\out_C_TDATA_reg[6]_i_38_n_0 ),
        .I3(zext_ln54_reg_633[2]),
        .I4(\out_C_TDATA_reg[6]_i_39_n_0 ),
        .O(\out_C_TDATA_reg[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[6]_i_16 
       (.I0(\out_C_TDATA_reg[6]_i_30_n_0 ),
        .I1(\out_C_TDATA_reg[6]_i_40_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[6]_i_35_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[6]_i_41_n_0 ),
        .O(\out_C_TDATA_reg[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0808000030000000)) 
    \out_C_TDATA_reg[6]_i_17 
       (.I0(select_ln54_reg_623[1]),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[3]),
        .I4(zext_ln54_reg_633[4]),
        .I5(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[6]_i_18 
       (.I0(\out_C_TDATA_reg[6]_i_35_n_0 ),
        .I1(\out_C_TDATA_reg[6]_i_42_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[6]_i_40_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[6]_i_43_n_0 ),
        .O(\out_C_TDATA_reg[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0808000030000000)) 
    \out_C_TDATA_reg[6]_i_19 
       (.I0(select_ln54_reg_623[0]),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[2]),
        .I4(zext_ln54_reg_633[4]),
        .I5(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[6]_i_2 
       (.I0(\out_C_TDATA_reg[6]_i_10_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[14]_i_25_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg_reg[6]_i_11_n_0 ),
        .O(cond50_i_i_fu_486_p3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[6]_i_20 
       (.I0(\out_C_TDATA_reg[6]_i_40_n_0 ),
        .I1(\out_C_TDATA_reg[6]_i_44_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[6]_i_42_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[6]_i_45_n_0 ),
        .O(\out_C_TDATA_reg[6]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \out_C_TDATA_reg[6]_i_21 
       (.I0(zext_ln54_reg_633[2]),
        .I1(zext_ln54_reg_633[4]),
        .I2(select_ln54_reg_623[1]),
        .I3(zext_ln54_reg_633[3]),
        .I4(trunc_ln54_2_reg_628[1]),
        .O(\out_C_TDATA_reg[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \out_C_TDATA_reg[6]_i_22 
       (.I0(\out_C_TDATA_reg[6]_i_42_n_0 ),
        .I1(\out_C_TDATA_reg[6]_i_46_n_0 ),
        .I2(zext_ln54_reg_633[0]),
        .I3(\out_C_TDATA_reg[6]_i_44_n_0 ),
        .I4(trunc_ln54_2_reg_628[1]),
        .I5(\out_C_TDATA_reg[6]_i_47_n_0 ),
        .O(\out_C_TDATA_reg[6]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \out_C_TDATA_reg[6]_i_23 
       (.I0(zext_ln54_reg_633[2]),
        .I1(zext_ln54_reg_633[4]),
        .I2(select_ln54_reg_623[0]),
        .I3(zext_ln54_reg_633[3]),
        .I4(trunc_ln54_2_reg_628[1]),
        .O(\out_C_TDATA_reg[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \out_C_TDATA_reg[6]_i_24 
       (.I0(\out_C_TDATA_reg[6]_i_46_n_0 ),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(zext_ln54_reg_633[3]),
        .I3(select_ln54_reg_623[3]),
        .I4(zext_ln54_reg_633[4]),
        .I5(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \out_C_TDATA_reg[6]_i_25 
       (.I0(\out_C_TDATA_reg[6]_i_44_n_0 ),
        .I1(trunc_ln54_2_reg_628[1]),
        .I2(\out_C_TDATA_reg[6]_i_39_n_0 ),
        .I3(zext_ln54_reg_633[2]),
        .I4(\out_C_TDATA_reg[6]_i_48_n_0 ),
        .I5(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[6]_i_26 
       (.I0(select_ln54_reg_623[11]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[7]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[6]_i_27 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[10]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h30008080)) 
    \out_C_TDATA_reg[6]_i_28 
       (.I0(select_ln54_reg_623[2]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[6]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h0000B080)) 
    \out_C_TDATA_reg[6]_i_29 
       (.I0(select_ln54_reg_623[4]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[0]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[6]_i_3 
       (.I0(\out_C_TDATA_reg[6]_i_12_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg_reg[6]_i_11_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[6]_i_13_n_0 ),
        .O(cond50_i_i_fu_486_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[6]_i_30 
       (.I0(select_ln54_reg_623[10]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[6]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[6]_i_31 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[9]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \out_C_TDATA_reg[6]_i_32 
       (.I0(zext_ln54_reg_633[4]),
        .I1(select_ln54_reg_623[3]),
        .I2(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \out_C_TDATA_reg[6]_i_33 
       (.I0(zext_ln54_reg_633[4]),
        .I1(select_ln54_reg_623[1]),
        .I2(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \out_C_TDATA_reg[6]_i_34 
       (.I0(zext_ln54_reg_633[4]),
        .I1(select_ln54_reg_623[5]),
        .I2(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[6]_i_35 
       (.I0(select_ln54_reg_623[9]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[5]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[6]_i_36 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[8]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \out_C_TDATA_reg[6]_i_37 
       (.I0(zext_ln54_reg_633[4]),
        .I1(select_ln54_reg_623[2]),
        .I2(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \out_C_TDATA_reg[6]_i_38 
       (.I0(zext_ln54_reg_633[4]),
        .I1(select_ln54_reg_623[0]),
        .I2(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \out_C_TDATA_reg[6]_i_39 
       (.I0(zext_ln54_reg_633[4]),
        .I1(select_ln54_reg_623[4]),
        .I2(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[6]_i_4 
       (.I0(\out_C_TDATA_reg[6]_i_14_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[6]_i_13_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[6]_i_15_n_0 ),
        .O(cond50_i_i_fu_486_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[6]_i_40 
       (.I0(select_ln54_reg_623[8]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[4]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[6]_i_41 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[7]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[6]_i_42 
       (.I0(select_ln54_reg_623[7]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[3]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[6]_i_43 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[6]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[6]_i_44 
       (.I0(select_ln54_reg_623[6]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[2]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[6]_i_45 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[5]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hB0800000)) 
    \out_C_TDATA_reg[6]_i_46 
       (.I0(select_ln54_reg_623[5]),
        .I1(zext_ln54_reg_633[2]),
        .I2(zext_ln54_reg_633[4]),
        .I3(select_ln54_reg_623[1]),
        .I4(zext_ln54_reg_633[3]),
        .O(\out_C_TDATA_reg[6]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_C_TDATA_reg[6]_i_47 
       (.I0(zext_ln54_reg_633[3]),
        .I1(select_ln54_reg_623[4]),
        .I2(zext_ln54_reg_633[4]),
        .I3(zext_ln54_reg_633[2]),
        .O(\out_C_TDATA_reg[6]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \out_C_TDATA_reg[6]_i_48 
       (.I0(select_ln54_reg_623[0]),
        .I1(zext_ln54_reg_633[4]),
        .O(\out_C_TDATA_reg[6]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[6]_i_5 
       (.I0(\out_C_TDATA_reg[6]_i_16_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[6]_i_15_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[6]_i_17_n_0 ),
        .O(cond50_i_i_fu_486_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[6]_i_6 
       (.I0(\out_C_TDATA_reg[6]_i_18_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[6]_i_17_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[6]_i_19_n_0 ),
        .O(cond50_i_i_fu_486_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[6]_i_7 
       (.I0(\out_C_TDATA_reg[6]_i_20_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[6]_i_19_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[6]_i_21_n_0 ),
        .O(cond50_i_i_fu_486_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \out_C_TDATA_reg[6]_i_8 
       (.I0(\out_C_TDATA_reg[6]_i_22_n_0 ),
        .I1(icmp_ln54_3_reg_644),
        .I2(\out_C_TDATA_reg[6]_i_21_n_0 ),
        .I3(zext_ln54_reg_633[0]),
        .I4(\out_C_TDATA_reg[6]_i_23_n_0 ),
        .O(cond50_i_i_fu_486_p3[1]));
  LUT6 #(
    .INIT(64'h0757A7F7F8A85808)) 
    \out_C_TDATA_reg[6]_i_9 
       (.I0(zext_ln54_reg_633[0]),
        .I1(\out_C_TDATA_reg[6]_i_23_n_0 ),
        .I2(icmp_ln54_3_reg_644),
        .I3(\out_C_TDATA_reg[6]_i_24_n_0 ),
        .I4(\out_C_TDATA_reg[6]_i_25_n_0 ),
        .I5(or_ln54_reg_639),
        .O(\out_C_TDATA_reg[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \out_C_TDATA_reg_reg[14]_i_1 
       (.CI(\out_C_TDATA_reg_reg[6]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\out_C_TDATA_reg_reg[14]_i_1_n_0 ,\out_C_TDATA_reg_reg[14]_i_1_n_1 ,\out_C_TDATA_reg_reg[14]_i_1_n_2 ,\out_C_TDATA_reg_reg[14]_i_1_n_3 ,\out_C_TDATA_reg_reg[14]_i_1_n_4 ,\out_C_TDATA_reg_reg[14]_i_1_n_5 ,\out_C_TDATA_reg_reg[14]_i_1_n_6 ,\out_C_TDATA_reg_reg[14]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln54_3_reg_644_reg[0]_0 [14:7]),
        .S(cond50_i_i_fu_486_p3[15:8]));
  MUXF7 \out_C_TDATA_reg_reg[14]_i_11 
       (.I0(\out_C_TDATA_reg[14]_i_28_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_29_n_0 ),
        .O(\out_C_TDATA_reg_reg[14]_i_11_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  MUXF7 \out_C_TDATA_reg_reg[14]_i_13 
       (.I0(\out_C_TDATA_reg[14]_i_32_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_33_n_0 ),
        .O(\out_C_TDATA_reg_reg[14]_i_13_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  MUXF7 \out_C_TDATA_reg_reg[14]_i_15 
       (.I0(\out_C_TDATA_reg[14]_i_36_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_37_n_0 ),
        .O(\out_C_TDATA_reg_reg[14]_i_15_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  MUXF7 \out_C_TDATA_reg_reg[14]_i_17 
       (.I0(\out_C_TDATA_reg[14]_i_40_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_41_n_0 ),
        .O(\out_C_TDATA_reg_reg[14]_i_17_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  MUXF7 \out_C_TDATA_reg_reg[14]_i_19 
       (.I0(\out_C_TDATA_reg[14]_i_44_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_45_n_0 ),
        .O(\out_C_TDATA_reg_reg[14]_i_19_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  MUXF7 \out_C_TDATA_reg_reg[14]_i_21 
       (.I0(\out_C_TDATA_reg[14]_i_48_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_49_n_0 ),
        .O(\out_C_TDATA_reg_reg[14]_i_21_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  MUXF7 \out_C_TDATA_reg_reg[14]_i_23 
       (.I0(\out_C_TDATA_reg[14]_i_52_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_53_n_0 ),
        .O(\out_C_TDATA_reg_reg[14]_i_23_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  MUXF7 \out_C_TDATA_reg_reg[14]_i_25 
       (.I0(\out_C_TDATA_reg[14]_i_56_n_0 ),
        .I1(\out_C_TDATA_reg[14]_i_57_n_0 ),
        .O(\out_C_TDATA_reg_reg[14]_i_25_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \out_C_TDATA_reg_reg[22]_i_1 
       (.CI(\out_C_TDATA_reg_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\out_C_TDATA_reg_reg[22]_i_1_n_0 ,\out_C_TDATA_reg_reg[22]_i_1_n_1 ,\out_C_TDATA_reg_reg[22]_i_1_n_2 ,\out_C_TDATA_reg_reg[22]_i_1_n_3 ,\out_C_TDATA_reg_reg[22]_i_1_n_4 ,\out_C_TDATA_reg_reg[22]_i_1_n_5 ,\out_C_TDATA_reg_reg[22]_i_1_n_6 ,\out_C_TDATA_reg_reg[22]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln54_3_reg_644_reg[0]_0 [22:15]),
        .S(cond50_i_i_fu_486_p3[23:16]));
  MUXF7 \out_C_TDATA_reg_reg[22]_i_27 
       (.I0(\out_C_TDATA_reg[22]_i_64_n_0 ),
        .I1(\out_C_TDATA_reg[22]_i_65_n_0 ),
        .O(\out_C_TDATA_reg_reg[22]_i_27_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \out_C_TDATA_reg_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\out_C_TDATA_reg_reg[6]_i_1_n_0 ,\out_C_TDATA_reg_reg[6]_i_1_n_1 ,\out_C_TDATA_reg_reg[6]_i_1_n_2 ,\out_C_TDATA_reg_reg[6]_i_1_n_3 ,\out_C_TDATA_reg_reg[6]_i_1_n_4 ,\out_C_TDATA_reg_reg[6]_i_1_n_5 ,\out_C_TDATA_reg_reg[6]_i_1_n_6 ,\out_C_TDATA_reg_reg[6]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,or_ln54_reg_639}),
        .O({\icmp_ln54_3_reg_644_reg[0]_0 [6:0],\NLW_out_C_TDATA_reg_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({cond50_i_i_fu_486_p3[7:1],\out_C_TDATA_reg[6]_i_9_n_0 }));
  MUXF7 \out_C_TDATA_reg_reg[6]_i_11 
       (.I0(\out_C_TDATA_reg[6]_i_28_n_0 ),
        .I1(\out_C_TDATA_reg[6]_i_29_n_0 ),
        .O(\out_C_TDATA_reg_reg[6]_i_11_n_0 ),
        .S(trunc_ln54_2_reg_628[1]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \out_element_last_reg_608[0]_i_2 
       (.I0(\row_fu_122_reg_n_0_[3] ),
        .I1(\row_fu_122_reg_n_0_[4] ),
        .I2(\row_fu_122_reg_n_0_[1] ),
        .I3(\row_fu_122_reg_n_0_[2] ),
        .I4(\col_fu_118_reg_n_0_[5] ),
        .I5(\row_fu_122_reg_n_0_[5] ),
        .O(\out_element_last_reg_608[0]_i_2_n_0 ));
  FDRE \out_element_last_reg_608_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out_element_last_reg_608),
        .Q(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST),
        .R(1'b0));
  FDRE \out_element_last_reg_608_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out_element_last_fu_264_p2),
        .Q(out_element_last_reg_608),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_bram_0_i_17
       (.I0(\row_fu_122_reg_n_0_[1] ),
        .I1(\row_fu_122_reg_n_0_[0] ),
        .I2(\col_fu_118_reg_n_0_[5] ),
        .I3(\row_fu_122_reg_n_0_[2] ),
        .O(ram_reg_bram_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_bram_0_i_19
       (.I0(\col_fu_118_reg_n_0_[5] ),
        .I1(\row_fu_122_reg_n_0_[0] ),
        .I2(\row_fu_122_reg_n_0_[1] ),
        .O(ram_reg_bram_0_i_19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \row_fu_122[0]_i_1 
       (.I0(\row_fu_122[4]_i_2_n_0 ),
        .I1(\row_fu_122_reg_n_0_[0] ),
        .O(\row_fu_122[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \row_fu_122[1]_i_1 
       (.I0(\row_fu_122_reg_n_0_[0] ),
        .I1(\row_fu_122[4]_i_2_n_0 ),
        .I2(\row_fu_122_reg_n_0_[1] ),
        .O(\row_fu_122[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_fu_122[2]_i_1 
       (.I0(\row_fu_122_reg_n_0_[1] ),
        .I1(\row_fu_122[4]_i_2_n_0 ),
        .I2(\row_fu_122_reg_n_0_[0] ),
        .I3(\row_fu_122_reg_n_0_[2] ),
        .O(\row_fu_122[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \row_fu_122[3]_i_1 
       (.I0(\row_fu_122_reg_n_0_[2] ),
        .I1(\row_fu_122_reg_n_0_[0] ),
        .I2(\row_fu_122[4]_i_2_n_0 ),
        .I3(\row_fu_122_reg_n_0_[1] ),
        .I4(\row_fu_122_reg_n_0_[3] ),
        .O(\row_fu_122[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \row_fu_122[4]_i_1 
       (.I0(\row_fu_122_reg_n_0_[3] ),
        .I1(\row_fu_122_reg_n_0_[1] ),
        .I2(\row_fu_122[4]_i_2_n_0 ),
        .I3(\row_fu_122_reg_n_0_[0] ),
        .I4(\row_fu_122_reg_n_0_[2] ),
        .I5(\row_fu_122_reg_n_0_[4] ),
        .O(\row_fu_122[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \row_fu_122[4]_i_2 
       (.I0(\col_fu_118_reg_n_0_[2] ),
        .I1(\col_fu_118_reg_n_0_[4] ),
        .I2(\col_fu_118_reg_n_0_[0] ),
        .I3(\col_fu_118_reg_n_0_[1] ),
        .I4(\col_fu_118_reg_n_0_[5] ),
        .I5(\col_fu_118_reg_n_0_[3] ),
        .O(\row_fu_122[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \row_fu_122[5]_i_2 
       (.I0(\row_fu_122_reg_n_0_[4] ),
        .I1(\row_fu_122[5]_i_3_n_0 ),
        .I2(\row_fu_122_reg_n_0_[5] ),
        .O(\row_fu_122[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \row_fu_122[5]_i_3 
       (.I0(\row_fu_122_reg_n_0_[2] ),
        .I1(\row_fu_122_reg_n_0_[0] ),
        .I2(\row_fu_122[4]_i_2_n_0 ),
        .I3(\row_fu_122_reg_n_0_[1] ),
        .I4(\row_fu_122_reg_n_0_[3] ),
        .O(\row_fu_122[5]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(\row_fu_122[0]_i_1_n_0 ),
        .Q(\row_fu_122_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(\row_fu_122[1]_i_1_n_0 ),
        .Q(\row_fu_122_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(\row_fu_122[2]_i_1_n_0 ),
        .Q(\row_fu_122_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(\row_fu_122[3]_i_1_n_0 ),
        .Q(\row_fu_122_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(\row_fu_122[4]_i_1_n_0 ),
        .Q(\row_fu_122_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_23),
        .D(\row_fu_122[5]_i_2_n_0 ),
        .Q(\row_fu_122_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_25));
  FDRE \select_ln54_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(DOUTADOUT[0]),
        .Q(select_ln54_reg_623[0]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [9]),
        .Q(select_ln54_reg_623[10]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [10]),
        .Q(select_ln54_reg_623[11]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [11]),
        .Q(select_ln54_reg_623[12]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [12]),
        .Q(select_ln54_reg_623[13]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [13]),
        .Q(select_ln54_reg_623[14]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [14]),
        .Q(select_ln54_reg_623[15]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [15]),
        .Q(select_ln54_reg_623[16]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [16]),
        .Q(select_ln54_reg_623[17]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [17]),
        .Q(select_ln54_reg_623[18]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [18]),
        .Q(select_ln54_reg_623[19]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [0]),
        .Q(select_ln54_reg_623[1]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [19]),
        .Q(select_ln54_reg_623[20]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [20]),
        .Q(select_ln54_reg_623[21]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [21]),
        .Q(select_ln54_reg_623[22]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [22]),
        .Q(select_ln54_reg_623[23]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [23]),
        .Q(select_ln54_reg_623[24]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [24]),
        .Q(select_ln54_reg_623[25]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [25]),
        .Q(select_ln54_reg_623[26]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [26]),
        .Q(select_ln54_reg_623[27]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [27]),
        .Q(select_ln54_reg_623[28]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [1]),
        .Q(select_ln54_reg_623[2]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [2]),
        .Q(select_ln54_reg_623[3]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [3]),
        .Q(select_ln54_reg_623[4]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [4]),
        .Q(select_ln54_reg_623[5]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [5]),
        .Q(select_ln54_reg_623[6]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [6]),
        .Q(select_ln54_reg_623[7]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [7]),
        .Q(select_ln54_reg_623[8]),
        .R(1'b0));
  FDRE \select_ln54_reg_623_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\select_ln54_reg_623_reg[28]_0 [8]),
        .Q(select_ln54_reg_623[9]),
        .R(1'b0));
  FDRE \tmp_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(DOUTADOUT[1]),
        .Q(tmp_reg_618),
        .R(1'b0));
  FDRE \trunc_ln54_2_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln54_2_reg_628_reg[4]_1 [0]),
        .Q(trunc_ln54_2_reg_628[0]),
        .R(1'b0));
  FDRE \trunc_ln54_2_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln54_2_reg_628_reg[1]_0 ),
        .Q(trunc_ln54_2_reg_628[1]),
        .R(1'b0));
  FDRE \trunc_ln54_2_reg_628_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln54_2_reg_628_reg[4]_1 [1]),
        .Q(trunc_ln54_2_reg_628[2]),
        .R(1'b0));
  FDRE \trunc_ln54_2_reg_628_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln54_2_reg_628_reg[4]_1 [2]),
        .Q(trunc_ln54_2_reg_628[3]),
        .R(1'b0));
  FDRE \trunc_ln54_2_reg_628_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln54_2_reg_628_reg[4]_1 [3]),
        .Q(trunc_ln54_2_reg_628[4]),
        .R(1'b0));
  FDRE \zext_ln54_reg_633_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln54_reg_633_reg[4]_0 [0]),
        .Q(zext_ln54_reg_633[0]),
        .R(1'b0));
  FDRE \zext_ln54_reg_633_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln54_reg_633_reg[4]_0 [1]),
        .Q(zext_ln54_reg_633[2]),
        .R(1'b0));
  FDRE \zext_ln54_reg_633_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln54_reg_633_reg[4]_0 [2]),
        .Q(zext_ln54_reg_633[3]),
        .R(1'b0));
  FDRE \zext_ln54_reg_633_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\zext_ln54_reg_633_reg[4]_0 [3]),
        .Q(zext_ln54_reg_633[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1
   (dout,
    DSP_ALU_INST,
    input_B_23_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_23_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_23_ce0;
  wire \mul_ln43_22_reg_2777[23]_i_2_n_0 ;
  wire \mul_ln43_22_reg_2777[23]_i_3_n_0 ;
  wire \mul_ln43_22_reg_2777[23]_i_4_n_0 ;
  wire \mul_ln43_22_reg_2777[23]_i_5_n_0 ;
  wire \mul_ln43_22_reg_2777[23]_i_6_n_0 ;
  wire \mul_ln43_22_reg_2777[23]_i_7_n_0 ;
  wire \mul_ln43_22_reg_2777[23]_i_8_n_0 ;
  wire \mul_ln43_22_reg_2777[31]_i_2_n_0 ;
  wire \mul_ln43_22_reg_2777[31]_i_3_n_0 ;
  wire \mul_ln43_22_reg_2777[31]_i_4_n_0 ;
  wire \mul_ln43_22_reg_2777[31]_i_5_n_0 ;
  wire \mul_ln43_22_reg_2777[31]_i_6_n_0 ;
  wire \mul_ln43_22_reg_2777[31]_i_7_n_0 ;
  wire \mul_ln43_22_reg_2777[31]_i_8_n_0 ;
  wire \mul_ln43_22_reg_2777[31]_i_9_n_0 ;
  wire \mul_ln43_22_reg_2777[39]_i_2_n_0 ;
  wire \mul_ln43_22_reg_2777[39]_i_3_n_0 ;
  wire \mul_ln43_22_reg_2777[39]_i_4_n_0 ;
  wire \mul_ln43_22_reg_2777[39]_i_5_n_0 ;
  wire \mul_ln43_22_reg_2777[39]_i_6_n_0 ;
  wire \mul_ln43_22_reg_2777[39]_i_7_n_0 ;
  wire \mul_ln43_22_reg_2777[39]_i_8_n_0 ;
  wire \mul_ln43_22_reg_2777[39]_i_9_n_0 ;
  wire \mul_ln43_22_reg_2777[47]_i_2_n_0 ;
  wire \mul_ln43_22_reg_2777[47]_i_3_n_0 ;
  wire \mul_ln43_22_reg_2777[47]_i_4_n_0 ;
  wire \mul_ln43_22_reg_2777[47]_i_5_n_0 ;
  wire \mul_ln43_22_reg_2777[47]_i_6_n_0 ;
  wire \mul_ln43_22_reg_2777[47]_i_7_n_0 ;
  wire \mul_ln43_22_reg_2777[47]_i_8_n_0 ;
  wire \mul_ln43_22_reg_2777[47]_i_9_n_0 ;
  wire \mul_ln43_22_reg_2777[48]_i_2_n_0 ;
  wire \mul_ln43_22_reg_2777_reg[23]_i_1_n_0 ;
  wire \mul_ln43_22_reg_2777_reg[23]_i_1_n_1 ;
  wire \mul_ln43_22_reg_2777_reg[23]_i_1_n_2 ;
  wire \mul_ln43_22_reg_2777_reg[23]_i_1_n_3 ;
  wire \mul_ln43_22_reg_2777_reg[23]_i_1_n_4 ;
  wire \mul_ln43_22_reg_2777_reg[23]_i_1_n_5 ;
  wire \mul_ln43_22_reg_2777_reg[23]_i_1_n_6 ;
  wire \mul_ln43_22_reg_2777_reg[23]_i_1_n_7 ;
  wire \mul_ln43_22_reg_2777_reg[31]_i_1_n_0 ;
  wire \mul_ln43_22_reg_2777_reg[31]_i_1_n_1 ;
  wire \mul_ln43_22_reg_2777_reg[31]_i_1_n_2 ;
  wire \mul_ln43_22_reg_2777_reg[31]_i_1_n_3 ;
  wire \mul_ln43_22_reg_2777_reg[31]_i_1_n_4 ;
  wire \mul_ln43_22_reg_2777_reg[31]_i_1_n_5 ;
  wire \mul_ln43_22_reg_2777_reg[31]_i_1_n_6 ;
  wire \mul_ln43_22_reg_2777_reg[31]_i_1_n_7 ;
  wire \mul_ln43_22_reg_2777_reg[39]_i_1_n_0 ;
  wire \mul_ln43_22_reg_2777_reg[39]_i_1_n_1 ;
  wire \mul_ln43_22_reg_2777_reg[39]_i_1_n_2 ;
  wire \mul_ln43_22_reg_2777_reg[39]_i_1_n_3 ;
  wire \mul_ln43_22_reg_2777_reg[39]_i_1_n_4 ;
  wire \mul_ln43_22_reg_2777_reg[39]_i_1_n_5 ;
  wire \mul_ln43_22_reg_2777_reg[39]_i_1_n_6 ;
  wire \mul_ln43_22_reg_2777_reg[39]_i_1_n_7 ;
  wire \mul_ln43_22_reg_2777_reg[47]_i_1_n_0 ;
  wire \mul_ln43_22_reg_2777_reg[47]_i_1_n_1 ;
  wire \mul_ln43_22_reg_2777_reg[47]_i_1_n_2 ;
  wire \mul_ln43_22_reg_2777_reg[47]_i_1_n_3 ;
  wire \mul_ln43_22_reg_2777_reg[47]_i_1_n_4 ;
  wire \mul_ln43_22_reg_2777_reg[47]_i_1_n_5 ;
  wire \mul_ln43_22_reg_2777_reg[47]_i_1_n_6 ;
  wire \mul_ln43_22_reg_2777_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_22_reg_2777_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_22_reg_2777_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_22_reg_2777_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_22_reg_2777[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_22_reg_2777[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_22_reg_2777[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_22_reg_2777[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_22_reg_2777[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_22_reg_2777[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_22_reg_2777[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_22_reg_2777[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_22_reg_2777[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_22_reg_2777[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_22_reg_2777[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_22_reg_2777[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_22_reg_2777[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_22_reg_2777[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_22_reg_2777[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_22_reg_2777[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_22_reg_2777[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_22_reg_2777[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_22_reg_2777[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_22_reg_2777[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_22_reg_2777[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_22_reg_2777[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_22_reg_2777[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_22_reg_2777[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_22_reg_2777[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_22_reg_2777[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_22_reg_2777[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_22_reg_2777[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_22_reg_2777[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_22_reg_2777[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_22_reg_2777[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_22_reg_2777[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_22_reg_2777[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_22_reg_2777_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_22_reg_2777_reg[23]_i_1_n_0 ,\mul_ln43_22_reg_2777_reg[23]_i_1_n_1 ,\mul_ln43_22_reg_2777_reg[23]_i_1_n_2 ,\mul_ln43_22_reg_2777_reg[23]_i_1_n_3 ,\mul_ln43_22_reg_2777_reg[23]_i_1_n_4 ,\mul_ln43_22_reg_2777_reg[23]_i_1_n_5 ,\mul_ln43_22_reg_2777_reg[23]_i_1_n_6 ,\mul_ln43_22_reg_2777_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_22_reg_2777_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_22_reg_2777[23]_i_2_n_0 ,\mul_ln43_22_reg_2777[23]_i_3_n_0 ,\mul_ln43_22_reg_2777[23]_i_4_n_0 ,\mul_ln43_22_reg_2777[23]_i_5_n_0 ,\mul_ln43_22_reg_2777[23]_i_6_n_0 ,\mul_ln43_22_reg_2777[23]_i_7_n_0 ,\mul_ln43_22_reg_2777[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_22_reg_2777_reg[31]_i_1 
       (.CI(\mul_ln43_22_reg_2777_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_22_reg_2777_reg[31]_i_1_n_0 ,\mul_ln43_22_reg_2777_reg[31]_i_1_n_1 ,\mul_ln43_22_reg_2777_reg[31]_i_1_n_2 ,\mul_ln43_22_reg_2777_reg[31]_i_1_n_3 ,\mul_ln43_22_reg_2777_reg[31]_i_1_n_4 ,\mul_ln43_22_reg_2777_reg[31]_i_1_n_5 ,\mul_ln43_22_reg_2777_reg[31]_i_1_n_6 ,\mul_ln43_22_reg_2777_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_22_reg_2777[31]_i_2_n_0 ,\mul_ln43_22_reg_2777[31]_i_3_n_0 ,\mul_ln43_22_reg_2777[31]_i_4_n_0 ,\mul_ln43_22_reg_2777[31]_i_5_n_0 ,\mul_ln43_22_reg_2777[31]_i_6_n_0 ,\mul_ln43_22_reg_2777[31]_i_7_n_0 ,\mul_ln43_22_reg_2777[31]_i_8_n_0 ,\mul_ln43_22_reg_2777[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_22_reg_2777_reg[39]_i_1 
       (.CI(\mul_ln43_22_reg_2777_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_22_reg_2777_reg[39]_i_1_n_0 ,\mul_ln43_22_reg_2777_reg[39]_i_1_n_1 ,\mul_ln43_22_reg_2777_reg[39]_i_1_n_2 ,\mul_ln43_22_reg_2777_reg[39]_i_1_n_3 ,\mul_ln43_22_reg_2777_reg[39]_i_1_n_4 ,\mul_ln43_22_reg_2777_reg[39]_i_1_n_5 ,\mul_ln43_22_reg_2777_reg[39]_i_1_n_6 ,\mul_ln43_22_reg_2777_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_22_reg_2777[39]_i_2_n_0 ,\mul_ln43_22_reg_2777[39]_i_3_n_0 ,\mul_ln43_22_reg_2777[39]_i_4_n_0 ,\mul_ln43_22_reg_2777[39]_i_5_n_0 ,\mul_ln43_22_reg_2777[39]_i_6_n_0 ,\mul_ln43_22_reg_2777[39]_i_7_n_0 ,\mul_ln43_22_reg_2777[39]_i_8_n_0 ,\mul_ln43_22_reg_2777[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_22_reg_2777_reg[47]_i_1 
       (.CI(\mul_ln43_22_reg_2777_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_22_reg_2777_reg[47]_i_1_n_0 ,\mul_ln43_22_reg_2777_reg[47]_i_1_n_1 ,\mul_ln43_22_reg_2777_reg[47]_i_1_n_2 ,\mul_ln43_22_reg_2777_reg[47]_i_1_n_3 ,\mul_ln43_22_reg_2777_reg[47]_i_1_n_4 ,\mul_ln43_22_reg_2777_reg[47]_i_1_n_5 ,\mul_ln43_22_reg_2777_reg[47]_i_1_n_6 ,\mul_ln43_22_reg_2777_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_22_reg_2777[47]_i_2_n_0 ,\mul_ln43_22_reg_2777[47]_i_3_n_0 ,\mul_ln43_22_reg_2777[47]_i_4_n_0 ,\mul_ln43_22_reg_2777[47]_i_5_n_0 ,\mul_ln43_22_reg_2777[47]_i_6_n_0 ,\mul_ln43_22_reg_2777[47]_i_7_n_0 ,\mul_ln43_22_reg_2777[47]_i_8_n_0 ,\mul_ln43_22_reg_2777[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_22_reg_2777_reg[48]_i_1 
       (.CI(\mul_ln43_22_reg_2777_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_22_reg_2777_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_22_reg_2777_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_22_reg_2777[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_23_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_67
   (dout,
    DSP_ALU_INST,
    input_B_23_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_23_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_23_ce0;
  wire \mul_ln43_23_reg_2782[23]_i_2_n_0 ;
  wire \mul_ln43_23_reg_2782[23]_i_3_n_0 ;
  wire \mul_ln43_23_reg_2782[23]_i_4_n_0 ;
  wire \mul_ln43_23_reg_2782[23]_i_5_n_0 ;
  wire \mul_ln43_23_reg_2782[23]_i_6_n_0 ;
  wire \mul_ln43_23_reg_2782[23]_i_7_n_0 ;
  wire \mul_ln43_23_reg_2782[23]_i_8_n_0 ;
  wire \mul_ln43_23_reg_2782[31]_i_2_n_0 ;
  wire \mul_ln43_23_reg_2782[31]_i_3_n_0 ;
  wire \mul_ln43_23_reg_2782[31]_i_4_n_0 ;
  wire \mul_ln43_23_reg_2782[31]_i_5_n_0 ;
  wire \mul_ln43_23_reg_2782[31]_i_6_n_0 ;
  wire \mul_ln43_23_reg_2782[31]_i_7_n_0 ;
  wire \mul_ln43_23_reg_2782[31]_i_8_n_0 ;
  wire \mul_ln43_23_reg_2782[31]_i_9_n_0 ;
  wire \mul_ln43_23_reg_2782[39]_i_2_n_0 ;
  wire \mul_ln43_23_reg_2782[39]_i_3_n_0 ;
  wire \mul_ln43_23_reg_2782[39]_i_4_n_0 ;
  wire \mul_ln43_23_reg_2782[39]_i_5_n_0 ;
  wire \mul_ln43_23_reg_2782[39]_i_6_n_0 ;
  wire \mul_ln43_23_reg_2782[39]_i_7_n_0 ;
  wire \mul_ln43_23_reg_2782[39]_i_8_n_0 ;
  wire \mul_ln43_23_reg_2782[39]_i_9_n_0 ;
  wire \mul_ln43_23_reg_2782[47]_i_2_n_0 ;
  wire \mul_ln43_23_reg_2782[47]_i_3_n_0 ;
  wire \mul_ln43_23_reg_2782[47]_i_4_n_0 ;
  wire \mul_ln43_23_reg_2782[47]_i_5_n_0 ;
  wire \mul_ln43_23_reg_2782[47]_i_6_n_0 ;
  wire \mul_ln43_23_reg_2782[47]_i_7_n_0 ;
  wire \mul_ln43_23_reg_2782[47]_i_8_n_0 ;
  wire \mul_ln43_23_reg_2782[47]_i_9_n_0 ;
  wire \mul_ln43_23_reg_2782[48]_i_2_n_0 ;
  wire \mul_ln43_23_reg_2782_reg[23]_i_1_n_0 ;
  wire \mul_ln43_23_reg_2782_reg[23]_i_1_n_1 ;
  wire \mul_ln43_23_reg_2782_reg[23]_i_1_n_2 ;
  wire \mul_ln43_23_reg_2782_reg[23]_i_1_n_3 ;
  wire \mul_ln43_23_reg_2782_reg[23]_i_1_n_4 ;
  wire \mul_ln43_23_reg_2782_reg[23]_i_1_n_5 ;
  wire \mul_ln43_23_reg_2782_reg[23]_i_1_n_6 ;
  wire \mul_ln43_23_reg_2782_reg[23]_i_1_n_7 ;
  wire \mul_ln43_23_reg_2782_reg[31]_i_1_n_0 ;
  wire \mul_ln43_23_reg_2782_reg[31]_i_1_n_1 ;
  wire \mul_ln43_23_reg_2782_reg[31]_i_1_n_2 ;
  wire \mul_ln43_23_reg_2782_reg[31]_i_1_n_3 ;
  wire \mul_ln43_23_reg_2782_reg[31]_i_1_n_4 ;
  wire \mul_ln43_23_reg_2782_reg[31]_i_1_n_5 ;
  wire \mul_ln43_23_reg_2782_reg[31]_i_1_n_6 ;
  wire \mul_ln43_23_reg_2782_reg[31]_i_1_n_7 ;
  wire \mul_ln43_23_reg_2782_reg[39]_i_1_n_0 ;
  wire \mul_ln43_23_reg_2782_reg[39]_i_1_n_1 ;
  wire \mul_ln43_23_reg_2782_reg[39]_i_1_n_2 ;
  wire \mul_ln43_23_reg_2782_reg[39]_i_1_n_3 ;
  wire \mul_ln43_23_reg_2782_reg[39]_i_1_n_4 ;
  wire \mul_ln43_23_reg_2782_reg[39]_i_1_n_5 ;
  wire \mul_ln43_23_reg_2782_reg[39]_i_1_n_6 ;
  wire \mul_ln43_23_reg_2782_reg[39]_i_1_n_7 ;
  wire \mul_ln43_23_reg_2782_reg[47]_i_1_n_0 ;
  wire \mul_ln43_23_reg_2782_reg[47]_i_1_n_1 ;
  wire \mul_ln43_23_reg_2782_reg[47]_i_1_n_2 ;
  wire \mul_ln43_23_reg_2782_reg[47]_i_1_n_3 ;
  wire \mul_ln43_23_reg_2782_reg[47]_i_1_n_4 ;
  wire \mul_ln43_23_reg_2782_reg[47]_i_1_n_5 ;
  wire \mul_ln43_23_reg_2782_reg[47]_i_1_n_6 ;
  wire \mul_ln43_23_reg_2782_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_23_reg_2782_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_23_reg_2782_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_23_reg_2782_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_23_reg_2782[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_23_reg_2782[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_23_reg_2782[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_23_reg_2782[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_23_reg_2782[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_23_reg_2782[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_23_reg_2782[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_23_reg_2782[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_23_reg_2782[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_23_reg_2782[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_23_reg_2782[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_23_reg_2782[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_23_reg_2782[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_23_reg_2782[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_23_reg_2782[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_23_reg_2782[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_23_reg_2782[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_23_reg_2782[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_23_reg_2782[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_23_reg_2782[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_23_reg_2782[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_23_reg_2782[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_23_reg_2782[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_23_reg_2782[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_23_reg_2782[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_23_reg_2782[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_23_reg_2782[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_23_reg_2782[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_23_reg_2782[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_23_reg_2782[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_23_reg_2782[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_23_reg_2782[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_23_reg_2782[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_23_reg_2782_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_23_reg_2782_reg[23]_i_1_n_0 ,\mul_ln43_23_reg_2782_reg[23]_i_1_n_1 ,\mul_ln43_23_reg_2782_reg[23]_i_1_n_2 ,\mul_ln43_23_reg_2782_reg[23]_i_1_n_3 ,\mul_ln43_23_reg_2782_reg[23]_i_1_n_4 ,\mul_ln43_23_reg_2782_reg[23]_i_1_n_5 ,\mul_ln43_23_reg_2782_reg[23]_i_1_n_6 ,\mul_ln43_23_reg_2782_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_23_reg_2782_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_23_reg_2782[23]_i_2_n_0 ,\mul_ln43_23_reg_2782[23]_i_3_n_0 ,\mul_ln43_23_reg_2782[23]_i_4_n_0 ,\mul_ln43_23_reg_2782[23]_i_5_n_0 ,\mul_ln43_23_reg_2782[23]_i_6_n_0 ,\mul_ln43_23_reg_2782[23]_i_7_n_0 ,\mul_ln43_23_reg_2782[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_23_reg_2782_reg[31]_i_1 
       (.CI(\mul_ln43_23_reg_2782_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_23_reg_2782_reg[31]_i_1_n_0 ,\mul_ln43_23_reg_2782_reg[31]_i_1_n_1 ,\mul_ln43_23_reg_2782_reg[31]_i_1_n_2 ,\mul_ln43_23_reg_2782_reg[31]_i_1_n_3 ,\mul_ln43_23_reg_2782_reg[31]_i_1_n_4 ,\mul_ln43_23_reg_2782_reg[31]_i_1_n_5 ,\mul_ln43_23_reg_2782_reg[31]_i_1_n_6 ,\mul_ln43_23_reg_2782_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_23_reg_2782[31]_i_2_n_0 ,\mul_ln43_23_reg_2782[31]_i_3_n_0 ,\mul_ln43_23_reg_2782[31]_i_4_n_0 ,\mul_ln43_23_reg_2782[31]_i_5_n_0 ,\mul_ln43_23_reg_2782[31]_i_6_n_0 ,\mul_ln43_23_reg_2782[31]_i_7_n_0 ,\mul_ln43_23_reg_2782[31]_i_8_n_0 ,\mul_ln43_23_reg_2782[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_23_reg_2782_reg[39]_i_1 
       (.CI(\mul_ln43_23_reg_2782_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_23_reg_2782_reg[39]_i_1_n_0 ,\mul_ln43_23_reg_2782_reg[39]_i_1_n_1 ,\mul_ln43_23_reg_2782_reg[39]_i_1_n_2 ,\mul_ln43_23_reg_2782_reg[39]_i_1_n_3 ,\mul_ln43_23_reg_2782_reg[39]_i_1_n_4 ,\mul_ln43_23_reg_2782_reg[39]_i_1_n_5 ,\mul_ln43_23_reg_2782_reg[39]_i_1_n_6 ,\mul_ln43_23_reg_2782_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_23_reg_2782[39]_i_2_n_0 ,\mul_ln43_23_reg_2782[39]_i_3_n_0 ,\mul_ln43_23_reg_2782[39]_i_4_n_0 ,\mul_ln43_23_reg_2782[39]_i_5_n_0 ,\mul_ln43_23_reg_2782[39]_i_6_n_0 ,\mul_ln43_23_reg_2782[39]_i_7_n_0 ,\mul_ln43_23_reg_2782[39]_i_8_n_0 ,\mul_ln43_23_reg_2782[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_23_reg_2782_reg[47]_i_1 
       (.CI(\mul_ln43_23_reg_2782_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_23_reg_2782_reg[47]_i_1_n_0 ,\mul_ln43_23_reg_2782_reg[47]_i_1_n_1 ,\mul_ln43_23_reg_2782_reg[47]_i_1_n_2 ,\mul_ln43_23_reg_2782_reg[47]_i_1_n_3 ,\mul_ln43_23_reg_2782_reg[47]_i_1_n_4 ,\mul_ln43_23_reg_2782_reg[47]_i_1_n_5 ,\mul_ln43_23_reg_2782_reg[47]_i_1_n_6 ,\mul_ln43_23_reg_2782_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_23_reg_2782[47]_i_2_n_0 ,\mul_ln43_23_reg_2782[47]_i_3_n_0 ,\mul_ln43_23_reg_2782[47]_i_4_n_0 ,\mul_ln43_23_reg_2782[47]_i_5_n_0 ,\mul_ln43_23_reg_2782[47]_i_6_n_0 ,\mul_ln43_23_reg_2782[47]_i_7_n_0 ,\mul_ln43_23_reg_2782[47]_i_8_n_0 ,\mul_ln43_23_reg_2782[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_23_reg_2782_reg[48]_i_1 
       (.CI(\mul_ln43_23_reg_2782_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_23_reg_2782_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_23_reg_2782_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_23_reg_2782[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_23_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_68
   (D,
    DSP_ALU_INST,
    input_B_30_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_24_q0,
    add_ln43_22_fu_2095_p2,
    mul_ln43_25_fu_1133_p2,
    mul_ln43_26_fu_1137_p2);
  output [28:0]D;
  input DSP_ALU_INST;
  input input_B_30_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_24_q0;
  input [28:0]add_ln43_22_fu_2095_p2;
  input [29:0]mul_ln43_25_fu_1133_p2;
  input [29:0]mul_ln43_26_fu_1137_p2;

  wire [28:0]D;
  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]add_ln43_22_fu_2095_p2;
  wire [48:20]add_ln43_23_fu_2123_p2;
  wire [48:20]add_ln43_24_fu_2152_p2;
  wire ap_clk;
  wire [28:0]input_A_24_q0;
  wire input_B_30_ce0;
  wire [48:19]mul_ln43_24_fu_1129_p2;
  wire [29:0]mul_ln43_25_fu_1133_p2;
  wire [29:0]mul_ln43_26_fu_1137_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire \tmp_32_reg_2832[14]_i_10_n_0 ;
  wire \tmp_32_reg_2832[14]_i_12_n_0 ;
  wire \tmp_32_reg_2832[14]_i_13_n_0 ;
  wire \tmp_32_reg_2832[14]_i_14_n_0 ;
  wire \tmp_32_reg_2832[14]_i_15_n_0 ;
  wire \tmp_32_reg_2832[14]_i_16_n_0 ;
  wire \tmp_32_reg_2832[14]_i_17_n_0 ;
  wire \tmp_32_reg_2832[14]_i_18_n_0 ;
  wire \tmp_32_reg_2832[14]_i_19_n_0 ;
  wire \tmp_32_reg_2832[14]_i_21_n_0 ;
  wire \tmp_32_reg_2832[14]_i_22_n_0 ;
  wire \tmp_32_reg_2832[14]_i_23_n_0 ;
  wire \tmp_32_reg_2832[14]_i_24_n_0 ;
  wire \tmp_32_reg_2832[14]_i_25_n_0 ;
  wire \tmp_32_reg_2832[14]_i_26_n_0 ;
  wire \tmp_32_reg_2832[14]_i_27_n_0 ;
  wire \tmp_32_reg_2832[14]_i_28_n_0 ;
  wire \tmp_32_reg_2832[14]_i_3_n_0 ;
  wire \tmp_32_reg_2832[14]_i_4_n_0 ;
  wire \tmp_32_reg_2832[14]_i_5_n_0 ;
  wire \tmp_32_reg_2832[14]_i_6_n_0 ;
  wire \tmp_32_reg_2832[14]_i_7_n_0 ;
  wire \tmp_32_reg_2832[14]_i_8_n_0 ;
  wire \tmp_32_reg_2832[14]_i_9_n_0 ;
  wire \tmp_32_reg_2832[22]_i_10_n_0 ;
  wire \tmp_32_reg_2832[22]_i_12_n_0 ;
  wire \tmp_32_reg_2832[22]_i_13_n_0 ;
  wire \tmp_32_reg_2832[22]_i_14_n_0 ;
  wire \tmp_32_reg_2832[22]_i_15_n_0 ;
  wire \tmp_32_reg_2832[22]_i_16_n_0 ;
  wire \tmp_32_reg_2832[22]_i_17_n_0 ;
  wire \tmp_32_reg_2832[22]_i_18_n_0 ;
  wire \tmp_32_reg_2832[22]_i_19_n_0 ;
  wire \tmp_32_reg_2832[22]_i_21_n_0 ;
  wire \tmp_32_reg_2832[22]_i_22_n_0 ;
  wire \tmp_32_reg_2832[22]_i_23_n_0 ;
  wire \tmp_32_reg_2832[22]_i_24_n_0 ;
  wire \tmp_32_reg_2832[22]_i_25_n_0 ;
  wire \tmp_32_reg_2832[22]_i_26_n_0 ;
  wire \tmp_32_reg_2832[22]_i_27_n_0 ;
  wire \tmp_32_reg_2832[22]_i_28_n_0 ;
  wire \tmp_32_reg_2832[22]_i_3_n_0 ;
  wire \tmp_32_reg_2832[22]_i_4_n_0 ;
  wire \tmp_32_reg_2832[22]_i_5_n_0 ;
  wire \tmp_32_reg_2832[22]_i_6_n_0 ;
  wire \tmp_32_reg_2832[22]_i_7_n_0 ;
  wire \tmp_32_reg_2832[22]_i_8_n_0 ;
  wire \tmp_32_reg_2832[22]_i_9_n_0 ;
  wire \tmp_32_reg_2832[28]_i_10_n_0 ;
  wire \tmp_32_reg_2832[28]_i_11_n_0 ;
  wire \tmp_32_reg_2832[28]_i_12_n_0 ;
  wire \tmp_32_reg_2832[28]_i_13_n_0 ;
  wire \tmp_32_reg_2832[28]_i_14_n_0 ;
  wire \tmp_32_reg_2832[28]_i_15_n_0 ;
  wire \tmp_32_reg_2832[28]_i_17_n_0 ;
  wire \tmp_32_reg_2832[28]_i_18_n_0 ;
  wire \tmp_32_reg_2832[28]_i_19_n_0 ;
  wire \tmp_32_reg_2832[28]_i_20_n_0 ;
  wire \tmp_32_reg_2832[28]_i_21_n_0 ;
  wire \tmp_32_reg_2832[28]_i_22_n_0 ;
  wire \tmp_32_reg_2832[28]_i_3_n_0 ;
  wire \tmp_32_reg_2832[28]_i_4_n_0 ;
  wire \tmp_32_reg_2832[28]_i_5_n_0 ;
  wire \tmp_32_reg_2832[28]_i_6_n_0 ;
  wire \tmp_32_reg_2832[28]_i_7_n_0 ;
  wire \tmp_32_reg_2832[28]_i_8_n_0 ;
  wire \tmp_32_reg_2832[6]_i_11_n_0 ;
  wire \tmp_32_reg_2832[6]_i_12_n_0 ;
  wire \tmp_32_reg_2832[6]_i_13_n_0 ;
  wire \tmp_32_reg_2832[6]_i_14_n_0 ;
  wire \tmp_32_reg_2832[6]_i_15_n_0 ;
  wire \tmp_32_reg_2832[6]_i_16_n_0 ;
  wire \tmp_32_reg_2832[6]_i_17_n_0 ;
  wire \tmp_32_reg_2832[6]_i_19_n_0 ;
  wire \tmp_32_reg_2832[6]_i_20_n_0 ;
  wire \tmp_32_reg_2832[6]_i_21_n_0 ;
  wire \tmp_32_reg_2832[6]_i_22_n_0 ;
  wire \tmp_32_reg_2832[6]_i_23_n_0 ;
  wire \tmp_32_reg_2832[6]_i_24_n_0 ;
  wire \tmp_32_reg_2832[6]_i_25_n_0 ;
  wire \tmp_32_reg_2832[6]_i_3_n_0 ;
  wire \tmp_32_reg_2832[6]_i_4_n_0 ;
  wire \tmp_32_reg_2832[6]_i_5_n_0 ;
  wire \tmp_32_reg_2832[6]_i_6_n_0 ;
  wire \tmp_32_reg_2832[6]_i_7_n_0 ;
  wire \tmp_32_reg_2832[6]_i_8_n_0 ;
  wire \tmp_32_reg_2832[6]_i_9_n_0 ;
  wire \tmp_32_reg_2832_reg[14]_i_11_n_0 ;
  wire \tmp_32_reg_2832_reg[14]_i_11_n_1 ;
  wire \tmp_32_reg_2832_reg[14]_i_11_n_2 ;
  wire \tmp_32_reg_2832_reg[14]_i_11_n_3 ;
  wire \tmp_32_reg_2832_reg[14]_i_11_n_4 ;
  wire \tmp_32_reg_2832_reg[14]_i_11_n_5 ;
  wire \tmp_32_reg_2832_reg[14]_i_11_n_6 ;
  wire \tmp_32_reg_2832_reg[14]_i_11_n_7 ;
  wire \tmp_32_reg_2832_reg[14]_i_1_n_0 ;
  wire \tmp_32_reg_2832_reg[14]_i_1_n_1 ;
  wire \tmp_32_reg_2832_reg[14]_i_1_n_2 ;
  wire \tmp_32_reg_2832_reg[14]_i_1_n_3 ;
  wire \tmp_32_reg_2832_reg[14]_i_1_n_4 ;
  wire \tmp_32_reg_2832_reg[14]_i_1_n_5 ;
  wire \tmp_32_reg_2832_reg[14]_i_1_n_6 ;
  wire \tmp_32_reg_2832_reg[14]_i_1_n_7 ;
  wire \tmp_32_reg_2832_reg[14]_i_2_n_0 ;
  wire \tmp_32_reg_2832_reg[14]_i_2_n_1 ;
  wire \tmp_32_reg_2832_reg[14]_i_2_n_2 ;
  wire \tmp_32_reg_2832_reg[14]_i_2_n_3 ;
  wire \tmp_32_reg_2832_reg[14]_i_2_n_4 ;
  wire \tmp_32_reg_2832_reg[14]_i_2_n_5 ;
  wire \tmp_32_reg_2832_reg[14]_i_2_n_6 ;
  wire \tmp_32_reg_2832_reg[14]_i_2_n_7 ;
  wire \tmp_32_reg_2832_reg[22]_i_11_n_0 ;
  wire \tmp_32_reg_2832_reg[22]_i_11_n_1 ;
  wire \tmp_32_reg_2832_reg[22]_i_11_n_2 ;
  wire \tmp_32_reg_2832_reg[22]_i_11_n_3 ;
  wire \tmp_32_reg_2832_reg[22]_i_11_n_4 ;
  wire \tmp_32_reg_2832_reg[22]_i_11_n_5 ;
  wire \tmp_32_reg_2832_reg[22]_i_11_n_6 ;
  wire \tmp_32_reg_2832_reg[22]_i_11_n_7 ;
  wire \tmp_32_reg_2832_reg[22]_i_1_n_0 ;
  wire \tmp_32_reg_2832_reg[22]_i_1_n_1 ;
  wire \tmp_32_reg_2832_reg[22]_i_1_n_2 ;
  wire \tmp_32_reg_2832_reg[22]_i_1_n_3 ;
  wire \tmp_32_reg_2832_reg[22]_i_1_n_4 ;
  wire \tmp_32_reg_2832_reg[22]_i_1_n_5 ;
  wire \tmp_32_reg_2832_reg[22]_i_1_n_6 ;
  wire \tmp_32_reg_2832_reg[22]_i_1_n_7 ;
  wire \tmp_32_reg_2832_reg[22]_i_2_n_0 ;
  wire \tmp_32_reg_2832_reg[22]_i_2_n_1 ;
  wire \tmp_32_reg_2832_reg[22]_i_2_n_2 ;
  wire \tmp_32_reg_2832_reg[22]_i_2_n_3 ;
  wire \tmp_32_reg_2832_reg[22]_i_2_n_4 ;
  wire \tmp_32_reg_2832_reg[22]_i_2_n_5 ;
  wire \tmp_32_reg_2832_reg[22]_i_2_n_6 ;
  wire \tmp_32_reg_2832_reg[22]_i_2_n_7 ;
  wire \tmp_32_reg_2832_reg[28]_i_1_n_3 ;
  wire \tmp_32_reg_2832_reg[28]_i_1_n_4 ;
  wire \tmp_32_reg_2832_reg[28]_i_1_n_5 ;
  wire \tmp_32_reg_2832_reg[28]_i_1_n_6 ;
  wire \tmp_32_reg_2832_reg[28]_i_1_n_7 ;
  wire \tmp_32_reg_2832_reg[28]_i_2_n_3 ;
  wire \tmp_32_reg_2832_reg[28]_i_2_n_4 ;
  wire \tmp_32_reg_2832_reg[28]_i_2_n_5 ;
  wire \tmp_32_reg_2832_reg[28]_i_2_n_6 ;
  wire \tmp_32_reg_2832_reg[28]_i_2_n_7 ;
  wire \tmp_32_reg_2832_reg[28]_i_9_n_3 ;
  wire \tmp_32_reg_2832_reg[28]_i_9_n_4 ;
  wire \tmp_32_reg_2832_reg[28]_i_9_n_5 ;
  wire \tmp_32_reg_2832_reg[28]_i_9_n_6 ;
  wire \tmp_32_reg_2832_reg[28]_i_9_n_7 ;
  wire \tmp_32_reg_2832_reg[6]_i_10_n_0 ;
  wire \tmp_32_reg_2832_reg[6]_i_10_n_1 ;
  wire \tmp_32_reg_2832_reg[6]_i_10_n_2 ;
  wire \tmp_32_reg_2832_reg[6]_i_10_n_3 ;
  wire \tmp_32_reg_2832_reg[6]_i_10_n_4 ;
  wire \tmp_32_reg_2832_reg[6]_i_10_n_5 ;
  wire \tmp_32_reg_2832_reg[6]_i_10_n_6 ;
  wire \tmp_32_reg_2832_reg[6]_i_10_n_7 ;
  wire \tmp_32_reg_2832_reg[6]_i_1_n_0 ;
  wire \tmp_32_reg_2832_reg[6]_i_1_n_1 ;
  wire \tmp_32_reg_2832_reg[6]_i_1_n_2 ;
  wire \tmp_32_reg_2832_reg[6]_i_1_n_3 ;
  wire \tmp_32_reg_2832_reg[6]_i_1_n_4 ;
  wire \tmp_32_reg_2832_reg[6]_i_1_n_5 ;
  wire \tmp_32_reg_2832_reg[6]_i_1_n_6 ;
  wire \tmp_32_reg_2832_reg[6]_i_1_n_7 ;
  wire \tmp_32_reg_2832_reg[6]_i_2_n_0 ;
  wire \tmp_32_reg_2832_reg[6]_i_2_n_1 ;
  wire \tmp_32_reg_2832_reg[6]_i_2_n_2 ;
  wire \tmp_32_reg_2832_reg[6]_i_2_n_3 ;
  wire \tmp_32_reg_2832_reg[6]_i_2_n_4 ;
  wire \tmp_32_reg_2832_reg[6]_i_2_n_5 ;
  wire \tmp_32_reg_2832_reg[6]_i_2_n_6 ;
  wire \tmp_32_reg_2832_reg[6]_i_2_n_7 ;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__12_n_0;
  wire tmp_product_carry__0_i_2__12_n_0;
  wire tmp_product_carry__0_i_3__12_n_0;
  wire tmp_product_carry__0_i_4__12_n_0;
  wire tmp_product_carry__0_i_5__12_n_0;
  wire tmp_product_carry__0_i_6__12_n_0;
  wire tmp_product_carry__0_i_7__12_n_0;
  wire tmp_product_carry__0_i_8__12_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__12_n_0;
  wire tmp_product_carry__1_i_2__12_n_0;
  wire tmp_product_carry__1_i_3__12_n_0;
  wire tmp_product_carry__1_i_4__12_n_0;
  wire tmp_product_carry__1_i_5__12_n_0;
  wire tmp_product_carry__1_i_6__12_n_0;
  wire tmp_product_carry__1_i_7__12_n_0;
  wire tmp_product_carry__1_i_8__12_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__12_n_0;
  wire tmp_product_carry__2_i_2__12_n_0;
  wire tmp_product_carry__2_i_3__12_n_0;
  wire tmp_product_carry__2_i_4__12_n_0;
  wire tmp_product_carry__2_i_5__12_n_0;
  wire tmp_product_carry__2_i_6__12_n_0;
  wire tmp_product_carry__2_i_7__12_n_0;
  wire tmp_product_carry__2_i_8__12_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__12_n_0;
  wire tmp_product_carry_i_1__12_n_0;
  wire tmp_product_carry_i_2__12_n_0;
  wire tmp_product_carry_i_3__12_n_0;
  wire tmp_product_carry_i_4__12_n_0;
  wire tmp_product_carry_i_5__12_n_0;
  wire tmp_product_carry_i_6__12_n_0;
  wire tmp_product_carry_i_7__12_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [7:5]\NLW_tmp_32_reg_2832_reg[28]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_32_reg_2832_reg[28]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_32_reg_2832_reg[28]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_32_reg_2832_reg[28]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_32_reg_2832_reg[28]_i_9_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_32_reg_2832_reg[28]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_32_reg_2832_reg[6]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_32_reg_2832_reg[6]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_32_reg_2832_reg[6]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_10 
       (.I0(add_ln43_24_fu_2152_p2[27]),
        .I1(mul_ln43_26_fu_1137_p2[8]),
        .O(\tmp_32_reg_2832[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_12 
       (.I0(add_ln43_23_fu_2123_p2[34]),
        .I1(mul_ln43_25_fu_1133_p2[15]),
        .O(\tmp_32_reg_2832[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_13 
       (.I0(add_ln43_23_fu_2123_p2[33]),
        .I1(mul_ln43_25_fu_1133_p2[14]),
        .O(\tmp_32_reg_2832[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_14 
       (.I0(add_ln43_23_fu_2123_p2[32]),
        .I1(mul_ln43_25_fu_1133_p2[13]),
        .O(\tmp_32_reg_2832[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_15 
       (.I0(add_ln43_23_fu_2123_p2[31]),
        .I1(mul_ln43_25_fu_1133_p2[12]),
        .O(\tmp_32_reg_2832[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_16 
       (.I0(add_ln43_23_fu_2123_p2[30]),
        .I1(mul_ln43_25_fu_1133_p2[11]),
        .O(\tmp_32_reg_2832[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_17 
       (.I0(add_ln43_23_fu_2123_p2[29]),
        .I1(mul_ln43_25_fu_1133_p2[10]),
        .O(\tmp_32_reg_2832[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_18 
       (.I0(add_ln43_23_fu_2123_p2[28]),
        .I1(mul_ln43_25_fu_1133_p2[9]),
        .O(\tmp_32_reg_2832[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_19 
       (.I0(add_ln43_23_fu_2123_p2[27]),
        .I1(mul_ln43_25_fu_1133_p2[8]),
        .O(\tmp_32_reg_2832[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_21 
       (.I0(add_ln43_22_fu_2095_p2[14]),
        .I1(mul_ln43_24_fu_1129_p2[34]),
        .O(\tmp_32_reg_2832[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_22 
       (.I0(add_ln43_22_fu_2095_p2[13]),
        .I1(mul_ln43_24_fu_1129_p2[33]),
        .O(\tmp_32_reg_2832[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_23 
       (.I0(add_ln43_22_fu_2095_p2[12]),
        .I1(mul_ln43_24_fu_1129_p2[32]),
        .O(\tmp_32_reg_2832[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_24 
       (.I0(add_ln43_22_fu_2095_p2[11]),
        .I1(mul_ln43_24_fu_1129_p2[31]),
        .O(\tmp_32_reg_2832[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_25 
       (.I0(add_ln43_22_fu_2095_p2[10]),
        .I1(mul_ln43_24_fu_1129_p2[30]),
        .O(\tmp_32_reg_2832[14]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_26 
       (.I0(add_ln43_22_fu_2095_p2[9]),
        .I1(mul_ln43_24_fu_1129_p2[29]),
        .O(\tmp_32_reg_2832[14]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_27 
       (.I0(add_ln43_22_fu_2095_p2[8]),
        .I1(mul_ln43_24_fu_1129_p2[28]),
        .O(\tmp_32_reg_2832[14]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_28 
       (.I0(add_ln43_22_fu_2095_p2[7]),
        .I1(mul_ln43_24_fu_1129_p2[27]),
        .O(\tmp_32_reg_2832[14]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_3 
       (.I0(add_ln43_24_fu_2152_p2[34]),
        .I1(mul_ln43_26_fu_1137_p2[15]),
        .O(\tmp_32_reg_2832[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_4 
       (.I0(add_ln43_24_fu_2152_p2[33]),
        .I1(mul_ln43_26_fu_1137_p2[14]),
        .O(\tmp_32_reg_2832[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_5 
       (.I0(add_ln43_24_fu_2152_p2[32]),
        .I1(mul_ln43_26_fu_1137_p2[13]),
        .O(\tmp_32_reg_2832[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_6 
       (.I0(add_ln43_24_fu_2152_p2[31]),
        .I1(mul_ln43_26_fu_1137_p2[12]),
        .O(\tmp_32_reg_2832[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_7 
       (.I0(add_ln43_24_fu_2152_p2[30]),
        .I1(mul_ln43_26_fu_1137_p2[11]),
        .O(\tmp_32_reg_2832[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_8 
       (.I0(add_ln43_24_fu_2152_p2[29]),
        .I1(mul_ln43_26_fu_1137_p2[10]),
        .O(\tmp_32_reg_2832[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[14]_i_9 
       (.I0(add_ln43_24_fu_2152_p2[28]),
        .I1(mul_ln43_26_fu_1137_p2[9]),
        .O(\tmp_32_reg_2832[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_10 
       (.I0(add_ln43_24_fu_2152_p2[35]),
        .I1(mul_ln43_26_fu_1137_p2[16]),
        .O(\tmp_32_reg_2832[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_12 
       (.I0(add_ln43_23_fu_2123_p2[42]),
        .I1(mul_ln43_25_fu_1133_p2[23]),
        .O(\tmp_32_reg_2832[22]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_13 
       (.I0(add_ln43_23_fu_2123_p2[41]),
        .I1(mul_ln43_25_fu_1133_p2[22]),
        .O(\tmp_32_reg_2832[22]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_14 
       (.I0(add_ln43_23_fu_2123_p2[40]),
        .I1(mul_ln43_25_fu_1133_p2[21]),
        .O(\tmp_32_reg_2832[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_15 
       (.I0(add_ln43_23_fu_2123_p2[39]),
        .I1(mul_ln43_25_fu_1133_p2[20]),
        .O(\tmp_32_reg_2832[22]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_16 
       (.I0(add_ln43_23_fu_2123_p2[38]),
        .I1(mul_ln43_25_fu_1133_p2[19]),
        .O(\tmp_32_reg_2832[22]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_17 
       (.I0(add_ln43_23_fu_2123_p2[37]),
        .I1(mul_ln43_25_fu_1133_p2[18]),
        .O(\tmp_32_reg_2832[22]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_18 
       (.I0(add_ln43_23_fu_2123_p2[36]),
        .I1(mul_ln43_25_fu_1133_p2[17]),
        .O(\tmp_32_reg_2832[22]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_19 
       (.I0(add_ln43_23_fu_2123_p2[35]),
        .I1(mul_ln43_25_fu_1133_p2[16]),
        .O(\tmp_32_reg_2832[22]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_21 
       (.I0(add_ln43_22_fu_2095_p2[22]),
        .I1(mul_ln43_24_fu_1129_p2[42]),
        .O(\tmp_32_reg_2832[22]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_22 
       (.I0(add_ln43_22_fu_2095_p2[21]),
        .I1(mul_ln43_24_fu_1129_p2[41]),
        .O(\tmp_32_reg_2832[22]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_23 
       (.I0(add_ln43_22_fu_2095_p2[20]),
        .I1(mul_ln43_24_fu_1129_p2[40]),
        .O(\tmp_32_reg_2832[22]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_24 
       (.I0(add_ln43_22_fu_2095_p2[19]),
        .I1(mul_ln43_24_fu_1129_p2[39]),
        .O(\tmp_32_reg_2832[22]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_25 
       (.I0(add_ln43_22_fu_2095_p2[18]),
        .I1(mul_ln43_24_fu_1129_p2[38]),
        .O(\tmp_32_reg_2832[22]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_26 
       (.I0(add_ln43_22_fu_2095_p2[17]),
        .I1(mul_ln43_24_fu_1129_p2[37]),
        .O(\tmp_32_reg_2832[22]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_27 
       (.I0(add_ln43_22_fu_2095_p2[16]),
        .I1(mul_ln43_24_fu_1129_p2[36]),
        .O(\tmp_32_reg_2832[22]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_28 
       (.I0(add_ln43_22_fu_2095_p2[15]),
        .I1(mul_ln43_24_fu_1129_p2[35]),
        .O(\tmp_32_reg_2832[22]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_3 
       (.I0(add_ln43_24_fu_2152_p2[42]),
        .I1(mul_ln43_26_fu_1137_p2[23]),
        .O(\tmp_32_reg_2832[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_4 
       (.I0(add_ln43_24_fu_2152_p2[41]),
        .I1(mul_ln43_26_fu_1137_p2[22]),
        .O(\tmp_32_reg_2832[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_5 
       (.I0(add_ln43_24_fu_2152_p2[40]),
        .I1(mul_ln43_26_fu_1137_p2[21]),
        .O(\tmp_32_reg_2832[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_6 
       (.I0(add_ln43_24_fu_2152_p2[39]),
        .I1(mul_ln43_26_fu_1137_p2[20]),
        .O(\tmp_32_reg_2832[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_7 
       (.I0(add_ln43_24_fu_2152_p2[38]),
        .I1(mul_ln43_26_fu_1137_p2[19]),
        .O(\tmp_32_reg_2832[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_8 
       (.I0(add_ln43_24_fu_2152_p2[37]),
        .I1(mul_ln43_26_fu_1137_p2[18]),
        .O(\tmp_32_reg_2832[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[22]_i_9 
       (.I0(add_ln43_24_fu_2152_p2[36]),
        .I1(mul_ln43_26_fu_1137_p2[17]),
        .O(\tmp_32_reg_2832[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_10 
       (.I0(add_ln43_23_fu_2123_p2[48]),
        .I1(mul_ln43_25_fu_1133_p2[29]),
        .O(\tmp_32_reg_2832[28]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_11 
       (.I0(add_ln43_23_fu_2123_p2[47]),
        .I1(mul_ln43_25_fu_1133_p2[28]),
        .O(\tmp_32_reg_2832[28]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_12 
       (.I0(add_ln43_23_fu_2123_p2[46]),
        .I1(mul_ln43_25_fu_1133_p2[27]),
        .O(\tmp_32_reg_2832[28]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_13 
       (.I0(add_ln43_23_fu_2123_p2[45]),
        .I1(mul_ln43_25_fu_1133_p2[26]),
        .O(\tmp_32_reg_2832[28]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_14 
       (.I0(add_ln43_23_fu_2123_p2[44]),
        .I1(mul_ln43_25_fu_1133_p2[25]),
        .O(\tmp_32_reg_2832[28]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_15 
       (.I0(add_ln43_23_fu_2123_p2[43]),
        .I1(mul_ln43_25_fu_1133_p2[24]),
        .O(\tmp_32_reg_2832[28]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_17 
       (.I0(add_ln43_22_fu_2095_p2[28]),
        .I1(mul_ln43_24_fu_1129_p2[48]),
        .O(\tmp_32_reg_2832[28]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_18 
       (.I0(add_ln43_22_fu_2095_p2[27]),
        .I1(mul_ln43_24_fu_1129_p2[47]),
        .O(\tmp_32_reg_2832[28]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_19 
       (.I0(add_ln43_22_fu_2095_p2[26]),
        .I1(mul_ln43_24_fu_1129_p2[46]),
        .O(\tmp_32_reg_2832[28]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_20 
       (.I0(add_ln43_22_fu_2095_p2[25]),
        .I1(mul_ln43_24_fu_1129_p2[45]),
        .O(\tmp_32_reg_2832[28]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_21 
       (.I0(add_ln43_22_fu_2095_p2[24]),
        .I1(mul_ln43_24_fu_1129_p2[44]),
        .O(\tmp_32_reg_2832[28]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_22 
       (.I0(add_ln43_22_fu_2095_p2[23]),
        .I1(mul_ln43_24_fu_1129_p2[43]),
        .O(\tmp_32_reg_2832[28]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_3 
       (.I0(add_ln43_24_fu_2152_p2[48]),
        .I1(mul_ln43_26_fu_1137_p2[29]),
        .O(\tmp_32_reg_2832[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_4 
       (.I0(add_ln43_24_fu_2152_p2[47]),
        .I1(mul_ln43_26_fu_1137_p2[28]),
        .O(\tmp_32_reg_2832[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_5 
       (.I0(add_ln43_24_fu_2152_p2[46]),
        .I1(mul_ln43_26_fu_1137_p2[27]),
        .O(\tmp_32_reg_2832[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_6 
       (.I0(add_ln43_24_fu_2152_p2[45]),
        .I1(mul_ln43_26_fu_1137_p2[26]),
        .O(\tmp_32_reg_2832[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_7 
       (.I0(add_ln43_24_fu_2152_p2[44]),
        .I1(mul_ln43_26_fu_1137_p2[25]),
        .O(\tmp_32_reg_2832[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[28]_i_8 
       (.I0(add_ln43_24_fu_2152_p2[43]),
        .I1(mul_ln43_26_fu_1137_p2[24]),
        .O(\tmp_32_reg_2832[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_11 
       (.I0(add_ln43_23_fu_2123_p2[26]),
        .I1(mul_ln43_25_fu_1133_p2[7]),
        .O(\tmp_32_reg_2832[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_12 
       (.I0(add_ln43_23_fu_2123_p2[25]),
        .I1(mul_ln43_25_fu_1133_p2[6]),
        .O(\tmp_32_reg_2832[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_13 
       (.I0(add_ln43_23_fu_2123_p2[24]),
        .I1(mul_ln43_25_fu_1133_p2[5]),
        .O(\tmp_32_reg_2832[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_14 
       (.I0(add_ln43_23_fu_2123_p2[23]),
        .I1(mul_ln43_25_fu_1133_p2[4]),
        .O(\tmp_32_reg_2832[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_15 
       (.I0(add_ln43_23_fu_2123_p2[22]),
        .I1(mul_ln43_25_fu_1133_p2[3]),
        .O(\tmp_32_reg_2832[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_16 
       (.I0(add_ln43_23_fu_2123_p2[21]),
        .I1(mul_ln43_25_fu_1133_p2[2]),
        .O(\tmp_32_reg_2832[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_17 
       (.I0(add_ln43_23_fu_2123_p2[20]),
        .I1(mul_ln43_25_fu_1133_p2[1]),
        .O(\tmp_32_reg_2832[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_19 
       (.I0(add_ln43_22_fu_2095_p2[6]),
        .I1(mul_ln43_24_fu_1129_p2[26]),
        .O(\tmp_32_reg_2832[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_20 
       (.I0(add_ln43_22_fu_2095_p2[5]),
        .I1(mul_ln43_24_fu_1129_p2[25]),
        .O(\tmp_32_reg_2832[6]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_21 
       (.I0(add_ln43_22_fu_2095_p2[4]),
        .I1(mul_ln43_24_fu_1129_p2[24]),
        .O(\tmp_32_reg_2832[6]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_22 
       (.I0(add_ln43_22_fu_2095_p2[3]),
        .I1(mul_ln43_24_fu_1129_p2[23]),
        .O(\tmp_32_reg_2832[6]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_23 
       (.I0(add_ln43_22_fu_2095_p2[2]),
        .I1(mul_ln43_24_fu_1129_p2[22]),
        .O(\tmp_32_reg_2832[6]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_24 
       (.I0(add_ln43_22_fu_2095_p2[1]),
        .I1(mul_ln43_24_fu_1129_p2[21]),
        .O(\tmp_32_reg_2832[6]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_25 
       (.I0(add_ln43_22_fu_2095_p2[0]),
        .I1(mul_ln43_24_fu_1129_p2[20]),
        .O(\tmp_32_reg_2832[6]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_3 
       (.I0(add_ln43_24_fu_2152_p2[26]),
        .I1(mul_ln43_26_fu_1137_p2[7]),
        .O(\tmp_32_reg_2832[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_4 
       (.I0(add_ln43_24_fu_2152_p2[25]),
        .I1(mul_ln43_26_fu_1137_p2[6]),
        .O(\tmp_32_reg_2832[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_5 
       (.I0(add_ln43_24_fu_2152_p2[24]),
        .I1(mul_ln43_26_fu_1137_p2[5]),
        .O(\tmp_32_reg_2832[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_6 
       (.I0(add_ln43_24_fu_2152_p2[23]),
        .I1(mul_ln43_26_fu_1137_p2[4]),
        .O(\tmp_32_reg_2832[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_7 
       (.I0(add_ln43_24_fu_2152_p2[22]),
        .I1(mul_ln43_26_fu_1137_p2[3]),
        .O(\tmp_32_reg_2832[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_8 
       (.I0(add_ln43_24_fu_2152_p2[21]),
        .I1(mul_ln43_26_fu_1137_p2[2]),
        .O(\tmp_32_reg_2832[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_2832[6]_i_9 
       (.I0(add_ln43_24_fu_2152_p2[20]),
        .I1(mul_ln43_26_fu_1137_p2[1]),
        .O(\tmp_32_reg_2832[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[14]_i_1 
       (.CI(\tmp_32_reg_2832_reg[6]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[14]_i_1_n_0 ,\tmp_32_reg_2832_reg[14]_i_1_n_1 ,\tmp_32_reg_2832_reg[14]_i_1_n_2 ,\tmp_32_reg_2832_reg[14]_i_1_n_3 ,\tmp_32_reg_2832_reg[14]_i_1_n_4 ,\tmp_32_reg_2832_reg[14]_i_1_n_5 ,\tmp_32_reg_2832_reg[14]_i_1_n_6 ,\tmp_32_reg_2832_reg[14]_i_1_n_7 }),
        .DI(add_ln43_24_fu_2152_p2[34:27]),
        .O(D[14:7]),
        .S({\tmp_32_reg_2832[14]_i_3_n_0 ,\tmp_32_reg_2832[14]_i_4_n_0 ,\tmp_32_reg_2832[14]_i_5_n_0 ,\tmp_32_reg_2832[14]_i_6_n_0 ,\tmp_32_reg_2832[14]_i_7_n_0 ,\tmp_32_reg_2832[14]_i_8_n_0 ,\tmp_32_reg_2832[14]_i_9_n_0 ,\tmp_32_reg_2832[14]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[14]_i_11 
       (.CI(\tmp_32_reg_2832_reg[6]_i_10_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[14]_i_11_n_0 ,\tmp_32_reg_2832_reg[14]_i_11_n_1 ,\tmp_32_reg_2832_reg[14]_i_11_n_2 ,\tmp_32_reg_2832_reg[14]_i_11_n_3 ,\tmp_32_reg_2832_reg[14]_i_11_n_4 ,\tmp_32_reg_2832_reg[14]_i_11_n_5 ,\tmp_32_reg_2832_reg[14]_i_11_n_6 ,\tmp_32_reg_2832_reg[14]_i_11_n_7 }),
        .DI(add_ln43_22_fu_2095_p2[14:7]),
        .O(add_ln43_23_fu_2123_p2[34:27]),
        .S({\tmp_32_reg_2832[14]_i_21_n_0 ,\tmp_32_reg_2832[14]_i_22_n_0 ,\tmp_32_reg_2832[14]_i_23_n_0 ,\tmp_32_reg_2832[14]_i_24_n_0 ,\tmp_32_reg_2832[14]_i_25_n_0 ,\tmp_32_reg_2832[14]_i_26_n_0 ,\tmp_32_reg_2832[14]_i_27_n_0 ,\tmp_32_reg_2832[14]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[14]_i_2 
       (.CI(\tmp_32_reg_2832_reg[6]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[14]_i_2_n_0 ,\tmp_32_reg_2832_reg[14]_i_2_n_1 ,\tmp_32_reg_2832_reg[14]_i_2_n_2 ,\tmp_32_reg_2832_reg[14]_i_2_n_3 ,\tmp_32_reg_2832_reg[14]_i_2_n_4 ,\tmp_32_reg_2832_reg[14]_i_2_n_5 ,\tmp_32_reg_2832_reg[14]_i_2_n_6 ,\tmp_32_reg_2832_reg[14]_i_2_n_7 }),
        .DI(add_ln43_23_fu_2123_p2[34:27]),
        .O(add_ln43_24_fu_2152_p2[34:27]),
        .S({\tmp_32_reg_2832[14]_i_12_n_0 ,\tmp_32_reg_2832[14]_i_13_n_0 ,\tmp_32_reg_2832[14]_i_14_n_0 ,\tmp_32_reg_2832[14]_i_15_n_0 ,\tmp_32_reg_2832[14]_i_16_n_0 ,\tmp_32_reg_2832[14]_i_17_n_0 ,\tmp_32_reg_2832[14]_i_18_n_0 ,\tmp_32_reg_2832[14]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[22]_i_1 
       (.CI(\tmp_32_reg_2832_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[22]_i_1_n_0 ,\tmp_32_reg_2832_reg[22]_i_1_n_1 ,\tmp_32_reg_2832_reg[22]_i_1_n_2 ,\tmp_32_reg_2832_reg[22]_i_1_n_3 ,\tmp_32_reg_2832_reg[22]_i_1_n_4 ,\tmp_32_reg_2832_reg[22]_i_1_n_5 ,\tmp_32_reg_2832_reg[22]_i_1_n_6 ,\tmp_32_reg_2832_reg[22]_i_1_n_7 }),
        .DI(add_ln43_24_fu_2152_p2[42:35]),
        .O(D[22:15]),
        .S({\tmp_32_reg_2832[22]_i_3_n_0 ,\tmp_32_reg_2832[22]_i_4_n_0 ,\tmp_32_reg_2832[22]_i_5_n_0 ,\tmp_32_reg_2832[22]_i_6_n_0 ,\tmp_32_reg_2832[22]_i_7_n_0 ,\tmp_32_reg_2832[22]_i_8_n_0 ,\tmp_32_reg_2832[22]_i_9_n_0 ,\tmp_32_reg_2832[22]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[22]_i_11 
       (.CI(\tmp_32_reg_2832_reg[14]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[22]_i_11_n_0 ,\tmp_32_reg_2832_reg[22]_i_11_n_1 ,\tmp_32_reg_2832_reg[22]_i_11_n_2 ,\tmp_32_reg_2832_reg[22]_i_11_n_3 ,\tmp_32_reg_2832_reg[22]_i_11_n_4 ,\tmp_32_reg_2832_reg[22]_i_11_n_5 ,\tmp_32_reg_2832_reg[22]_i_11_n_6 ,\tmp_32_reg_2832_reg[22]_i_11_n_7 }),
        .DI(add_ln43_22_fu_2095_p2[22:15]),
        .O(add_ln43_23_fu_2123_p2[42:35]),
        .S({\tmp_32_reg_2832[22]_i_21_n_0 ,\tmp_32_reg_2832[22]_i_22_n_0 ,\tmp_32_reg_2832[22]_i_23_n_0 ,\tmp_32_reg_2832[22]_i_24_n_0 ,\tmp_32_reg_2832[22]_i_25_n_0 ,\tmp_32_reg_2832[22]_i_26_n_0 ,\tmp_32_reg_2832[22]_i_27_n_0 ,\tmp_32_reg_2832[22]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[22]_i_2 
       (.CI(\tmp_32_reg_2832_reg[14]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[22]_i_2_n_0 ,\tmp_32_reg_2832_reg[22]_i_2_n_1 ,\tmp_32_reg_2832_reg[22]_i_2_n_2 ,\tmp_32_reg_2832_reg[22]_i_2_n_3 ,\tmp_32_reg_2832_reg[22]_i_2_n_4 ,\tmp_32_reg_2832_reg[22]_i_2_n_5 ,\tmp_32_reg_2832_reg[22]_i_2_n_6 ,\tmp_32_reg_2832_reg[22]_i_2_n_7 }),
        .DI(add_ln43_23_fu_2123_p2[42:35]),
        .O(add_ln43_24_fu_2152_p2[42:35]),
        .S({\tmp_32_reg_2832[22]_i_12_n_0 ,\tmp_32_reg_2832[22]_i_13_n_0 ,\tmp_32_reg_2832[22]_i_14_n_0 ,\tmp_32_reg_2832[22]_i_15_n_0 ,\tmp_32_reg_2832[22]_i_16_n_0 ,\tmp_32_reg_2832[22]_i_17_n_0 ,\tmp_32_reg_2832[22]_i_18_n_0 ,\tmp_32_reg_2832[22]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[28]_i_1 
       (.CI(\tmp_32_reg_2832_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_32_reg_2832_reg[28]_i_1_CO_UNCONNECTED [7:5],\tmp_32_reg_2832_reg[28]_i_1_n_3 ,\tmp_32_reg_2832_reg[28]_i_1_n_4 ,\tmp_32_reg_2832_reg[28]_i_1_n_5 ,\tmp_32_reg_2832_reg[28]_i_1_n_6 ,\tmp_32_reg_2832_reg[28]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_24_fu_2152_p2[47:43]}),
        .O({\NLW_tmp_32_reg_2832_reg[28]_i_1_O_UNCONNECTED [7:6],D[28:23]}),
        .S({1'b0,1'b0,\tmp_32_reg_2832[28]_i_3_n_0 ,\tmp_32_reg_2832[28]_i_4_n_0 ,\tmp_32_reg_2832[28]_i_5_n_0 ,\tmp_32_reg_2832[28]_i_6_n_0 ,\tmp_32_reg_2832[28]_i_7_n_0 ,\tmp_32_reg_2832[28]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[28]_i_2 
       (.CI(\tmp_32_reg_2832_reg[22]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_32_reg_2832_reg[28]_i_2_CO_UNCONNECTED [7:5],\tmp_32_reg_2832_reg[28]_i_2_n_3 ,\tmp_32_reg_2832_reg[28]_i_2_n_4 ,\tmp_32_reg_2832_reg[28]_i_2_n_5 ,\tmp_32_reg_2832_reg[28]_i_2_n_6 ,\tmp_32_reg_2832_reg[28]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_23_fu_2123_p2[47:43]}),
        .O({\NLW_tmp_32_reg_2832_reg[28]_i_2_O_UNCONNECTED [7:6],add_ln43_24_fu_2152_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_32_reg_2832[28]_i_10_n_0 ,\tmp_32_reg_2832[28]_i_11_n_0 ,\tmp_32_reg_2832[28]_i_12_n_0 ,\tmp_32_reg_2832[28]_i_13_n_0 ,\tmp_32_reg_2832[28]_i_14_n_0 ,\tmp_32_reg_2832[28]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[28]_i_9 
       (.CI(\tmp_32_reg_2832_reg[22]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_32_reg_2832_reg[28]_i_9_CO_UNCONNECTED [7:5],\tmp_32_reg_2832_reg[28]_i_9_n_3 ,\tmp_32_reg_2832_reg[28]_i_9_n_4 ,\tmp_32_reg_2832_reg[28]_i_9_n_5 ,\tmp_32_reg_2832_reg[28]_i_9_n_6 ,\tmp_32_reg_2832_reg[28]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_22_fu_2095_p2[27:23]}),
        .O({\NLW_tmp_32_reg_2832_reg[28]_i_9_O_UNCONNECTED [7:6],add_ln43_23_fu_2123_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_32_reg_2832[28]_i_17_n_0 ,\tmp_32_reg_2832[28]_i_18_n_0 ,\tmp_32_reg_2832[28]_i_19_n_0 ,\tmp_32_reg_2832[28]_i_20_n_0 ,\tmp_32_reg_2832[28]_i_21_n_0 ,\tmp_32_reg_2832[28]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[6]_i_1_n_0 ,\tmp_32_reg_2832_reg[6]_i_1_n_1 ,\tmp_32_reg_2832_reg[6]_i_1_n_2 ,\tmp_32_reg_2832_reg[6]_i_1_n_3 ,\tmp_32_reg_2832_reg[6]_i_1_n_4 ,\tmp_32_reg_2832_reg[6]_i_1_n_5 ,\tmp_32_reg_2832_reg[6]_i_1_n_6 ,\tmp_32_reg_2832_reg[6]_i_1_n_7 }),
        .DI({add_ln43_24_fu_2152_p2[26:20],1'b0}),
        .O({D[6:0],\NLW_tmp_32_reg_2832_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_32_reg_2832[6]_i_3_n_0 ,\tmp_32_reg_2832[6]_i_4_n_0 ,\tmp_32_reg_2832[6]_i_5_n_0 ,\tmp_32_reg_2832[6]_i_6_n_0 ,\tmp_32_reg_2832[6]_i_7_n_0 ,\tmp_32_reg_2832[6]_i_8_n_0 ,\tmp_32_reg_2832[6]_i_9_n_0 ,mul_ln43_26_fu_1137_p2[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[6]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[6]_i_10_n_0 ,\tmp_32_reg_2832_reg[6]_i_10_n_1 ,\tmp_32_reg_2832_reg[6]_i_10_n_2 ,\tmp_32_reg_2832_reg[6]_i_10_n_3 ,\tmp_32_reg_2832_reg[6]_i_10_n_4 ,\tmp_32_reg_2832_reg[6]_i_10_n_5 ,\tmp_32_reg_2832_reg[6]_i_10_n_6 ,\tmp_32_reg_2832_reg[6]_i_10_n_7 }),
        .DI({add_ln43_22_fu_2095_p2[6:0],1'b0}),
        .O({add_ln43_23_fu_2123_p2[26:20],\NLW_tmp_32_reg_2832_reg[6]_i_10_O_UNCONNECTED [0]}),
        .S({\tmp_32_reg_2832[6]_i_19_n_0 ,\tmp_32_reg_2832[6]_i_20_n_0 ,\tmp_32_reg_2832[6]_i_21_n_0 ,\tmp_32_reg_2832[6]_i_22_n_0 ,\tmp_32_reg_2832[6]_i_23_n_0 ,\tmp_32_reg_2832[6]_i_24_n_0 ,\tmp_32_reg_2832[6]_i_25_n_0 ,mul_ln43_24_fu_1129_p2[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_32_reg_2832_reg[6]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_32_reg_2832_reg[6]_i_2_n_0 ,\tmp_32_reg_2832_reg[6]_i_2_n_1 ,\tmp_32_reg_2832_reg[6]_i_2_n_2 ,\tmp_32_reg_2832_reg[6]_i_2_n_3 ,\tmp_32_reg_2832_reg[6]_i_2_n_4 ,\tmp_32_reg_2832_reg[6]_i_2_n_5 ,\tmp_32_reg_2832_reg[6]_i_2_n_6 ,\tmp_32_reg_2832_reg[6]_i_2_n_7 }),
        .DI({add_ln43_23_fu_2123_p2[26:20],1'b0}),
        .O({add_ln43_24_fu_2152_p2[26:20],\NLW_tmp_32_reg_2832_reg[6]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_32_reg_2832[6]_i_11_n_0 ,\tmp_32_reg_2832[6]_i_12_n_0 ,\tmp_32_reg_2832[6]_i_13_n_0 ,\tmp_32_reg_2832[6]_i_14_n_0 ,\tmp_32_reg_2832[6]_i_15_n_0 ,\tmp_32_reg_2832[6]_i_16_n_0 ,\tmp_32_reg_2832[6]_i_17_n_0 ,mul_ln43_25_fu_1133_p2[0]}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_24_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_30_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_24_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28],input_A_24_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_24_fu_1129_p2[23:19],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__12_n_0,tmp_product_carry_i_2__12_n_0,tmp_product_carry_i_3__12_n_0,tmp_product_carry_i_4__12_n_0,tmp_product_carry_i_5__12_n_0,tmp_product_carry_i_6__12_n_0,tmp_product_carry_i_7__12_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_24_fu_1129_p2[31:24]),
        .S({tmp_product_carry__0_i_1__12_n_0,tmp_product_carry__0_i_2__12_n_0,tmp_product_carry__0_i_3__12_n_0,tmp_product_carry__0_i_4__12_n_0,tmp_product_carry__0_i_5__12_n_0,tmp_product_carry__0_i_6__12_n_0,tmp_product_carry__0_i_7__12_n_0,tmp_product_carry__0_i_8__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__12
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__12
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__12
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__12
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__12
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__12
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__12
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__12
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_24_fu_1129_p2[39:32]),
        .S({tmp_product_carry__1_i_1__12_n_0,tmp_product_carry__1_i_2__12_n_0,tmp_product_carry__1_i_3__12_n_0,tmp_product_carry__1_i_4__12_n_0,tmp_product_carry__1_i_5__12_n_0,tmp_product_carry__1_i_6__12_n_0,tmp_product_carry__1_i_7__12_n_0,tmp_product_carry__1_i_8__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__12
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__12
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__12
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__12
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__12
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__12
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__12
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__12
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_24_fu_1129_p2[47:40]),
        .S({tmp_product_carry__2_i_1__12_n_0,tmp_product_carry__2_i_2__12_n_0,tmp_product_carry__2_i_3__12_n_0,tmp_product_carry__2_i_4__12_n_0,tmp_product_carry__2_i_5__12_n_0,tmp_product_carry__2_i_6__12_n_0,tmp_product_carry__2_i_7__12_n_0,tmp_product_carry__2_i_8__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__12
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__12
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__12
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__12
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__12
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__12
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__12
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__12
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_24_fu_1129_p2[48]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__12
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__12
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__12
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__12
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__12
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__12
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__12
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__12
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__12_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_69
   (mul_ln43_25_fu_1133_p2,
    DSP_ALU_INST,
    input_B_30_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_25_q0);
  output [29:0]mul_ln43_25_fu_1133_p2;
  input DSP_ALU_INST;
  input input_B_30_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_25_q0;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire ap_clk;
  wire [28:0]input_A_25_q0;
  wire input_B_30_ce0;
  wire [29:0]mul_ln43_25_fu_1133_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__13_n_0;
  wire tmp_product_carry__0_i_2__13_n_0;
  wire tmp_product_carry__0_i_3__13_n_0;
  wire tmp_product_carry__0_i_4__13_n_0;
  wire tmp_product_carry__0_i_5__13_n_0;
  wire tmp_product_carry__0_i_6__13_n_0;
  wire tmp_product_carry__0_i_7__13_n_0;
  wire tmp_product_carry__0_i_8__13_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__13_n_0;
  wire tmp_product_carry__1_i_2__13_n_0;
  wire tmp_product_carry__1_i_3__13_n_0;
  wire tmp_product_carry__1_i_4__13_n_0;
  wire tmp_product_carry__1_i_5__13_n_0;
  wire tmp_product_carry__1_i_6__13_n_0;
  wire tmp_product_carry__1_i_7__13_n_0;
  wire tmp_product_carry__1_i_8__13_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__13_n_0;
  wire tmp_product_carry__2_i_2__13_n_0;
  wire tmp_product_carry__2_i_3__13_n_0;
  wire tmp_product_carry__2_i_4__13_n_0;
  wire tmp_product_carry__2_i_5__13_n_0;
  wire tmp_product_carry__2_i_6__13_n_0;
  wire tmp_product_carry__2_i_7__13_n_0;
  wire tmp_product_carry__2_i_8__13_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__13_n_0;
  wire tmp_product_carry_i_1__13_n_0;
  wire tmp_product_carry_i_2__13_n_0;
  wire tmp_product_carry_i_3__13_n_0;
  wire tmp_product_carry_i_4__13_n_0;
  wire tmp_product_carry_i_5__13_n_0;
  wire tmp_product_carry_i_6__13_n_0;
  wire tmp_product_carry_i_7__13_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_25_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_30_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_25_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28],input_A_25_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_25_fu_1133_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__13_n_0,tmp_product_carry_i_2__13_n_0,tmp_product_carry_i_3__13_n_0,tmp_product_carry_i_4__13_n_0,tmp_product_carry_i_5__13_n_0,tmp_product_carry_i_6__13_n_0,tmp_product_carry_i_7__13_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_25_fu_1133_p2[12:5]),
        .S({tmp_product_carry__0_i_1__13_n_0,tmp_product_carry__0_i_2__13_n_0,tmp_product_carry__0_i_3__13_n_0,tmp_product_carry__0_i_4__13_n_0,tmp_product_carry__0_i_5__13_n_0,tmp_product_carry__0_i_6__13_n_0,tmp_product_carry__0_i_7__13_n_0,tmp_product_carry__0_i_8__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__13
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__13
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__13
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__13
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__13
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__13
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__13
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__13
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_25_fu_1133_p2[20:13]),
        .S({tmp_product_carry__1_i_1__13_n_0,tmp_product_carry__1_i_2__13_n_0,tmp_product_carry__1_i_3__13_n_0,tmp_product_carry__1_i_4__13_n_0,tmp_product_carry__1_i_5__13_n_0,tmp_product_carry__1_i_6__13_n_0,tmp_product_carry__1_i_7__13_n_0,tmp_product_carry__1_i_8__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__13
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__13
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__13
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__13
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__13
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__13
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__13
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__13
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_25_fu_1133_p2[28:21]),
        .S({tmp_product_carry__2_i_1__13_n_0,tmp_product_carry__2_i_2__13_n_0,tmp_product_carry__2_i_3__13_n_0,tmp_product_carry__2_i_4__13_n_0,tmp_product_carry__2_i_5__13_n_0,tmp_product_carry__2_i_6__13_n_0,tmp_product_carry__2_i_7__13_n_0,tmp_product_carry__2_i_8__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__13
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__13
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__13
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__13
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__13
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__13
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__13
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__13
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__13_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_25_fu_1133_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__13
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__13
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__13
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__13
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__13
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__13
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__13
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__13
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__13_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_70
   (mul_ln43_26_fu_1137_p2,
    DSP_ALU_INST,
    input_B_30_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_26_q0);
  output [29:0]mul_ln43_26_fu_1137_p2;
  input DSP_ALU_INST;
  input input_B_30_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_26_q0;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire ap_clk;
  wire [28:0]input_A_26_q0;
  wire input_B_30_ce0;
  wire [29:0]mul_ln43_26_fu_1137_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__14_n_0;
  wire tmp_product_carry__0_i_2__14_n_0;
  wire tmp_product_carry__0_i_3__14_n_0;
  wire tmp_product_carry__0_i_4__14_n_0;
  wire tmp_product_carry__0_i_5__14_n_0;
  wire tmp_product_carry__0_i_6__14_n_0;
  wire tmp_product_carry__0_i_7__14_n_0;
  wire tmp_product_carry__0_i_8__14_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__14_n_0;
  wire tmp_product_carry__1_i_2__14_n_0;
  wire tmp_product_carry__1_i_3__14_n_0;
  wire tmp_product_carry__1_i_4__14_n_0;
  wire tmp_product_carry__1_i_5__14_n_0;
  wire tmp_product_carry__1_i_6__14_n_0;
  wire tmp_product_carry__1_i_7__14_n_0;
  wire tmp_product_carry__1_i_8__14_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__14_n_0;
  wire tmp_product_carry__2_i_2__14_n_0;
  wire tmp_product_carry__2_i_3__14_n_0;
  wire tmp_product_carry__2_i_4__14_n_0;
  wire tmp_product_carry__2_i_5__14_n_0;
  wire tmp_product_carry__2_i_6__14_n_0;
  wire tmp_product_carry__2_i_7__14_n_0;
  wire tmp_product_carry__2_i_8__14_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__14_n_0;
  wire tmp_product_carry_i_1__14_n_0;
  wire tmp_product_carry_i_2__14_n_0;
  wire tmp_product_carry_i_3__14_n_0;
  wire tmp_product_carry_i_4__14_n_0;
  wire tmp_product_carry_i_5__14_n_0;
  wire tmp_product_carry_i_6__14_n_0;
  wire tmp_product_carry_i_7__14_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_26_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_30_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_26_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28],input_A_26_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_26_fu_1137_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__14_n_0,tmp_product_carry_i_2__14_n_0,tmp_product_carry_i_3__14_n_0,tmp_product_carry_i_4__14_n_0,tmp_product_carry_i_5__14_n_0,tmp_product_carry_i_6__14_n_0,tmp_product_carry_i_7__14_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_26_fu_1137_p2[12:5]),
        .S({tmp_product_carry__0_i_1__14_n_0,tmp_product_carry__0_i_2__14_n_0,tmp_product_carry__0_i_3__14_n_0,tmp_product_carry__0_i_4__14_n_0,tmp_product_carry__0_i_5__14_n_0,tmp_product_carry__0_i_6__14_n_0,tmp_product_carry__0_i_7__14_n_0,tmp_product_carry__0_i_8__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__14
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__14
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__14
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__14
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__14
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__14
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__14
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__14
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__14_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_26_fu_1137_p2[20:13]),
        .S({tmp_product_carry__1_i_1__14_n_0,tmp_product_carry__1_i_2__14_n_0,tmp_product_carry__1_i_3__14_n_0,tmp_product_carry__1_i_4__14_n_0,tmp_product_carry__1_i_5__14_n_0,tmp_product_carry__1_i_6__14_n_0,tmp_product_carry__1_i_7__14_n_0,tmp_product_carry__1_i_8__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__14
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__14
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__14
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__14
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__14
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__14
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__14
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__14
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__14_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_26_fu_1137_p2[28:21]),
        .S({tmp_product_carry__2_i_1__14_n_0,tmp_product_carry__2_i_2__14_n_0,tmp_product_carry__2_i_3__14_n_0,tmp_product_carry__2_i_4__14_n_0,tmp_product_carry__2_i_5__14_n_0,tmp_product_carry__2_i_6__14_n_0,tmp_product_carry__2_i_7__14_n_0,tmp_product_carry__2_i_8__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__14
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__14
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__14
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__14
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__14
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__14
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__14
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__14
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__14_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_26_fu_1137_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__14
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__14
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__14
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__14
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__14
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__14
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__14
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__14
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__14_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_71
   (dout,
    DSP_ALU_INST,
    input_B_30_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_30_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_30_ce0;
  wire \mul_ln43_27_reg_2827[23]_i_2_n_0 ;
  wire \mul_ln43_27_reg_2827[23]_i_3_n_0 ;
  wire \mul_ln43_27_reg_2827[23]_i_4_n_0 ;
  wire \mul_ln43_27_reg_2827[23]_i_5_n_0 ;
  wire \mul_ln43_27_reg_2827[23]_i_6_n_0 ;
  wire \mul_ln43_27_reg_2827[23]_i_7_n_0 ;
  wire \mul_ln43_27_reg_2827[23]_i_8_n_0 ;
  wire \mul_ln43_27_reg_2827[31]_i_2_n_0 ;
  wire \mul_ln43_27_reg_2827[31]_i_3_n_0 ;
  wire \mul_ln43_27_reg_2827[31]_i_4_n_0 ;
  wire \mul_ln43_27_reg_2827[31]_i_5_n_0 ;
  wire \mul_ln43_27_reg_2827[31]_i_6_n_0 ;
  wire \mul_ln43_27_reg_2827[31]_i_7_n_0 ;
  wire \mul_ln43_27_reg_2827[31]_i_8_n_0 ;
  wire \mul_ln43_27_reg_2827[31]_i_9_n_0 ;
  wire \mul_ln43_27_reg_2827[39]_i_2_n_0 ;
  wire \mul_ln43_27_reg_2827[39]_i_3_n_0 ;
  wire \mul_ln43_27_reg_2827[39]_i_4_n_0 ;
  wire \mul_ln43_27_reg_2827[39]_i_5_n_0 ;
  wire \mul_ln43_27_reg_2827[39]_i_6_n_0 ;
  wire \mul_ln43_27_reg_2827[39]_i_7_n_0 ;
  wire \mul_ln43_27_reg_2827[39]_i_8_n_0 ;
  wire \mul_ln43_27_reg_2827[39]_i_9_n_0 ;
  wire \mul_ln43_27_reg_2827[47]_i_2_n_0 ;
  wire \mul_ln43_27_reg_2827[47]_i_3_n_0 ;
  wire \mul_ln43_27_reg_2827[47]_i_4_n_0 ;
  wire \mul_ln43_27_reg_2827[47]_i_5_n_0 ;
  wire \mul_ln43_27_reg_2827[47]_i_6_n_0 ;
  wire \mul_ln43_27_reg_2827[47]_i_7_n_0 ;
  wire \mul_ln43_27_reg_2827[47]_i_8_n_0 ;
  wire \mul_ln43_27_reg_2827[47]_i_9_n_0 ;
  wire \mul_ln43_27_reg_2827[48]_i_2_n_0 ;
  wire \mul_ln43_27_reg_2827_reg[23]_i_1_n_0 ;
  wire \mul_ln43_27_reg_2827_reg[23]_i_1_n_1 ;
  wire \mul_ln43_27_reg_2827_reg[23]_i_1_n_2 ;
  wire \mul_ln43_27_reg_2827_reg[23]_i_1_n_3 ;
  wire \mul_ln43_27_reg_2827_reg[23]_i_1_n_4 ;
  wire \mul_ln43_27_reg_2827_reg[23]_i_1_n_5 ;
  wire \mul_ln43_27_reg_2827_reg[23]_i_1_n_6 ;
  wire \mul_ln43_27_reg_2827_reg[23]_i_1_n_7 ;
  wire \mul_ln43_27_reg_2827_reg[31]_i_1_n_0 ;
  wire \mul_ln43_27_reg_2827_reg[31]_i_1_n_1 ;
  wire \mul_ln43_27_reg_2827_reg[31]_i_1_n_2 ;
  wire \mul_ln43_27_reg_2827_reg[31]_i_1_n_3 ;
  wire \mul_ln43_27_reg_2827_reg[31]_i_1_n_4 ;
  wire \mul_ln43_27_reg_2827_reg[31]_i_1_n_5 ;
  wire \mul_ln43_27_reg_2827_reg[31]_i_1_n_6 ;
  wire \mul_ln43_27_reg_2827_reg[31]_i_1_n_7 ;
  wire \mul_ln43_27_reg_2827_reg[39]_i_1_n_0 ;
  wire \mul_ln43_27_reg_2827_reg[39]_i_1_n_1 ;
  wire \mul_ln43_27_reg_2827_reg[39]_i_1_n_2 ;
  wire \mul_ln43_27_reg_2827_reg[39]_i_1_n_3 ;
  wire \mul_ln43_27_reg_2827_reg[39]_i_1_n_4 ;
  wire \mul_ln43_27_reg_2827_reg[39]_i_1_n_5 ;
  wire \mul_ln43_27_reg_2827_reg[39]_i_1_n_6 ;
  wire \mul_ln43_27_reg_2827_reg[39]_i_1_n_7 ;
  wire \mul_ln43_27_reg_2827_reg[47]_i_1_n_0 ;
  wire \mul_ln43_27_reg_2827_reg[47]_i_1_n_1 ;
  wire \mul_ln43_27_reg_2827_reg[47]_i_1_n_2 ;
  wire \mul_ln43_27_reg_2827_reg[47]_i_1_n_3 ;
  wire \mul_ln43_27_reg_2827_reg[47]_i_1_n_4 ;
  wire \mul_ln43_27_reg_2827_reg[47]_i_1_n_5 ;
  wire \mul_ln43_27_reg_2827_reg[47]_i_1_n_6 ;
  wire \mul_ln43_27_reg_2827_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_27_reg_2827_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_27_reg_2827_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_27_reg_2827_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_27_reg_2827[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_27_reg_2827[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_27_reg_2827[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_27_reg_2827[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_27_reg_2827[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_27_reg_2827[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_27_reg_2827[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_27_reg_2827[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_27_reg_2827[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_27_reg_2827[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_27_reg_2827[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_27_reg_2827[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_27_reg_2827[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_27_reg_2827[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_27_reg_2827[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_27_reg_2827[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_27_reg_2827[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_27_reg_2827[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_27_reg_2827[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_27_reg_2827[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_27_reg_2827[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_27_reg_2827[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_27_reg_2827[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_27_reg_2827[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_27_reg_2827[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_27_reg_2827[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_27_reg_2827[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_27_reg_2827[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_27_reg_2827[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_27_reg_2827[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_27_reg_2827[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_27_reg_2827[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_27_reg_2827[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_27_reg_2827_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_27_reg_2827_reg[23]_i_1_n_0 ,\mul_ln43_27_reg_2827_reg[23]_i_1_n_1 ,\mul_ln43_27_reg_2827_reg[23]_i_1_n_2 ,\mul_ln43_27_reg_2827_reg[23]_i_1_n_3 ,\mul_ln43_27_reg_2827_reg[23]_i_1_n_4 ,\mul_ln43_27_reg_2827_reg[23]_i_1_n_5 ,\mul_ln43_27_reg_2827_reg[23]_i_1_n_6 ,\mul_ln43_27_reg_2827_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_27_reg_2827_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_27_reg_2827[23]_i_2_n_0 ,\mul_ln43_27_reg_2827[23]_i_3_n_0 ,\mul_ln43_27_reg_2827[23]_i_4_n_0 ,\mul_ln43_27_reg_2827[23]_i_5_n_0 ,\mul_ln43_27_reg_2827[23]_i_6_n_0 ,\mul_ln43_27_reg_2827[23]_i_7_n_0 ,\mul_ln43_27_reg_2827[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_27_reg_2827_reg[31]_i_1 
       (.CI(\mul_ln43_27_reg_2827_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_27_reg_2827_reg[31]_i_1_n_0 ,\mul_ln43_27_reg_2827_reg[31]_i_1_n_1 ,\mul_ln43_27_reg_2827_reg[31]_i_1_n_2 ,\mul_ln43_27_reg_2827_reg[31]_i_1_n_3 ,\mul_ln43_27_reg_2827_reg[31]_i_1_n_4 ,\mul_ln43_27_reg_2827_reg[31]_i_1_n_5 ,\mul_ln43_27_reg_2827_reg[31]_i_1_n_6 ,\mul_ln43_27_reg_2827_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_27_reg_2827[31]_i_2_n_0 ,\mul_ln43_27_reg_2827[31]_i_3_n_0 ,\mul_ln43_27_reg_2827[31]_i_4_n_0 ,\mul_ln43_27_reg_2827[31]_i_5_n_0 ,\mul_ln43_27_reg_2827[31]_i_6_n_0 ,\mul_ln43_27_reg_2827[31]_i_7_n_0 ,\mul_ln43_27_reg_2827[31]_i_8_n_0 ,\mul_ln43_27_reg_2827[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_27_reg_2827_reg[39]_i_1 
       (.CI(\mul_ln43_27_reg_2827_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_27_reg_2827_reg[39]_i_1_n_0 ,\mul_ln43_27_reg_2827_reg[39]_i_1_n_1 ,\mul_ln43_27_reg_2827_reg[39]_i_1_n_2 ,\mul_ln43_27_reg_2827_reg[39]_i_1_n_3 ,\mul_ln43_27_reg_2827_reg[39]_i_1_n_4 ,\mul_ln43_27_reg_2827_reg[39]_i_1_n_5 ,\mul_ln43_27_reg_2827_reg[39]_i_1_n_6 ,\mul_ln43_27_reg_2827_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_27_reg_2827[39]_i_2_n_0 ,\mul_ln43_27_reg_2827[39]_i_3_n_0 ,\mul_ln43_27_reg_2827[39]_i_4_n_0 ,\mul_ln43_27_reg_2827[39]_i_5_n_0 ,\mul_ln43_27_reg_2827[39]_i_6_n_0 ,\mul_ln43_27_reg_2827[39]_i_7_n_0 ,\mul_ln43_27_reg_2827[39]_i_8_n_0 ,\mul_ln43_27_reg_2827[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_27_reg_2827_reg[47]_i_1 
       (.CI(\mul_ln43_27_reg_2827_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_27_reg_2827_reg[47]_i_1_n_0 ,\mul_ln43_27_reg_2827_reg[47]_i_1_n_1 ,\mul_ln43_27_reg_2827_reg[47]_i_1_n_2 ,\mul_ln43_27_reg_2827_reg[47]_i_1_n_3 ,\mul_ln43_27_reg_2827_reg[47]_i_1_n_4 ,\mul_ln43_27_reg_2827_reg[47]_i_1_n_5 ,\mul_ln43_27_reg_2827_reg[47]_i_1_n_6 ,\mul_ln43_27_reg_2827_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_27_reg_2827[47]_i_2_n_0 ,\mul_ln43_27_reg_2827[47]_i_3_n_0 ,\mul_ln43_27_reg_2827[47]_i_4_n_0 ,\mul_ln43_27_reg_2827[47]_i_5_n_0 ,\mul_ln43_27_reg_2827[47]_i_6_n_0 ,\mul_ln43_27_reg_2827[47]_i_7_n_0 ,\mul_ln43_27_reg_2827[47]_i_8_n_0 ,\mul_ln43_27_reg_2827[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_27_reg_2827_reg[48]_i_1 
       (.CI(\mul_ln43_27_reg_2827_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_27_reg_2827_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_27_reg_2827_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_27_reg_2827[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_30_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_72
   (dout,
    DSP_ALU_INST,
    input_B_30_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_30_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_30_ce0;
  wire \mul_ln43_28_reg_2837[23]_i_2_n_0 ;
  wire \mul_ln43_28_reg_2837[23]_i_3_n_0 ;
  wire \mul_ln43_28_reg_2837[23]_i_4_n_0 ;
  wire \mul_ln43_28_reg_2837[23]_i_5_n_0 ;
  wire \mul_ln43_28_reg_2837[23]_i_6_n_0 ;
  wire \mul_ln43_28_reg_2837[23]_i_7_n_0 ;
  wire \mul_ln43_28_reg_2837[23]_i_8_n_0 ;
  wire \mul_ln43_28_reg_2837[31]_i_2_n_0 ;
  wire \mul_ln43_28_reg_2837[31]_i_3_n_0 ;
  wire \mul_ln43_28_reg_2837[31]_i_4_n_0 ;
  wire \mul_ln43_28_reg_2837[31]_i_5_n_0 ;
  wire \mul_ln43_28_reg_2837[31]_i_6_n_0 ;
  wire \mul_ln43_28_reg_2837[31]_i_7_n_0 ;
  wire \mul_ln43_28_reg_2837[31]_i_8_n_0 ;
  wire \mul_ln43_28_reg_2837[31]_i_9_n_0 ;
  wire \mul_ln43_28_reg_2837[39]_i_2_n_0 ;
  wire \mul_ln43_28_reg_2837[39]_i_3_n_0 ;
  wire \mul_ln43_28_reg_2837[39]_i_4_n_0 ;
  wire \mul_ln43_28_reg_2837[39]_i_5_n_0 ;
  wire \mul_ln43_28_reg_2837[39]_i_6_n_0 ;
  wire \mul_ln43_28_reg_2837[39]_i_7_n_0 ;
  wire \mul_ln43_28_reg_2837[39]_i_8_n_0 ;
  wire \mul_ln43_28_reg_2837[39]_i_9_n_0 ;
  wire \mul_ln43_28_reg_2837[47]_i_2_n_0 ;
  wire \mul_ln43_28_reg_2837[47]_i_3_n_0 ;
  wire \mul_ln43_28_reg_2837[47]_i_4_n_0 ;
  wire \mul_ln43_28_reg_2837[47]_i_5_n_0 ;
  wire \mul_ln43_28_reg_2837[47]_i_6_n_0 ;
  wire \mul_ln43_28_reg_2837[47]_i_7_n_0 ;
  wire \mul_ln43_28_reg_2837[47]_i_8_n_0 ;
  wire \mul_ln43_28_reg_2837[47]_i_9_n_0 ;
  wire \mul_ln43_28_reg_2837[48]_i_2_n_0 ;
  wire \mul_ln43_28_reg_2837_reg[23]_i_1_n_0 ;
  wire \mul_ln43_28_reg_2837_reg[23]_i_1_n_1 ;
  wire \mul_ln43_28_reg_2837_reg[23]_i_1_n_2 ;
  wire \mul_ln43_28_reg_2837_reg[23]_i_1_n_3 ;
  wire \mul_ln43_28_reg_2837_reg[23]_i_1_n_4 ;
  wire \mul_ln43_28_reg_2837_reg[23]_i_1_n_5 ;
  wire \mul_ln43_28_reg_2837_reg[23]_i_1_n_6 ;
  wire \mul_ln43_28_reg_2837_reg[23]_i_1_n_7 ;
  wire \mul_ln43_28_reg_2837_reg[31]_i_1_n_0 ;
  wire \mul_ln43_28_reg_2837_reg[31]_i_1_n_1 ;
  wire \mul_ln43_28_reg_2837_reg[31]_i_1_n_2 ;
  wire \mul_ln43_28_reg_2837_reg[31]_i_1_n_3 ;
  wire \mul_ln43_28_reg_2837_reg[31]_i_1_n_4 ;
  wire \mul_ln43_28_reg_2837_reg[31]_i_1_n_5 ;
  wire \mul_ln43_28_reg_2837_reg[31]_i_1_n_6 ;
  wire \mul_ln43_28_reg_2837_reg[31]_i_1_n_7 ;
  wire \mul_ln43_28_reg_2837_reg[39]_i_1_n_0 ;
  wire \mul_ln43_28_reg_2837_reg[39]_i_1_n_1 ;
  wire \mul_ln43_28_reg_2837_reg[39]_i_1_n_2 ;
  wire \mul_ln43_28_reg_2837_reg[39]_i_1_n_3 ;
  wire \mul_ln43_28_reg_2837_reg[39]_i_1_n_4 ;
  wire \mul_ln43_28_reg_2837_reg[39]_i_1_n_5 ;
  wire \mul_ln43_28_reg_2837_reg[39]_i_1_n_6 ;
  wire \mul_ln43_28_reg_2837_reg[39]_i_1_n_7 ;
  wire \mul_ln43_28_reg_2837_reg[47]_i_1_n_0 ;
  wire \mul_ln43_28_reg_2837_reg[47]_i_1_n_1 ;
  wire \mul_ln43_28_reg_2837_reg[47]_i_1_n_2 ;
  wire \mul_ln43_28_reg_2837_reg[47]_i_1_n_3 ;
  wire \mul_ln43_28_reg_2837_reg[47]_i_1_n_4 ;
  wire \mul_ln43_28_reg_2837_reg[47]_i_1_n_5 ;
  wire \mul_ln43_28_reg_2837_reg[47]_i_1_n_6 ;
  wire \mul_ln43_28_reg_2837_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_28_reg_2837_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_28_reg_2837_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_28_reg_2837_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_28_reg_2837[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_28_reg_2837[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_28_reg_2837[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_28_reg_2837[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_28_reg_2837[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_28_reg_2837[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_28_reg_2837[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_28_reg_2837[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_28_reg_2837[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_28_reg_2837[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_28_reg_2837[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_28_reg_2837[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_28_reg_2837[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_28_reg_2837[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_28_reg_2837[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_28_reg_2837[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_28_reg_2837[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_28_reg_2837[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_28_reg_2837[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_28_reg_2837[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_28_reg_2837[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_28_reg_2837[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_28_reg_2837[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_28_reg_2837[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_28_reg_2837[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_28_reg_2837[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_28_reg_2837[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_28_reg_2837[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_28_reg_2837[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_28_reg_2837[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_28_reg_2837[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_28_reg_2837[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_28_reg_2837[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_28_reg_2837_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_28_reg_2837_reg[23]_i_1_n_0 ,\mul_ln43_28_reg_2837_reg[23]_i_1_n_1 ,\mul_ln43_28_reg_2837_reg[23]_i_1_n_2 ,\mul_ln43_28_reg_2837_reg[23]_i_1_n_3 ,\mul_ln43_28_reg_2837_reg[23]_i_1_n_4 ,\mul_ln43_28_reg_2837_reg[23]_i_1_n_5 ,\mul_ln43_28_reg_2837_reg[23]_i_1_n_6 ,\mul_ln43_28_reg_2837_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_28_reg_2837_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_28_reg_2837[23]_i_2_n_0 ,\mul_ln43_28_reg_2837[23]_i_3_n_0 ,\mul_ln43_28_reg_2837[23]_i_4_n_0 ,\mul_ln43_28_reg_2837[23]_i_5_n_0 ,\mul_ln43_28_reg_2837[23]_i_6_n_0 ,\mul_ln43_28_reg_2837[23]_i_7_n_0 ,\mul_ln43_28_reg_2837[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_28_reg_2837_reg[31]_i_1 
       (.CI(\mul_ln43_28_reg_2837_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_28_reg_2837_reg[31]_i_1_n_0 ,\mul_ln43_28_reg_2837_reg[31]_i_1_n_1 ,\mul_ln43_28_reg_2837_reg[31]_i_1_n_2 ,\mul_ln43_28_reg_2837_reg[31]_i_1_n_3 ,\mul_ln43_28_reg_2837_reg[31]_i_1_n_4 ,\mul_ln43_28_reg_2837_reg[31]_i_1_n_5 ,\mul_ln43_28_reg_2837_reg[31]_i_1_n_6 ,\mul_ln43_28_reg_2837_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_28_reg_2837[31]_i_2_n_0 ,\mul_ln43_28_reg_2837[31]_i_3_n_0 ,\mul_ln43_28_reg_2837[31]_i_4_n_0 ,\mul_ln43_28_reg_2837[31]_i_5_n_0 ,\mul_ln43_28_reg_2837[31]_i_6_n_0 ,\mul_ln43_28_reg_2837[31]_i_7_n_0 ,\mul_ln43_28_reg_2837[31]_i_8_n_0 ,\mul_ln43_28_reg_2837[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_28_reg_2837_reg[39]_i_1 
       (.CI(\mul_ln43_28_reg_2837_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_28_reg_2837_reg[39]_i_1_n_0 ,\mul_ln43_28_reg_2837_reg[39]_i_1_n_1 ,\mul_ln43_28_reg_2837_reg[39]_i_1_n_2 ,\mul_ln43_28_reg_2837_reg[39]_i_1_n_3 ,\mul_ln43_28_reg_2837_reg[39]_i_1_n_4 ,\mul_ln43_28_reg_2837_reg[39]_i_1_n_5 ,\mul_ln43_28_reg_2837_reg[39]_i_1_n_6 ,\mul_ln43_28_reg_2837_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_28_reg_2837[39]_i_2_n_0 ,\mul_ln43_28_reg_2837[39]_i_3_n_0 ,\mul_ln43_28_reg_2837[39]_i_4_n_0 ,\mul_ln43_28_reg_2837[39]_i_5_n_0 ,\mul_ln43_28_reg_2837[39]_i_6_n_0 ,\mul_ln43_28_reg_2837[39]_i_7_n_0 ,\mul_ln43_28_reg_2837[39]_i_8_n_0 ,\mul_ln43_28_reg_2837[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_28_reg_2837_reg[47]_i_1 
       (.CI(\mul_ln43_28_reg_2837_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_28_reg_2837_reg[47]_i_1_n_0 ,\mul_ln43_28_reg_2837_reg[47]_i_1_n_1 ,\mul_ln43_28_reg_2837_reg[47]_i_1_n_2 ,\mul_ln43_28_reg_2837_reg[47]_i_1_n_3 ,\mul_ln43_28_reg_2837_reg[47]_i_1_n_4 ,\mul_ln43_28_reg_2837_reg[47]_i_1_n_5 ,\mul_ln43_28_reg_2837_reg[47]_i_1_n_6 ,\mul_ln43_28_reg_2837_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_28_reg_2837[47]_i_2_n_0 ,\mul_ln43_28_reg_2837[47]_i_3_n_0 ,\mul_ln43_28_reg_2837[47]_i_4_n_0 ,\mul_ln43_28_reg_2837[47]_i_5_n_0 ,\mul_ln43_28_reg_2837[47]_i_6_n_0 ,\mul_ln43_28_reg_2837[47]_i_7_n_0 ,\mul_ln43_28_reg_2837[47]_i_8_n_0 ,\mul_ln43_28_reg_2837[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_28_reg_2837_reg[48]_i_1 
       (.CI(\mul_ln43_28_reg_2837_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_28_reg_2837_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_28_reg_2837_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_28_reg_2837[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_30_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_73
   (dout,
    DSP_ALU_INST,
    input_B_30_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_30_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_30_ce0;
  wire \mul_ln43_29_reg_2842[23]_i_2_n_0 ;
  wire \mul_ln43_29_reg_2842[23]_i_3_n_0 ;
  wire \mul_ln43_29_reg_2842[23]_i_4_n_0 ;
  wire \mul_ln43_29_reg_2842[23]_i_5_n_0 ;
  wire \mul_ln43_29_reg_2842[23]_i_6_n_0 ;
  wire \mul_ln43_29_reg_2842[23]_i_7_n_0 ;
  wire \mul_ln43_29_reg_2842[23]_i_8_n_0 ;
  wire \mul_ln43_29_reg_2842[31]_i_2_n_0 ;
  wire \mul_ln43_29_reg_2842[31]_i_3_n_0 ;
  wire \mul_ln43_29_reg_2842[31]_i_4_n_0 ;
  wire \mul_ln43_29_reg_2842[31]_i_5_n_0 ;
  wire \mul_ln43_29_reg_2842[31]_i_6_n_0 ;
  wire \mul_ln43_29_reg_2842[31]_i_7_n_0 ;
  wire \mul_ln43_29_reg_2842[31]_i_8_n_0 ;
  wire \mul_ln43_29_reg_2842[31]_i_9_n_0 ;
  wire \mul_ln43_29_reg_2842[39]_i_2_n_0 ;
  wire \mul_ln43_29_reg_2842[39]_i_3_n_0 ;
  wire \mul_ln43_29_reg_2842[39]_i_4_n_0 ;
  wire \mul_ln43_29_reg_2842[39]_i_5_n_0 ;
  wire \mul_ln43_29_reg_2842[39]_i_6_n_0 ;
  wire \mul_ln43_29_reg_2842[39]_i_7_n_0 ;
  wire \mul_ln43_29_reg_2842[39]_i_8_n_0 ;
  wire \mul_ln43_29_reg_2842[39]_i_9_n_0 ;
  wire \mul_ln43_29_reg_2842[47]_i_2_n_0 ;
  wire \mul_ln43_29_reg_2842[47]_i_3_n_0 ;
  wire \mul_ln43_29_reg_2842[47]_i_4_n_0 ;
  wire \mul_ln43_29_reg_2842[47]_i_5_n_0 ;
  wire \mul_ln43_29_reg_2842[47]_i_6_n_0 ;
  wire \mul_ln43_29_reg_2842[47]_i_7_n_0 ;
  wire \mul_ln43_29_reg_2842[47]_i_8_n_0 ;
  wire \mul_ln43_29_reg_2842[47]_i_9_n_0 ;
  wire \mul_ln43_29_reg_2842[48]_i_2_n_0 ;
  wire \mul_ln43_29_reg_2842_reg[23]_i_1_n_0 ;
  wire \mul_ln43_29_reg_2842_reg[23]_i_1_n_1 ;
  wire \mul_ln43_29_reg_2842_reg[23]_i_1_n_2 ;
  wire \mul_ln43_29_reg_2842_reg[23]_i_1_n_3 ;
  wire \mul_ln43_29_reg_2842_reg[23]_i_1_n_4 ;
  wire \mul_ln43_29_reg_2842_reg[23]_i_1_n_5 ;
  wire \mul_ln43_29_reg_2842_reg[23]_i_1_n_6 ;
  wire \mul_ln43_29_reg_2842_reg[23]_i_1_n_7 ;
  wire \mul_ln43_29_reg_2842_reg[31]_i_1_n_0 ;
  wire \mul_ln43_29_reg_2842_reg[31]_i_1_n_1 ;
  wire \mul_ln43_29_reg_2842_reg[31]_i_1_n_2 ;
  wire \mul_ln43_29_reg_2842_reg[31]_i_1_n_3 ;
  wire \mul_ln43_29_reg_2842_reg[31]_i_1_n_4 ;
  wire \mul_ln43_29_reg_2842_reg[31]_i_1_n_5 ;
  wire \mul_ln43_29_reg_2842_reg[31]_i_1_n_6 ;
  wire \mul_ln43_29_reg_2842_reg[31]_i_1_n_7 ;
  wire \mul_ln43_29_reg_2842_reg[39]_i_1_n_0 ;
  wire \mul_ln43_29_reg_2842_reg[39]_i_1_n_1 ;
  wire \mul_ln43_29_reg_2842_reg[39]_i_1_n_2 ;
  wire \mul_ln43_29_reg_2842_reg[39]_i_1_n_3 ;
  wire \mul_ln43_29_reg_2842_reg[39]_i_1_n_4 ;
  wire \mul_ln43_29_reg_2842_reg[39]_i_1_n_5 ;
  wire \mul_ln43_29_reg_2842_reg[39]_i_1_n_6 ;
  wire \mul_ln43_29_reg_2842_reg[39]_i_1_n_7 ;
  wire \mul_ln43_29_reg_2842_reg[47]_i_1_n_0 ;
  wire \mul_ln43_29_reg_2842_reg[47]_i_1_n_1 ;
  wire \mul_ln43_29_reg_2842_reg[47]_i_1_n_2 ;
  wire \mul_ln43_29_reg_2842_reg[47]_i_1_n_3 ;
  wire \mul_ln43_29_reg_2842_reg[47]_i_1_n_4 ;
  wire \mul_ln43_29_reg_2842_reg[47]_i_1_n_5 ;
  wire \mul_ln43_29_reg_2842_reg[47]_i_1_n_6 ;
  wire \mul_ln43_29_reg_2842_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_29_reg_2842_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_29_reg_2842_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_29_reg_2842_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_29_reg_2842[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_29_reg_2842[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_29_reg_2842[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_29_reg_2842[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_29_reg_2842[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_29_reg_2842[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_29_reg_2842[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_29_reg_2842[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_29_reg_2842[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_29_reg_2842[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_29_reg_2842[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_29_reg_2842[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_29_reg_2842[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_29_reg_2842[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_29_reg_2842[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_29_reg_2842[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_29_reg_2842[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_29_reg_2842[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_29_reg_2842[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_29_reg_2842[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_29_reg_2842[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_29_reg_2842[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_29_reg_2842[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_29_reg_2842[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_29_reg_2842[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_29_reg_2842[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_29_reg_2842[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_29_reg_2842[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_29_reg_2842[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_29_reg_2842[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_29_reg_2842[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_29_reg_2842[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_29_reg_2842[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_29_reg_2842_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_29_reg_2842_reg[23]_i_1_n_0 ,\mul_ln43_29_reg_2842_reg[23]_i_1_n_1 ,\mul_ln43_29_reg_2842_reg[23]_i_1_n_2 ,\mul_ln43_29_reg_2842_reg[23]_i_1_n_3 ,\mul_ln43_29_reg_2842_reg[23]_i_1_n_4 ,\mul_ln43_29_reg_2842_reg[23]_i_1_n_5 ,\mul_ln43_29_reg_2842_reg[23]_i_1_n_6 ,\mul_ln43_29_reg_2842_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_29_reg_2842_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_29_reg_2842[23]_i_2_n_0 ,\mul_ln43_29_reg_2842[23]_i_3_n_0 ,\mul_ln43_29_reg_2842[23]_i_4_n_0 ,\mul_ln43_29_reg_2842[23]_i_5_n_0 ,\mul_ln43_29_reg_2842[23]_i_6_n_0 ,\mul_ln43_29_reg_2842[23]_i_7_n_0 ,\mul_ln43_29_reg_2842[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_29_reg_2842_reg[31]_i_1 
       (.CI(\mul_ln43_29_reg_2842_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_29_reg_2842_reg[31]_i_1_n_0 ,\mul_ln43_29_reg_2842_reg[31]_i_1_n_1 ,\mul_ln43_29_reg_2842_reg[31]_i_1_n_2 ,\mul_ln43_29_reg_2842_reg[31]_i_1_n_3 ,\mul_ln43_29_reg_2842_reg[31]_i_1_n_4 ,\mul_ln43_29_reg_2842_reg[31]_i_1_n_5 ,\mul_ln43_29_reg_2842_reg[31]_i_1_n_6 ,\mul_ln43_29_reg_2842_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_29_reg_2842[31]_i_2_n_0 ,\mul_ln43_29_reg_2842[31]_i_3_n_0 ,\mul_ln43_29_reg_2842[31]_i_4_n_0 ,\mul_ln43_29_reg_2842[31]_i_5_n_0 ,\mul_ln43_29_reg_2842[31]_i_6_n_0 ,\mul_ln43_29_reg_2842[31]_i_7_n_0 ,\mul_ln43_29_reg_2842[31]_i_8_n_0 ,\mul_ln43_29_reg_2842[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_29_reg_2842_reg[39]_i_1 
       (.CI(\mul_ln43_29_reg_2842_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_29_reg_2842_reg[39]_i_1_n_0 ,\mul_ln43_29_reg_2842_reg[39]_i_1_n_1 ,\mul_ln43_29_reg_2842_reg[39]_i_1_n_2 ,\mul_ln43_29_reg_2842_reg[39]_i_1_n_3 ,\mul_ln43_29_reg_2842_reg[39]_i_1_n_4 ,\mul_ln43_29_reg_2842_reg[39]_i_1_n_5 ,\mul_ln43_29_reg_2842_reg[39]_i_1_n_6 ,\mul_ln43_29_reg_2842_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_29_reg_2842[39]_i_2_n_0 ,\mul_ln43_29_reg_2842[39]_i_3_n_0 ,\mul_ln43_29_reg_2842[39]_i_4_n_0 ,\mul_ln43_29_reg_2842[39]_i_5_n_0 ,\mul_ln43_29_reg_2842[39]_i_6_n_0 ,\mul_ln43_29_reg_2842[39]_i_7_n_0 ,\mul_ln43_29_reg_2842[39]_i_8_n_0 ,\mul_ln43_29_reg_2842[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_29_reg_2842_reg[47]_i_1 
       (.CI(\mul_ln43_29_reg_2842_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_29_reg_2842_reg[47]_i_1_n_0 ,\mul_ln43_29_reg_2842_reg[47]_i_1_n_1 ,\mul_ln43_29_reg_2842_reg[47]_i_1_n_2 ,\mul_ln43_29_reg_2842_reg[47]_i_1_n_3 ,\mul_ln43_29_reg_2842_reg[47]_i_1_n_4 ,\mul_ln43_29_reg_2842_reg[47]_i_1_n_5 ,\mul_ln43_29_reg_2842_reg[47]_i_1_n_6 ,\mul_ln43_29_reg_2842_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_29_reg_2842[47]_i_2_n_0 ,\mul_ln43_29_reg_2842[47]_i_3_n_0 ,\mul_ln43_29_reg_2842[47]_i_4_n_0 ,\mul_ln43_29_reg_2842[47]_i_5_n_0 ,\mul_ln43_29_reg_2842[47]_i_6_n_0 ,\mul_ln43_29_reg_2842[47]_i_7_n_0 ,\mul_ln43_29_reg_2842[47]_i_8_n_0 ,\mul_ln43_29_reg_2842[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_29_reg_2842_reg[48]_i_1 
       (.CI(\mul_ln43_29_reg_2842_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_29_reg_2842_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_29_reg_2842_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_29_reg_2842[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_30_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_74
   (dout,
    DSP_ALU_INST,
    input_B_30_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_30_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_30_ce0;
  wire \mul_ln43_30_reg_2847[23]_i_2_n_0 ;
  wire \mul_ln43_30_reg_2847[23]_i_3_n_0 ;
  wire \mul_ln43_30_reg_2847[23]_i_4_n_0 ;
  wire \mul_ln43_30_reg_2847[23]_i_5_n_0 ;
  wire \mul_ln43_30_reg_2847[23]_i_6_n_0 ;
  wire \mul_ln43_30_reg_2847[23]_i_7_n_0 ;
  wire \mul_ln43_30_reg_2847[23]_i_8_n_0 ;
  wire \mul_ln43_30_reg_2847[31]_i_2_n_0 ;
  wire \mul_ln43_30_reg_2847[31]_i_3_n_0 ;
  wire \mul_ln43_30_reg_2847[31]_i_4_n_0 ;
  wire \mul_ln43_30_reg_2847[31]_i_5_n_0 ;
  wire \mul_ln43_30_reg_2847[31]_i_6_n_0 ;
  wire \mul_ln43_30_reg_2847[31]_i_7_n_0 ;
  wire \mul_ln43_30_reg_2847[31]_i_8_n_0 ;
  wire \mul_ln43_30_reg_2847[31]_i_9_n_0 ;
  wire \mul_ln43_30_reg_2847[39]_i_2_n_0 ;
  wire \mul_ln43_30_reg_2847[39]_i_3_n_0 ;
  wire \mul_ln43_30_reg_2847[39]_i_4_n_0 ;
  wire \mul_ln43_30_reg_2847[39]_i_5_n_0 ;
  wire \mul_ln43_30_reg_2847[39]_i_6_n_0 ;
  wire \mul_ln43_30_reg_2847[39]_i_7_n_0 ;
  wire \mul_ln43_30_reg_2847[39]_i_8_n_0 ;
  wire \mul_ln43_30_reg_2847[39]_i_9_n_0 ;
  wire \mul_ln43_30_reg_2847[47]_i_2_n_0 ;
  wire \mul_ln43_30_reg_2847[47]_i_3_n_0 ;
  wire \mul_ln43_30_reg_2847[47]_i_4_n_0 ;
  wire \mul_ln43_30_reg_2847[47]_i_5_n_0 ;
  wire \mul_ln43_30_reg_2847[47]_i_6_n_0 ;
  wire \mul_ln43_30_reg_2847[47]_i_7_n_0 ;
  wire \mul_ln43_30_reg_2847[47]_i_8_n_0 ;
  wire \mul_ln43_30_reg_2847[47]_i_9_n_0 ;
  wire \mul_ln43_30_reg_2847[48]_i_2_n_0 ;
  wire \mul_ln43_30_reg_2847_reg[23]_i_1_n_0 ;
  wire \mul_ln43_30_reg_2847_reg[23]_i_1_n_1 ;
  wire \mul_ln43_30_reg_2847_reg[23]_i_1_n_2 ;
  wire \mul_ln43_30_reg_2847_reg[23]_i_1_n_3 ;
  wire \mul_ln43_30_reg_2847_reg[23]_i_1_n_4 ;
  wire \mul_ln43_30_reg_2847_reg[23]_i_1_n_5 ;
  wire \mul_ln43_30_reg_2847_reg[23]_i_1_n_6 ;
  wire \mul_ln43_30_reg_2847_reg[23]_i_1_n_7 ;
  wire \mul_ln43_30_reg_2847_reg[31]_i_1_n_0 ;
  wire \mul_ln43_30_reg_2847_reg[31]_i_1_n_1 ;
  wire \mul_ln43_30_reg_2847_reg[31]_i_1_n_2 ;
  wire \mul_ln43_30_reg_2847_reg[31]_i_1_n_3 ;
  wire \mul_ln43_30_reg_2847_reg[31]_i_1_n_4 ;
  wire \mul_ln43_30_reg_2847_reg[31]_i_1_n_5 ;
  wire \mul_ln43_30_reg_2847_reg[31]_i_1_n_6 ;
  wire \mul_ln43_30_reg_2847_reg[31]_i_1_n_7 ;
  wire \mul_ln43_30_reg_2847_reg[39]_i_1_n_0 ;
  wire \mul_ln43_30_reg_2847_reg[39]_i_1_n_1 ;
  wire \mul_ln43_30_reg_2847_reg[39]_i_1_n_2 ;
  wire \mul_ln43_30_reg_2847_reg[39]_i_1_n_3 ;
  wire \mul_ln43_30_reg_2847_reg[39]_i_1_n_4 ;
  wire \mul_ln43_30_reg_2847_reg[39]_i_1_n_5 ;
  wire \mul_ln43_30_reg_2847_reg[39]_i_1_n_6 ;
  wire \mul_ln43_30_reg_2847_reg[39]_i_1_n_7 ;
  wire \mul_ln43_30_reg_2847_reg[47]_i_1_n_0 ;
  wire \mul_ln43_30_reg_2847_reg[47]_i_1_n_1 ;
  wire \mul_ln43_30_reg_2847_reg[47]_i_1_n_2 ;
  wire \mul_ln43_30_reg_2847_reg[47]_i_1_n_3 ;
  wire \mul_ln43_30_reg_2847_reg[47]_i_1_n_4 ;
  wire \mul_ln43_30_reg_2847_reg[47]_i_1_n_5 ;
  wire \mul_ln43_30_reg_2847_reg[47]_i_1_n_6 ;
  wire \mul_ln43_30_reg_2847_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_30_reg_2847_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_30_reg_2847_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_30_reg_2847_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_30_reg_2847[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_30_reg_2847[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_30_reg_2847[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_30_reg_2847[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_30_reg_2847[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_30_reg_2847[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_30_reg_2847[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_30_reg_2847[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_30_reg_2847[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_30_reg_2847[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_30_reg_2847[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_30_reg_2847[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_30_reg_2847[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_30_reg_2847[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_30_reg_2847[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_30_reg_2847[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_30_reg_2847[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_30_reg_2847[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_30_reg_2847[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_30_reg_2847[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_30_reg_2847[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_30_reg_2847[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_30_reg_2847[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_30_reg_2847[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_30_reg_2847[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_30_reg_2847[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_30_reg_2847[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_30_reg_2847[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_30_reg_2847[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_30_reg_2847[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_30_reg_2847[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_30_reg_2847[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_30_reg_2847[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_30_reg_2847_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_30_reg_2847_reg[23]_i_1_n_0 ,\mul_ln43_30_reg_2847_reg[23]_i_1_n_1 ,\mul_ln43_30_reg_2847_reg[23]_i_1_n_2 ,\mul_ln43_30_reg_2847_reg[23]_i_1_n_3 ,\mul_ln43_30_reg_2847_reg[23]_i_1_n_4 ,\mul_ln43_30_reg_2847_reg[23]_i_1_n_5 ,\mul_ln43_30_reg_2847_reg[23]_i_1_n_6 ,\mul_ln43_30_reg_2847_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_30_reg_2847_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_30_reg_2847[23]_i_2_n_0 ,\mul_ln43_30_reg_2847[23]_i_3_n_0 ,\mul_ln43_30_reg_2847[23]_i_4_n_0 ,\mul_ln43_30_reg_2847[23]_i_5_n_0 ,\mul_ln43_30_reg_2847[23]_i_6_n_0 ,\mul_ln43_30_reg_2847[23]_i_7_n_0 ,\mul_ln43_30_reg_2847[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_30_reg_2847_reg[31]_i_1 
       (.CI(\mul_ln43_30_reg_2847_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_30_reg_2847_reg[31]_i_1_n_0 ,\mul_ln43_30_reg_2847_reg[31]_i_1_n_1 ,\mul_ln43_30_reg_2847_reg[31]_i_1_n_2 ,\mul_ln43_30_reg_2847_reg[31]_i_1_n_3 ,\mul_ln43_30_reg_2847_reg[31]_i_1_n_4 ,\mul_ln43_30_reg_2847_reg[31]_i_1_n_5 ,\mul_ln43_30_reg_2847_reg[31]_i_1_n_6 ,\mul_ln43_30_reg_2847_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_30_reg_2847[31]_i_2_n_0 ,\mul_ln43_30_reg_2847[31]_i_3_n_0 ,\mul_ln43_30_reg_2847[31]_i_4_n_0 ,\mul_ln43_30_reg_2847[31]_i_5_n_0 ,\mul_ln43_30_reg_2847[31]_i_6_n_0 ,\mul_ln43_30_reg_2847[31]_i_7_n_0 ,\mul_ln43_30_reg_2847[31]_i_8_n_0 ,\mul_ln43_30_reg_2847[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_30_reg_2847_reg[39]_i_1 
       (.CI(\mul_ln43_30_reg_2847_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_30_reg_2847_reg[39]_i_1_n_0 ,\mul_ln43_30_reg_2847_reg[39]_i_1_n_1 ,\mul_ln43_30_reg_2847_reg[39]_i_1_n_2 ,\mul_ln43_30_reg_2847_reg[39]_i_1_n_3 ,\mul_ln43_30_reg_2847_reg[39]_i_1_n_4 ,\mul_ln43_30_reg_2847_reg[39]_i_1_n_5 ,\mul_ln43_30_reg_2847_reg[39]_i_1_n_6 ,\mul_ln43_30_reg_2847_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_30_reg_2847[39]_i_2_n_0 ,\mul_ln43_30_reg_2847[39]_i_3_n_0 ,\mul_ln43_30_reg_2847[39]_i_4_n_0 ,\mul_ln43_30_reg_2847[39]_i_5_n_0 ,\mul_ln43_30_reg_2847[39]_i_6_n_0 ,\mul_ln43_30_reg_2847[39]_i_7_n_0 ,\mul_ln43_30_reg_2847[39]_i_8_n_0 ,\mul_ln43_30_reg_2847[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_30_reg_2847_reg[47]_i_1 
       (.CI(\mul_ln43_30_reg_2847_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_30_reg_2847_reg[47]_i_1_n_0 ,\mul_ln43_30_reg_2847_reg[47]_i_1_n_1 ,\mul_ln43_30_reg_2847_reg[47]_i_1_n_2 ,\mul_ln43_30_reg_2847_reg[47]_i_1_n_3 ,\mul_ln43_30_reg_2847_reg[47]_i_1_n_4 ,\mul_ln43_30_reg_2847_reg[47]_i_1_n_5 ,\mul_ln43_30_reg_2847_reg[47]_i_1_n_6 ,\mul_ln43_30_reg_2847_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_30_reg_2847[47]_i_2_n_0 ,\mul_ln43_30_reg_2847[47]_i_3_n_0 ,\mul_ln43_30_reg_2847[47]_i_4_n_0 ,\mul_ln43_30_reg_2847[47]_i_5_n_0 ,\mul_ln43_30_reg_2847[47]_i_6_n_0 ,\mul_ln43_30_reg_2847[47]_i_7_n_0 ,\mul_ln43_30_reg_2847[47]_i_8_n_0 ,\mul_ln43_30_reg_2847[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_30_reg_2847_reg[48]_i_1 
       (.CI(\mul_ln43_30_reg_2847_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_30_reg_2847_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_30_reg_2847_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_30_reg_2847[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_30_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_30_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_75
   (output_C_d0,
    DSP_ALU_INST,
    CEA2,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_31_q0,
    add_ln43_29_fu_2302_p2);
  output [28:0]output_C_d0;
  input DSP_ALU_INST;
  input CEA2;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_31_q0;
  input [28:0]add_ln43_29_fu_2302_p2;

  wire CEA2;
  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]add_ln43_29_fu_2302_p2;
  wire ap_clk;
  wire [28:0]input_A_31_q0;
  wire [48:19]mul_ln43_31_fu_1157_p2;
  wire [28:0]output_C_d0;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire ram_reg_bram_0_i_12_n_3;
  wire ram_reg_bram_0_i_12_n_4;
  wire ram_reg_bram_0_i_12_n_5;
  wire ram_reg_bram_0_i_12_n_6;
  wire ram_reg_bram_0_i_12_n_7;
  wire ram_reg_bram_0_i_13_n_0;
  wire ram_reg_bram_0_i_13_n_1;
  wire ram_reg_bram_0_i_13_n_2;
  wire ram_reg_bram_0_i_13_n_3;
  wire ram_reg_bram_0_i_13_n_4;
  wire ram_reg_bram_0_i_13_n_5;
  wire ram_reg_bram_0_i_13_n_6;
  wire ram_reg_bram_0_i_13_n_7;
  wire ram_reg_bram_0_i_14_n_0;
  wire ram_reg_bram_0_i_14_n_1;
  wire ram_reg_bram_0_i_14_n_2;
  wire ram_reg_bram_0_i_14_n_3;
  wire ram_reg_bram_0_i_14_n_4;
  wire ram_reg_bram_0_i_14_n_5;
  wire ram_reg_bram_0_i_14_n_6;
  wire ram_reg_bram_0_i_14_n_7;
  wire ram_reg_bram_0_i_15_n_0;
  wire ram_reg_bram_0_i_15_n_1;
  wire ram_reg_bram_0_i_15_n_2;
  wire ram_reg_bram_0_i_15_n_3;
  wire ram_reg_bram_0_i_15_n_4;
  wire ram_reg_bram_0_i_15_n_5;
  wire ram_reg_bram_0_i_15_n_6;
  wire ram_reg_bram_0_i_15_n_7;
  wire ram_reg_bram_0_i_21_n_0;
  wire ram_reg_bram_0_i_22_n_0;
  wire ram_reg_bram_0_i_23_n_0;
  wire ram_reg_bram_0_i_24_n_0;
  wire ram_reg_bram_0_i_25_n_0;
  wire ram_reg_bram_0_i_26_n_0;
  wire ram_reg_bram_0_i_28_n_0;
  wire ram_reg_bram_0_i_29_n_0;
  wire ram_reg_bram_0_i_30_n_0;
  wire ram_reg_bram_0_i_31_n_0;
  wire ram_reg_bram_0_i_32_n_0;
  wire ram_reg_bram_0_i_33_n_0;
  wire ram_reg_bram_0_i_34_n_0;
  wire ram_reg_bram_0_i_35_n_0;
  wire ram_reg_bram_0_i_37_n_0;
  wire ram_reg_bram_0_i_38_n_0;
  wire ram_reg_bram_0_i_39_n_0;
  wire ram_reg_bram_0_i_40_n_0;
  wire ram_reg_bram_0_i_41_n_0;
  wire ram_reg_bram_0_i_42_n_0;
  wire ram_reg_bram_0_i_43_n_0;
  wire ram_reg_bram_0_i_44_n_0;
  wire ram_reg_bram_0_i_46_n_0;
  wire ram_reg_bram_0_i_47_n_0;
  wire ram_reg_bram_0_i_48_n_0;
  wire ram_reg_bram_0_i_49_n_0;
  wire ram_reg_bram_0_i_50_n_0;
  wire ram_reg_bram_0_i_51_n_0;
  wire ram_reg_bram_0_i_52_n_0;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__15_n_0;
  wire tmp_product_carry__0_i_2__15_n_0;
  wire tmp_product_carry__0_i_3__15_n_0;
  wire tmp_product_carry__0_i_4__15_n_0;
  wire tmp_product_carry__0_i_5__15_n_0;
  wire tmp_product_carry__0_i_6__15_n_0;
  wire tmp_product_carry__0_i_7__15_n_0;
  wire tmp_product_carry__0_i_8__15_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__15_n_0;
  wire tmp_product_carry__1_i_2__15_n_0;
  wire tmp_product_carry__1_i_3__15_n_0;
  wire tmp_product_carry__1_i_4__15_n_0;
  wire tmp_product_carry__1_i_5__15_n_0;
  wire tmp_product_carry__1_i_6__15_n_0;
  wire tmp_product_carry__1_i_7__15_n_0;
  wire tmp_product_carry__1_i_8__15_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__15_n_0;
  wire tmp_product_carry__2_i_2__15_n_0;
  wire tmp_product_carry__2_i_3__15_n_0;
  wire tmp_product_carry__2_i_4__15_n_0;
  wire tmp_product_carry__2_i_5__15_n_0;
  wire tmp_product_carry__2_i_6__15_n_0;
  wire tmp_product_carry__2_i_7__15_n_0;
  wire tmp_product_carry__2_i_8__15_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__15_n_0;
  wire tmp_product_carry_i_1__15_n_0;
  wire tmp_product_carry_i_2__15_n_0;
  wire tmp_product_carry_i_3__15_n_0;
  wire tmp_product_carry_i_4__15_n_0;
  wire tmp_product_carry_i_5__15_n_0;
  wire tmp_product_carry_i_6__15_n_0;
  wire tmp_product_carry_i_7__15_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [7:5]NLW_ram_reg_bram_0_i_12_CO_UNCONNECTED;
  wire [7:6]NLW_ram_reg_bram_0_i_12_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_bram_0_i_15_O_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_12
       (.CI(ram_reg_bram_0_i_13_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_12_CO_UNCONNECTED[7:5],ram_reg_bram_0_i_12_n_3,ram_reg_bram_0_i_12_n_4,ram_reg_bram_0_i_12_n_5,ram_reg_bram_0_i_12_n_6,ram_reg_bram_0_i_12_n_7}),
        .DI({1'b0,1'b0,1'b0,add_ln43_29_fu_2302_p2[27:23]}),
        .O({NLW_ram_reg_bram_0_i_12_O_UNCONNECTED[7:6],output_C_d0[28:23]}),
        .S({1'b0,1'b0,ram_reg_bram_0_i_21_n_0,ram_reg_bram_0_i_22_n_0,ram_reg_bram_0_i_23_n_0,ram_reg_bram_0_i_24_n_0,ram_reg_bram_0_i_25_n_0,ram_reg_bram_0_i_26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_13
       (.CI(ram_reg_bram_0_i_14_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_13_n_0,ram_reg_bram_0_i_13_n_1,ram_reg_bram_0_i_13_n_2,ram_reg_bram_0_i_13_n_3,ram_reg_bram_0_i_13_n_4,ram_reg_bram_0_i_13_n_5,ram_reg_bram_0_i_13_n_6,ram_reg_bram_0_i_13_n_7}),
        .DI(add_ln43_29_fu_2302_p2[22:15]),
        .O(output_C_d0[22:15]),
        .S({ram_reg_bram_0_i_28_n_0,ram_reg_bram_0_i_29_n_0,ram_reg_bram_0_i_30_n_0,ram_reg_bram_0_i_31_n_0,ram_reg_bram_0_i_32_n_0,ram_reg_bram_0_i_33_n_0,ram_reg_bram_0_i_34_n_0,ram_reg_bram_0_i_35_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_14
       (.CI(ram_reg_bram_0_i_15_n_0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_14_n_0,ram_reg_bram_0_i_14_n_1,ram_reg_bram_0_i_14_n_2,ram_reg_bram_0_i_14_n_3,ram_reg_bram_0_i_14_n_4,ram_reg_bram_0_i_14_n_5,ram_reg_bram_0_i_14_n_6,ram_reg_bram_0_i_14_n_7}),
        .DI(add_ln43_29_fu_2302_p2[14:7]),
        .O(output_C_d0[14:7]),
        .S({ram_reg_bram_0_i_37_n_0,ram_reg_bram_0_i_38_n_0,ram_reg_bram_0_i_39_n_0,ram_reg_bram_0_i_40_n_0,ram_reg_bram_0_i_41_n_0,ram_reg_bram_0_i_42_n_0,ram_reg_bram_0_i_43_n_0,ram_reg_bram_0_i_44_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_15
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_15_n_0,ram_reg_bram_0_i_15_n_1,ram_reg_bram_0_i_15_n_2,ram_reg_bram_0_i_15_n_3,ram_reg_bram_0_i_15_n_4,ram_reg_bram_0_i_15_n_5,ram_reg_bram_0_i_15_n_6,ram_reg_bram_0_i_15_n_7}),
        .DI({add_ln43_29_fu_2302_p2[6:0],1'b0}),
        .O({output_C_d0[6:0],NLW_ram_reg_bram_0_i_15_O_UNCONNECTED[0]}),
        .S({ram_reg_bram_0_i_46_n_0,ram_reg_bram_0_i_47_n_0,ram_reg_bram_0_i_48_n_0,ram_reg_bram_0_i_49_n_0,ram_reg_bram_0_i_50_n_0,ram_reg_bram_0_i_51_n_0,ram_reg_bram_0_i_52_n_0,mul_ln43_31_fu_1157_p2[19]}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_21
       (.I0(add_ln43_29_fu_2302_p2[28]),
        .I1(mul_ln43_31_fu_1157_p2[48]),
        .O(ram_reg_bram_0_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_22
       (.I0(add_ln43_29_fu_2302_p2[27]),
        .I1(mul_ln43_31_fu_1157_p2[47]),
        .O(ram_reg_bram_0_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_23
       (.I0(add_ln43_29_fu_2302_p2[26]),
        .I1(mul_ln43_31_fu_1157_p2[46]),
        .O(ram_reg_bram_0_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_24
       (.I0(add_ln43_29_fu_2302_p2[25]),
        .I1(mul_ln43_31_fu_1157_p2[45]),
        .O(ram_reg_bram_0_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_25
       (.I0(add_ln43_29_fu_2302_p2[24]),
        .I1(mul_ln43_31_fu_1157_p2[44]),
        .O(ram_reg_bram_0_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_26
       (.I0(add_ln43_29_fu_2302_p2[23]),
        .I1(mul_ln43_31_fu_1157_p2[43]),
        .O(ram_reg_bram_0_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_28
       (.I0(add_ln43_29_fu_2302_p2[22]),
        .I1(mul_ln43_31_fu_1157_p2[42]),
        .O(ram_reg_bram_0_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_29
       (.I0(add_ln43_29_fu_2302_p2[21]),
        .I1(mul_ln43_31_fu_1157_p2[41]),
        .O(ram_reg_bram_0_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_30
       (.I0(add_ln43_29_fu_2302_p2[20]),
        .I1(mul_ln43_31_fu_1157_p2[40]),
        .O(ram_reg_bram_0_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_31
       (.I0(add_ln43_29_fu_2302_p2[19]),
        .I1(mul_ln43_31_fu_1157_p2[39]),
        .O(ram_reg_bram_0_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_32
       (.I0(add_ln43_29_fu_2302_p2[18]),
        .I1(mul_ln43_31_fu_1157_p2[38]),
        .O(ram_reg_bram_0_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_33
       (.I0(add_ln43_29_fu_2302_p2[17]),
        .I1(mul_ln43_31_fu_1157_p2[37]),
        .O(ram_reg_bram_0_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_34
       (.I0(add_ln43_29_fu_2302_p2[16]),
        .I1(mul_ln43_31_fu_1157_p2[36]),
        .O(ram_reg_bram_0_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_35
       (.I0(add_ln43_29_fu_2302_p2[15]),
        .I1(mul_ln43_31_fu_1157_p2[35]),
        .O(ram_reg_bram_0_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_37
       (.I0(add_ln43_29_fu_2302_p2[14]),
        .I1(mul_ln43_31_fu_1157_p2[34]),
        .O(ram_reg_bram_0_i_37_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_38
       (.I0(add_ln43_29_fu_2302_p2[13]),
        .I1(mul_ln43_31_fu_1157_p2[33]),
        .O(ram_reg_bram_0_i_38_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_39
       (.I0(add_ln43_29_fu_2302_p2[12]),
        .I1(mul_ln43_31_fu_1157_p2[32]),
        .O(ram_reg_bram_0_i_39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_40
       (.I0(add_ln43_29_fu_2302_p2[11]),
        .I1(mul_ln43_31_fu_1157_p2[31]),
        .O(ram_reg_bram_0_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_41
       (.I0(add_ln43_29_fu_2302_p2[10]),
        .I1(mul_ln43_31_fu_1157_p2[30]),
        .O(ram_reg_bram_0_i_41_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_42
       (.I0(add_ln43_29_fu_2302_p2[9]),
        .I1(mul_ln43_31_fu_1157_p2[29]),
        .O(ram_reg_bram_0_i_42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_43
       (.I0(add_ln43_29_fu_2302_p2[8]),
        .I1(mul_ln43_31_fu_1157_p2[28]),
        .O(ram_reg_bram_0_i_43_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_44
       (.I0(add_ln43_29_fu_2302_p2[7]),
        .I1(mul_ln43_31_fu_1157_p2[27]),
        .O(ram_reg_bram_0_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_46
       (.I0(add_ln43_29_fu_2302_p2[6]),
        .I1(mul_ln43_31_fu_1157_p2[26]),
        .O(ram_reg_bram_0_i_46_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_47
       (.I0(add_ln43_29_fu_2302_p2[5]),
        .I1(mul_ln43_31_fu_1157_p2[25]),
        .O(ram_reg_bram_0_i_47_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_48
       (.I0(add_ln43_29_fu_2302_p2[4]),
        .I1(mul_ln43_31_fu_1157_p2[24]),
        .O(ram_reg_bram_0_i_48_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_49
       (.I0(add_ln43_29_fu_2302_p2[3]),
        .I1(mul_ln43_31_fu_1157_p2[23]),
        .O(ram_reg_bram_0_i_49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_50
       (.I0(add_ln43_29_fu_2302_p2[2]),
        .I1(mul_ln43_31_fu_1157_p2[22]),
        .O(ram_reg_bram_0_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_51
       (.I0(add_ln43_29_fu_2302_p2[1]),
        .I1(mul_ln43_31_fu_1157_p2[21]),
        .O(ram_reg_bram_0_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_52
       (.I0(add_ln43_29_fu_2302_p2[0]),
        .I1(mul_ln43_31_fu_1157_p2[20]),
        .O(ram_reg_bram_0_i_52_n_0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_31_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_31_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28],input_A_31_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_31_fu_1157_p2[23:19],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__15_n_0,tmp_product_carry_i_2__15_n_0,tmp_product_carry_i_3__15_n_0,tmp_product_carry_i_4__15_n_0,tmp_product_carry_i_5__15_n_0,tmp_product_carry_i_6__15_n_0,tmp_product_carry_i_7__15_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_31_fu_1157_p2[31:24]),
        .S({tmp_product_carry__0_i_1__15_n_0,tmp_product_carry__0_i_2__15_n_0,tmp_product_carry__0_i_3__15_n_0,tmp_product_carry__0_i_4__15_n_0,tmp_product_carry__0_i_5__15_n_0,tmp_product_carry__0_i_6__15_n_0,tmp_product_carry__0_i_7__15_n_0,tmp_product_carry__0_i_8__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__15
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__15
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__15
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__15
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__15
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__15
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__15
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__15
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__15_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_31_fu_1157_p2[39:32]),
        .S({tmp_product_carry__1_i_1__15_n_0,tmp_product_carry__1_i_2__15_n_0,tmp_product_carry__1_i_3__15_n_0,tmp_product_carry__1_i_4__15_n_0,tmp_product_carry__1_i_5__15_n_0,tmp_product_carry__1_i_6__15_n_0,tmp_product_carry__1_i_7__15_n_0,tmp_product_carry__1_i_8__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__15
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__15
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__15
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__15
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__15
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__15
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__15
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__15
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__15_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_31_fu_1157_p2[47:40]),
        .S({tmp_product_carry__2_i_1__15_n_0,tmp_product_carry__2_i_2__15_n_0,tmp_product_carry__2_i_3__15_n_0,tmp_product_carry__2_i_4__15_n_0,tmp_product_carry__2_i_5__15_n_0,tmp_product_carry__2_i_6__15_n_0,tmp_product_carry__2_i_7__15_n_0,tmp_product_carry__2_i_8__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__15
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__15
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__15
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__15
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__15
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__15
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__15
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__15
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__15_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_31_fu_1157_p2[48]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__15
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__15
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__15
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__15
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__15
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__15
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__15
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__15
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__15_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_76
   (add_ln43_2_fu_1404_p2,
    CEB2,
    input_B_5_ce0,
    ap_clk,
    q00,
    input_A_q0,
    mul_ln43_1_fu_1037_p2,
    mul_ln43_2_fu_1041_p2,
    mul_ln43_3_fu_1045_p2);
  output [28:0]add_ln43_2_fu_1404_p2;
  input CEB2;
  input input_B_5_ce0;
  input ap_clk;
  input [28:0]q00;
  input [28:0]input_A_q0;
  input [29:0]mul_ln43_1_fu_1037_p2;
  input [29:0]mul_ln43_2_fu_1041_p2;
  input [29:0]mul_ln43_3_fu_1045_p2;

  wire CEB2;
  wire [48:20]add_ln43_1_fu_1375_p2;
  wire [28:0]add_ln43_2_fu_1404_p2;
  wire [48:20]add_ln43_fu_1346_p2;
  wire ap_clk;
  wire [28:0]input_A_q0;
  wire input_B_5_ce0;
  wire [29:0]mul_ln43_1_fu_1037_p2;
  wire [29:0]mul_ln43_2_fu_1041_p2;
  wire [29:0]mul_ln43_3_fu_1045_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire [28:0]q00;
  wire [48:20]shl_ln_fu_1338_p3;
  wire \tmp_9_reg_2532[14]_i_10_n_0 ;
  wire \tmp_9_reg_2532[14]_i_12_n_0 ;
  wire \tmp_9_reg_2532[14]_i_13_n_0 ;
  wire \tmp_9_reg_2532[14]_i_14_n_0 ;
  wire \tmp_9_reg_2532[14]_i_15_n_0 ;
  wire \tmp_9_reg_2532[14]_i_16_n_0 ;
  wire \tmp_9_reg_2532[14]_i_17_n_0 ;
  wire \tmp_9_reg_2532[14]_i_18_n_0 ;
  wire \tmp_9_reg_2532[14]_i_19_n_0 ;
  wire \tmp_9_reg_2532[14]_i_20_n_0 ;
  wire \tmp_9_reg_2532[14]_i_21_n_0 ;
  wire \tmp_9_reg_2532[14]_i_22_n_0 ;
  wire \tmp_9_reg_2532[14]_i_23_n_0 ;
  wire \tmp_9_reg_2532[14]_i_24_n_0 ;
  wire \tmp_9_reg_2532[14]_i_25_n_0 ;
  wire \tmp_9_reg_2532[14]_i_26_n_0 ;
  wire \tmp_9_reg_2532[14]_i_27_n_0 ;
  wire \tmp_9_reg_2532[14]_i_3_n_0 ;
  wire \tmp_9_reg_2532[14]_i_4_n_0 ;
  wire \tmp_9_reg_2532[14]_i_5_n_0 ;
  wire \tmp_9_reg_2532[14]_i_6_n_0 ;
  wire \tmp_9_reg_2532[14]_i_7_n_0 ;
  wire \tmp_9_reg_2532[14]_i_8_n_0 ;
  wire \tmp_9_reg_2532[14]_i_9_n_0 ;
  wire \tmp_9_reg_2532[22]_i_10_n_0 ;
  wire \tmp_9_reg_2532[22]_i_12_n_0 ;
  wire \tmp_9_reg_2532[22]_i_13_n_0 ;
  wire \tmp_9_reg_2532[22]_i_14_n_0 ;
  wire \tmp_9_reg_2532[22]_i_15_n_0 ;
  wire \tmp_9_reg_2532[22]_i_16_n_0 ;
  wire \tmp_9_reg_2532[22]_i_17_n_0 ;
  wire \tmp_9_reg_2532[22]_i_18_n_0 ;
  wire \tmp_9_reg_2532[22]_i_19_n_0 ;
  wire \tmp_9_reg_2532[22]_i_20_n_0 ;
  wire \tmp_9_reg_2532[22]_i_21_n_0 ;
  wire \tmp_9_reg_2532[22]_i_22_n_0 ;
  wire \tmp_9_reg_2532[22]_i_23_n_0 ;
  wire \tmp_9_reg_2532[22]_i_24_n_0 ;
  wire \tmp_9_reg_2532[22]_i_25_n_0 ;
  wire \tmp_9_reg_2532[22]_i_26_n_0 ;
  wire \tmp_9_reg_2532[22]_i_27_n_0 ;
  wire \tmp_9_reg_2532[22]_i_3_n_0 ;
  wire \tmp_9_reg_2532[22]_i_4_n_0 ;
  wire \tmp_9_reg_2532[22]_i_5_n_0 ;
  wire \tmp_9_reg_2532[22]_i_6_n_0 ;
  wire \tmp_9_reg_2532[22]_i_7_n_0 ;
  wire \tmp_9_reg_2532[22]_i_8_n_0 ;
  wire \tmp_9_reg_2532[22]_i_9_n_0 ;
  wire \tmp_9_reg_2532[28]_i_10_n_0 ;
  wire \tmp_9_reg_2532[28]_i_11_n_0 ;
  wire \tmp_9_reg_2532[28]_i_12_n_0 ;
  wire \tmp_9_reg_2532[28]_i_13_n_0 ;
  wire \tmp_9_reg_2532[28]_i_14_n_0 ;
  wire \tmp_9_reg_2532[28]_i_15_n_0 ;
  wire \tmp_9_reg_2532[28]_i_16_n_0 ;
  wire \tmp_9_reg_2532[28]_i_17_n_0 ;
  wire \tmp_9_reg_2532[28]_i_18_n_0 ;
  wire \tmp_9_reg_2532[28]_i_19_n_0 ;
  wire \tmp_9_reg_2532[28]_i_20_n_0 ;
  wire \tmp_9_reg_2532[28]_i_21_n_0 ;
  wire \tmp_9_reg_2532[28]_i_3_n_0 ;
  wire \tmp_9_reg_2532[28]_i_4_n_0 ;
  wire \tmp_9_reg_2532[28]_i_5_n_0 ;
  wire \tmp_9_reg_2532[28]_i_6_n_0 ;
  wire \tmp_9_reg_2532[28]_i_7_n_0 ;
  wire \tmp_9_reg_2532[28]_i_8_n_0 ;
  wire \tmp_9_reg_2532[6]_i_11_n_0 ;
  wire \tmp_9_reg_2532[6]_i_12_n_0 ;
  wire \tmp_9_reg_2532[6]_i_13_n_0 ;
  wire \tmp_9_reg_2532[6]_i_14_n_0 ;
  wire \tmp_9_reg_2532[6]_i_15_n_0 ;
  wire \tmp_9_reg_2532[6]_i_16_n_0 ;
  wire \tmp_9_reg_2532[6]_i_17_n_0 ;
  wire \tmp_9_reg_2532[6]_i_18_n_0 ;
  wire \tmp_9_reg_2532[6]_i_19_n_0 ;
  wire \tmp_9_reg_2532[6]_i_20_n_0 ;
  wire \tmp_9_reg_2532[6]_i_21_n_0 ;
  wire \tmp_9_reg_2532[6]_i_22_n_0 ;
  wire \tmp_9_reg_2532[6]_i_23_n_0 ;
  wire \tmp_9_reg_2532[6]_i_24_n_0 ;
  wire \tmp_9_reg_2532[6]_i_3_n_0 ;
  wire \tmp_9_reg_2532[6]_i_4_n_0 ;
  wire \tmp_9_reg_2532[6]_i_5_n_0 ;
  wire \tmp_9_reg_2532[6]_i_6_n_0 ;
  wire \tmp_9_reg_2532[6]_i_7_n_0 ;
  wire \tmp_9_reg_2532[6]_i_8_n_0 ;
  wire \tmp_9_reg_2532[6]_i_9_n_0 ;
  wire \tmp_9_reg_2532_reg[14]_i_11_n_0 ;
  wire \tmp_9_reg_2532_reg[14]_i_11_n_1 ;
  wire \tmp_9_reg_2532_reg[14]_i_11_n_2 ;
  wire \tmp_9_reg_2532_reg[14]_i_11_n_3 ;
  wire \tmp_9_reg_2532_reg[14]_i_11_n_4 ;
  wire \tmp_9_reg_2532_reg[14]_i_11_n_5 ;
  wire \tmp_9_reg_2532_reg[14]_i_11_n_6 ;
  wire \tmp_9_reg_2532_reg[14]_i_11_n_7 ;
  wire \tmp_9_reg_2532_reg[14]_i_1_n_0 ;
  wire \tmp_9_reg_2532_reg[14]_i_1_n_1 ;
  wire \tmp_9_reg_2532_reg[14]_i_1_n_2 ;
  wire \tmp_9_reg_2532_reg[14]_i_1_n_3 ;
  wire \tmp_9_reg_2532_reg[14]_i_1_n_4 ;
  wire \tmp_9_reg_2532_reg[14]_i_1_n_5 ;
  wire \tmp_9_reg_2532_reg[14]_i_1_n_6 ;
  wire \tmp_9_reg_2532_reg[14]_i_1_n_7 ;
  wire \tmp_9_reg_2532_reg[14]_i_2_n_0 ;
  wire \tmp_9_reg_2532_reg[14]_i_2_n_1 ;
  wire \tmp_9_reg_2532_reg[14]_i_2_n_2 ;
  wire \tmp_9_reg_2532_reg[14]_i_2_n_3 ;
  wire \tmp_9_reg_2532_reg[14]_i_2_n_4 ;
  wire \tmp_9_reg_2532_reg[14]_i_2_n_5 ;
  wire \tmp_9_reg_2532_reg[14]_i_2_n_6 ;
  wire \tmp_9_reg_2532_reg[14]_i_2_n_7 ;
  wire \tmp_9_reg_2532_reg[22]_i_11_n_0 ;
  wire \tmp_9_reg_2532_reg[22]_i_11_n_1 ;
  wire \tmp_9_reg_2532_reg[22]_i_11_n_2 ;
  wire \tmp_9_reg_2532_reg[22]_i_11_n_3 ;
  wire \tmp_9_reg_2532_reg[22]_i_11_n_4 ;
  wire \tmp_9_reg_2532_reg[22]_i_11_n_5 ;
  wire \tmp_9_reg_2532_reg[22]_i_11_n_6 ;
  wire \tmp_9_reg_2532_reg[22]_i_11_n_7 ;
  wire \tmp_9_reg_2532_reg[22]_i_1_n_0 ;
  wire \tmp_9_reg_2532_reg[22]_i_1_n_1 ;
  wire \tmp_9_reg_2532_reg[22]_i_1_n_2 ;
  wire \tmp_9_reg_2532_reg[22]_i_1_n_3 ;
  wire \tmp_9_reg_2532_reg[22]_i_1_n_4 ;
  wire \tmp_9_reg_2532_reg[22]_i_1_n_5 ;
  wire \tmp_9_reg_2532_reg[22]_i_1_n_6 ;
  wire \tmp_9_reg_2532_reg[22]_i_1_n_7 ;
  wire \tmp_9_reg_2532_reg[22]_i_2_n_0 ;
  wire \tmp_9_reg_2532_reg[22]_i_2_n_1 ;
  wire \tmp_9_reg_2532_reg[22]_i_2_n_2 ;
  wire \tmp_9_reg_2532_reg[22]_i_2_n_3 ;
  wire \tmp_9_reg_2532_reg[22]_i_2_n_4 ;
  wire \tmp_9_reg_2532_reg[22]_i_2_n_5 ;
  wire \tmp_9_reg_2532_reg[22]_i_2_n_6 ;
  wire \tmp_9_reg_2532_reg[22]_i_2_n_7 ;
  wire \tmp_9_reg_2532_reg[28]_i_1_n_3 ;
  wire \tmp_9_reg_2532_reg[28]_i_1_n_4 ;
  wire \tmp_9_reg_2532_reg[28]_i_1_n_5 ;
  wire \tmp_9_reg_2532_reg[28]_i_1_n_6 ;
  wire \tmp_9_reg_2532_reg[28]_i_1_n_7 ;
  wire \tmp_9_reg_2532_reg[28]_i_2_n_3 ;
  wire \tmp_9_reg_2532_reg[28]_i_2_n_4 ;
  wire \tmp_9_reg_2532_reg[28]_i_2_n_5 ;
  wire \tmp_9_reg_2532_reg[28]_i_2_n_6 ;
  wire \tmp_9_reg_2532_reg[28]_i_2_n_7 ;
  wire \tmp_9_reg_2532_reg[28]_i_9_n_3 ;
  wire \tmp_9_reg_2532_reg[28]_i_9_n_4 ;
  wire \tmp_9_reg_2532_reg[28]_i_9_n_5 ;
  wire \tmp_9_reg_2532_reg[28]_i_9_n_6 ;
  wire \tmp_9_reg_2532_reg[28]_i_9_n_7 ;
  wire \tmp_9_reg_2532_reg[6]_i_10_n_0 ;
  wire \tmp_9_reg_2532_reg[6]_i_10_n_1 ;
  wire \tmp_9_reg_2532_reg[6]_i_10_n_2 ;
  wire \tmp_9_reg_2532_reg[6]_i_10_n_3 ;
  wire \tmp_9_reg_2532_reg[6]_i_10_n_4 ;
  wire \tmp_9_reg_2532_reg[6]_i_10_n_5 ;
  wire \tmp_9_reg_2532_reg[6]_i_10_n_6 ;
  wire \tmp_9_reg_2532_reg[6]_i_10_n_7 ;
  wire \tmp_9_reg_2532_reg[6]_i_1_n_0 ;
  wire \tmp_9_reg_2532_reg[6]_i_1_n_1 ;
  wire \tmp_9_reg_2532_reg[6]_i_1_n_2 ;
  wire \tmp_9_reg_2532_reg[6]_i_1_n_3 ;
  wire \tmp_9_reg_2532_reg[6]_i_1_n_4 ;
  wire \tmp_9_reg_2532_reg[6]_i_1_n_5 ;
  wire \tmp_9_reg_2532_reg[6]_i_1_n_6 ;
  wire \tmp_9_reg_2532_reg[6]_i_1_n_7 ;
  wire \tmp_9_reg_2532_reg[6]_i_2_n_0 ;
  wire \tmp_9_reg_2532_reg[6]_i_2_n_1 ;
  wire \tmp_9_reg_2532_reg[6]_i_2_n_2 ;
  wire \tmp_9_reg_2532_reg[6]_i_2_n_3 ;
  wire \tmp_9_reg_2532_reg[6]_i_2_n_4 ;
  wire \tmp_9_reg_2532_reg[6]_i_2_n_5 ;
  wire \tmp_9_reg_2532_reg[6]_i_2_n_6 ;
  wire \tmp_9_reg_2532_reg[6]_i_2_n_7 ;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1_n_0;
  wire tmp_product_carry__0_i_2_n_0;
  wire tmp_product_carry__0_i_3_n_0;
  wire tmp_product_carry__0_i_4_n_0;
  wire tmp_product_carry__0_i_5_n_0;
  wire tmp_product_carry__0_i_6_n_0;
  wire tmp_product_carry__0_i_7_n_0;
  wire tmp_product_carry__0_i_8_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1_n_0;
  wire tmp_product_carry__1_i_2_n_0;
  wire tmp_product_carry__1_i_3_n_0;
  wire tmp_product_carry__1_i_4_n_0;
  wire tmp_product_carry__1_i_5_n_0;
  wire tmp_product_carry__1_i_6_n_0;
  wire tmp_product_carry__1_i_7_n_0;
  wire tmp_product_carry__1_i_8_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1_n_0;
  wire tmp_product_carry__2_i_2_n_0;
  wire tmp_product_carry__2_i_3_n_0;
  wire tmp_product_carry__2_i_4_n_0;
  wire tmp_product_carry__2_i_5_n_0;
  wire tmp_product_carry__2_i_6_n_0;
  wire tmp_product_carry__2_i_7_n_0;
  wire tmp_product_carry__2_i_8_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1_n_0;
  wire tmp_product_carry_i_1_n_0;
  wire tmp_product_carry_i_2_n_0;
  wire tmp_product_carry_i_3_n_0;
  wire tmp_product_carry_i_4_n_0;
  wire tmp_product_carry_i_5_n_0;
  wire tmp_product_carry_i_6_n_0;
  wire tmp_product_carry_i_7_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [7:5]\NLW_tmp_9_reg_2532_reg[28]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_9_reg_2532_reg[28]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_9_reg_2532_reg[28]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_9_reg_2532_reg[28]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_9_reg_2532_reg[28]_i_9_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_9_reg_2532_reg[28]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_9_reg_2532_reg[6]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_9_reg_2532_reg[6]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_9_reg_2532_reg[6]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_10 
       (.I0(add_ln43_1_fu_1375_p2[27]),
        .I1(mul_ln43_3_fu_1045_p2[8]),
        .O(\tmp_9_reg_2532[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_12 
       (.I0(add_ln43_fu_1346_p2[34]),
        .I1(mul_ln43_2_fu_1041_p2[15]),
        .O(\tmp_9_reg_2532[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_13 
       (.I0(add_ln43_fu_1346_p2[33]),
        .I1(mul_ln43_2_fu_1041_p2[14]),
        .O(\tmp_9_reg_2532[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_14 
       (.I0(add_ln43_fu_1346_p2[32]),
        .I1(mul_ln43_2_fu_1041_p2[13]),
        .O(\tmp_9_reg_2532[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_15 
       (.I0(add_ln43_fu_1346_p2[31]),
        .I1(mul_ln43_2_fu_1041_p2[12]),
        .O(\tmp_9_reg_2532[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_16 
       (.I0(add_ln43_fu_1346_p2[30]),
        .I1(mul_ln43_2_fu_1041_p2[11]),
        .O(\tmp_9_reg_2532[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_17 
       (.I0(add_ln43_fu_1346_p2[29]),
        .I1(mul_ln43_2_fu_1041_p2[10]),
        .O(\tmp_9_reg_2532[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_18 
       (.I0(add_ln43_fu_1346_p2[28]),
        .I1(mul_ln43_2_fu_1041_p2[9]),
        .O(\tmp_9_reg_2532[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_19 
       (.I0(add_ln43_fu_1346_p2[27]),
        .I1(mul_ln43_2_fu_1041_p2[8]),
        .O(\tmp_9_reg_2532[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_20 
       (.I0(shl_ln_fu_1338_p3[34]),
        .I1(mul_ln43_1_fu_1037_p2[15]),
        .O(\tmp_9_reg_2532[14]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_21 
       (.I0(shl_ln_fu_1338_p3[33]),
        .I1(mul_ln43_1_fu_1037_p2[14]),
        .O(\tmp_9_reg_2532[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_22 
       (.I0(shl_ln_fu_1338_p3[32]),
        .I1(mul_ln43_1_fu_1037_p2[13]),
        .O(\tmp_9_reg_2532[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_23 
       (.I0(shl_ln_fu_1338_p3[31]),
        .I1(mul_ln43_1_fu_1037_p2[12]),
        .O(\tmp_9_reg_2532[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_24 
       (.I0(shl_ln_fu_1338_p3[30]),
        .I1(mul_ln43_1_fu_1037_p2[11]),
        .O(\tmp_9_reg_2532[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_25 
       (.I0(shl_ln_fu_1338_p3[29]),
        .I1(mul_ln43_1_fu_1037_p2[10]),
        .O(\tmp_9_reg_2532[14]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_26 
       (.I0(shl_ln_fu_1338_p3[28]),
        .I1(mul_ln43_1_fu_1037_p2[9]),
        .O(\tmp_9_reg_2532[14]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_27 
       (.I0(shl_ln_fu_1338_p3[27]),
        .I1(mul_ln43_1_fu_1037_p2[8]),
        .O(\tmp_9_reg_2532[14]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_3 
       (.I0(add_ln43_1_fu_1375_p2[34]),
        .I1(mul_ln43_3_fu_1045_p2[15]),
        .O(\tmp_9_reg_2532[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_4 
       (.I0(add_ln43_1_fu_1375_p2[33]),
        .I1(mul_ln43_3_fu_1045_p2[14]),
        .O(\tmp_9_reg_2532[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_5 
       (.I0(add_ln43_1_fu_1375_p2[32]),
        .I1(mul_ln43_3_fu_1045_p2[13]),
        .O(\tmp_9_reg_2532[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_6 
       (.I0(add_ln43_1_fu_1375_p2[31]),
        .I1(mul_ln43_3_fu_1045_p2[12]),
        .O(\tmp_9_reg_2532[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_7 
       (.I0(add_ln43_1_fu_1375_p2[30]),
        .I1(mul_ln43_3_fu_1045_p2[11]),
        .O(\tmp_9_reg_2532[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_8 
       (.I0(add_ln43_1_fu_1375_p2[29]),
        .I1(mul_ln43_3_fu_1045_p2[10]),
        .O(\tmp_9_reg_2532[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[14]_i_9 
       (.I0(add_ln43_1_fu_1375_p2[28]),
        .I1(mul_ln43_3_fu_1045_p2[9]),
        .O(\tmp_9_reg_2532[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_10 
       (.I0(add_ln43_1_fu_1375_p2[35]),
        .I1(mul_ln43_3_fu_1045_p2[16]),
        .O(\tmp_9_reg_2532[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_12 
       (.I0(add_ln43_fu_1346_p2[42]),
        .I1(mul_ln43_2_fu_1041_p2[23]),
        .O(\tmp_9_reg_2532[22]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_13 
       (.I0(add_ln43_fu_1346_p2[41]),
        .I1(mul_ln43_2_fu_1041_p2[22]),
        .O(\tmp_9_reg_2532[22]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_14 
       (.I0(add_ln43_fu_1346_p2[40]),
        .I1(mul_ln43_2_fu_1041_p2[21]),
        .O(\tmp_9_reg_2532[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_15 
       (.I0(add_ln43_fu_1346_p2[39]),
        .I1(mul_ln43_2_fu_1041_p2[20]),
        .O(\tmp_9_reg_2532[22]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_16 
       (.I0(add_ln43_fu_1346_p2[38]),
        .I1(mul_ln43_2_fu_1041_p2[19]),
        .O(\tmp_9_reg_2532[22]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_17 
       (.I0(add_ln43_fu_1346_p2[37]),
        .I1(mul_ln43_2_fu_1041_p2[18]),
        .O(\tmp_9_reg_2532[22]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_18 
       (.I0(add_ln43_fu_1346_p2[36]),
        .I1(mul_ln43_2_fu_1041_p2[17]),
        .O(\tmp_9_reg_2532[22]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_19 
       (.I0(add_ln43_fu_1346_p2[35]),
        .I1(mul_ln43_2_fu_1041_p2[16]),
        .O(\tmp_9_reg_2532[22]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_20 
       (.I0(shl_ln_fu_1338_p3[42]),
        .I1(mul_ln43_1_fu_1037_p2[23]),
        .O(\tmp_9_reg_2532[22]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_21 
       (.I0(shl_ln_fu_1338_p3[41]),
        .I1(mul_ln43_1_fu_1037_p2[22]),
        .O(\tmp_9_reg_2532[22]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_22 
       (.I0(shl_ln_fu_1338_p3[40]),
        .I1(mul_ln43_1_fu_1037_p2[21]),
        .O(\tmp_9_reg_2532[22]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_23 
       (.I0(shl_ln_fu_1338_p3[39]),
        .I1(mul_ln43_1_fu_1037_p2[20]),
        .O(\tmp_9_reg_2532[22]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_24 
       (.I0(shl_ln_fu_1338_p3[38]),
        .I1(mul_ln43_1_fu_1037_p2[19]),
        .O(\tmp_9_reg_2532[22]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_25 
       (.I0(shl_ln_fu_1338_p3[37]),
        .I1(mul_ln43_1_fu_1037_p2[18]),
        .O(\tmp_9_reg_2532[22]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_26 
       (.I0(shl_ln_fu_1338_p3[36]),
        .I1(mul_ln43_1_fu_1037_p2[17]),
        .O(\tmp_9_reg_2532[22]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_27 
       (.I0(shl_ln_fu_1338_p3[35]),
        .I1(mul_ln43_1_fu_1037_p2[16]),
        .O(\tmp_9_reg_2532[22]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_3 
       (.I0(add_ln43_1_fu_1375_p2[42]),
        .I1(mul_ln43_3_fu_1045_p2[23]),
        .O(\tmp_9_reg_2532[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_4 
       (.I0(add_ln43_1_fu_1375_p2[41]),
        .I1(mul_ln43_3_fu_1045_p2[22]),
        .O(\tmp_9_reg_2532[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_5 
       (.I0(add_ln43_1_fu_1375_p2[40]),
        .I1(mul_ln43_3_fu_1045_p2[21]),
        .O(\tmp_9_reg_2532[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_6 
       (.I0(add_ln43_1_fu_1375_p2[39]),
        .I1(mul_ln43_3_fu_1045_p2[20]),
        .O(\tmp_9_reg_2532[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_7 
       (.I0(add_ln43_1_fu_1375_p2[38]),
        .I1(mul_ln43_3_fu_1045_p2[19]),
        .O(\tmp_9_reg_2532[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_8 
       (.I0(add_ln43_1_fu_1375_p2[37]),
        .I1(mul_ln43_3_fu_1045_p2[18]),
        .O(\tmp_9_reg_2532[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[22]_i_9 
       (.I0(add_ln43_1_fu_1375_p2[36]),
        .I1(mul_ln43_3_fu_1045_p2[17]),
        .O(\tmp_9_reg_2532[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_10 
       (.I0(add_ln43_fu_1346_p2[48]),
        .I1(mul_ln43_2_fu_1041_p2[29]),
        .O(\tmp_9_reg_2532[28]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_11 
       (.I0(add_ln43_fu_1346_p2[47]),
        .I1(mul_ln43_2_fu_1041_p2[28]),
        .O(\tmp_9_reg_2532[28]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_12 
       (.I0(add_ln43_fu_1346_p2[46]),
        .I1(mul_ln43_2_fu_1041_p2[27]),
        .O(\tmp_9_reg_2532[28]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_13 
       (.I0(add_ln43_fu_1346_p2[45]),
        .I1(mul_ln43_2_fu_1041_p2[26]),
        .O(\tmp_9_reg_2532[28]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_14 
       (.I0(add_ln43_fu_1346_p2[44]),
        .I1(mul_ln43_2_fu_1041_p2[25]),
        .O(\tmp_9_reg_2532[28]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_15 
       (.I0(add_ln43_fu_1346_p2[43]),
        .I1(mul_ln43_2_fu_1041_p2[24]),
        .O(\tmp_9_reg_2532[28]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_16 
       (.I0(shl_ln_fu_1338_p3[48]),
        .I1(mul_ln43_1_fu_1037_p2[29]),
        .O(\tmp_9_reg_2532[28]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_17 
       (.I0(shl_ln_fu_1338_p3[47]),
        .I1(mul_ln43_1_fu_1037_p2[28]),
        .O(\tmp_9_reg_2532[28]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_18 
       (.I0(shl_ln_fu_1338_p3[46]),
        .I1(mul_ln43_1_fu_1037_p2[27]),
        .O(\tmp_9_reg_2532[28]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_19 
       (.I0(shl_ln_fu_1338_p3[45]),
        .I1(mul_ln43_1_fu_1037_p2[26]),
        .O(\tmp_9_reg_2532[28]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_20 
       (.I0(shl_ln_fu_1338_p3[44]),
        .I1(mul_ln43_1_fu_1037_p2[25]),
        .O(\tmp_9_reg_2532[28]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_21 
       (.I0(shl_ln_fu_1338_p3[43]),
        .I1(mul_ln43_1_fu_1037_p2[24]),
        .O(\tmp_9_reg_2532[28]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_3 
       (.I0(add_ln43_1_fu_1375_p2[48]),
        .I1(mul_ln43_3_fu_1045_p2[29]),
        .O(\tmp_9_reg_2532[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_4 
       (.I0(add_ln43_1_fu_1375_p2[47]),
        .I1(mul_ln43_3_fu_1045_p2[28]),
        .O(\tmp_9_reg_2532[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_5 
       (.I0(add_ln43_1_fu_1375_p2[46]),
        .I1(mul_ln43_3_fu_1045_p2[27]),
        .O(\tmp_9_reg_2532[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_6 
       (.I0(add_ln43_1_fu_1375_p2[45]),
        .I1(mul_ln43_3_fu_1045_p2[26]),
        .O(\tmp_9_reg_2532[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_7 
       (.I0(add_ln43_1_fu_1375_p2[44]),
        .I1(mul_ln43_3_fu_1045_p2[25]),
        .O(\tmp_9_reg_2532[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[28]_i_8 
       (.I0(add_ln43_1_fu_1375_p2[43]),
        .I1(mul_ln43_3_fu_1045_p2[24]),
        .O(\tmp_9_reg_2532[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_11 
       (.I0(add_ln43_fu_1346_p2[26]),
        .I1(mul_ln43_2_fu_1041_p2[7]),
        .O(\tmp_9_reg_2532[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_12 
       (.I0(add_ln43_fu_1346_p2[25]),
        .I1(mul_ln43_2_fu_1041_p2[6]),
        .O(\tmp_9_reg_2532[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_13 
       (.I0(add_ln43_fu_1346_p2[24]),
        .I1(mul_ln43_2_fu_1041_p2[5]),
        .O(\tmp_9_reg_2532[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_14 
       (.I0(add_ln43_fu_1346_p2[23]),
        .I1(mul_ln43_2_fu_1041_p2[4]),
        .O(\tmp_9_reg_2532[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_15 
       (.I0(add_ln43_fu_1346_p2[22]),
        .I1(mul_ln43_2_fu_1041_p2[3]),
        .O(\tmp_9_reg_2532[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_16 
       (.I0(add_ln43_fu_1346_p2[21]),
        .I1(mul_ln43_2_fu_1041_p2[2]),
        .O(\tmp_9_reg_2532[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_17 
       (.I0(add_ln43_fu_1346_p2[20]),
        .I1(mul_ln43_2_fu_1041_p2[1]),
        .O(\tmp_9_reg_2532[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_18 
       (.I0(shl_ln_fu_1338_p3[26]),
        .I1(mul_ln43_1_fu_1037_p2[7]),
        .O(\tmp_9_reg_2532[6]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_19 
       (.I0(shl_ln_fu_1338_p3[25]),
        .I1(mul_ln43_1_fu_1037_p2[6]),
        .O(\tmp_9_reg_2532[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_20 
       (.I0(shl_ln_fu_1338_p3[24]),
        .I1(mul_ln43_1_fu_1037_p2[5]),
        .O(\tmp_9_reg_2532[6]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_21 
       (.I0(shl_ln_fu_1338_p3[23]),
        .I1(mul_ln43_1_fu_1037_p2[4]),
        .O(\tmp_9_reg_2532[6]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_22 
       (.I0(shl_ln_fu_1338_p3[22]),
        .I1(mul_ln43_1_fu_1037_p2[3]),
        .O(\tmp_9_reg_2532[6]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_23 
       (.I0(shl_ln_fu_1338_p3[21]),
        .I1(mul_ln43_1_fu_1037_p2[2]),
        .O(\tmp_9_reg_2532[6]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_24 
       (.I0(shl_ln_fu_1338_p3[20]),
        .I1(mul_ln43_1_fu_1037_p2[1]),
        .O(\tmp_9_reg_2532[6]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_3 
       (.I0(add_ln43_1_fu_1375_p2[26]),
        .I1(mul_ln43_3_fu_1045_p2[7]),
        .O(\tmp_9_reg_2532[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_4 
       (.I0(add_ln43_1_fu_1375_p2[25]),
        .I1(mul_ln43_3_fu_1045_p2[6]),
        .O(\tmp_9_reg_2532[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_5 
       (.I0(add_ln43_1_fu_1375_p2[24]),
        .I1(mul_ln43_3_fu_1045_p2[5]),
        .O(\tmp_9_reg_2532[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_6 
       (.I0(add_ln43_1_fu_1375_p2[23]),
        .I1(mul_ln43_3_fu_1045_p2[4]),
        .O(\tmp_9_reg_2532[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_7 
       (.I0(add_ln43_1_fu_1375_p2[22]),
        .I1(mul_ln43_3_fu_1045_p2[3]),
        .O(\tmp_9_reg_2532[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_8 
       (.I0(add_ln43_1_fu_1375_p2[21]),
        .I1(mul_ln43_3_fu_1045_p2[2]),
        .O(\tmp_9_reg_2532[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_9_reg_2532[6]_i_9 
       (.I0(add_ln43_1_fu_1375_p2[20]),
        .I1(mul_ln43_3_fu_1045_p2[1]),
        .O(\tmp_9_reg_2532[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[14]_i_1 
       (.CI(\tmp_9_reg_2532_reg[6]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_9_reg_2532_reg[14]_i_1_n_0 ,\tmp_9_reg_2532_reg[14]_i_1_n_1 ,\tmp_9_reg_2532_reg[14]_i_1_n_2 ,\tmp_9_reg_2532_reg[14]_i_1_n_3 ,\tmp_9_reg_2532_reg[14]_i_1_n_4 ,\tmp_9_reg_2532_reg[14]_i_1_n_5 ,\tmp_9_reg_2532_reg[14]_i_1_n_6 ,\tmp_9_reg_2532_reg[14]_i_1_n_7 }),
        .DI(add_ln43_1_fu_1375_p2[34:27]),
        .O(add_ln43_2_fu_1404_p2[14:7]),
        .S({\tmp_9_reg_2532[14]_i_3_n_0 ,\tmp_9_reg_2532[14]_i_4_n_0 ,\tmp_9_reg_2532[14]_i_5_n_0 ,\tmp_9_reg_2532[14]_i_6_n_0 ,\tmp_9_reg_2532[14]_i_7_n_0 ,\tmp_9_reg_2532[14]_i_8_n_0 ,\tmp_9_reg_2532[14]_i_9_n_0 ,\tmp_9_reg_2532[14]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[14]_i_11 
       (.CI(\tmp_9_reg_2532_reg[6]_i_10_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_9_reg_2532_reg[14]_i_11_n_0 ,\tmp_9_reg_2532_reg[14]_i_11_n_1 ,\tmp_9_reg_2532_reg[14]_i_11_n_2 ,\tmp_9_reg_2532_reg[14]_i_11_n_3 ,\tmp_9_reg_2532_reg[14]_i_11_n_4 ,\tmp_9_reg_2532_reg[14]_i_11_n_5 ,\tmp_9_reg_2532_reg[14]_i_11_n_6 ,\tmp_9_reg_2532_reg[14]_i_11_n_7 }),
        .DI(shl_ln_fu_1338_p3[34:27]),
        .O(add_ln43_fu_1346_p2[34:27]),
        .S({\tmp_9_reg_2532[14]_i_20_n_0 ,\tmp_9_reg_2532[14]_i_21_n_0 ,\tmp_9_reg_2532[14]_i_22_n_0 ,\tmp_9_reg_2532[14]_i_23_n_0 ,\tmp_9_reg_2532[14]_i_24_n_0 ,\tmp_9_reg_2532[14]_i_25_n_0 ,\tmp_9_reg_2532[14]_i_26_n_0 ,\tmp_9_reg_2532[14]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[14]_i_2 
       (.CI(\tmp_9_reg_2532_reg[6]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_9_reg_2532_reg[14]_i_2_n_0 ,\tmp_9_reg_2532_reg[14]_i_2_n_1 ,\tmp_9_reg_2532_reg[14]_i_2_n_2 ,\tmp_9_reg_2532_reg[14]_i_2_n_3 ,\tmp_9_reg_2532_reg[14]_i_2_n_4 ,\tmp_9_reg_2532_reg[14]_i_2_n_5 ,\tmp_9_reg_2532_reg[14]_i_2_n_6 ,\tmp_9_reg_2532_reg[14]_i_2_n_7 }),
        .DI(add_ln43_fu_1346_p2[34:27]),
        .O(add_ln43_1_fu_1375_p2[34:27]),
        .S({\tmp_9_reg_2532[14]_i_12_n_0 ,\tmp_9_reg_2532[14]_i_13_n_0 ,\tmp_9_reg_2532[14]_i_14_n_0 ,\tmp_9_reg_2532[14]_i_15_n_0 ,\tmp_9_reg_2532[14]_i_16_n_0 ,\tmp_9_reg_2532[14]_i_17_n_0 ,\tmp_9_reg_2532[14]_i_18_n_0 ,\tmp_9_reg_2532[14]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[22]_i_1 
       (.CI(\tmp_9_reg_2532_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_9_reg_2532_reg[22]_i_1_n_0 ,\tmp_9_reg_2532_reg[22]_i_1_n_1 ,\tmp_9_reg_2532_reg[22]_i_1_n_2 ,\tmp_9_reg_2532_reg[22]_i_1_n_3 ,\tmp_9_reg_2532_reg[22]_i_1_n_4 ,\tmp_9_reg_2532_reg[22]_i_1_n_5 ,\tmp_9_reg_2532_reg[22]_i_1_n_6 ,\tmp_9_reg_2532_reg[22]_i_1_n_7 }),
        .DI(add_ln43_1_fu_1375_p2[42:35]),
        .O(add_ln43_2_fu_1404_p2[22:15]),
        .S({\tmp_9_reg_2532[22]_i_3_n_0 ,\tmp_9_reg_2532[22]_i_4_n_0 ,\tmp_9_reg_2532[22]_i_5_n_0 ,\tmp_9_reg_2532[22]_i_6_n_0 ,\tmp_9_reg_2532[22]_i_7_n_0 ,\tmp_9_reg_2532[22]_i_8_n_0 ,\tmp_9_reg_2532[22]_i_9_n_0 ,\tmp_9_reg_2532[22]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[22]_i_11 
       (.CI(\tmp_9_reg_2532_reg[14]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_9_reg_2532_reg[22]_i_11_n_0 ,\tmp_9_reg_2532_reg[22]_i_11_n_1 ,\tmp_9_reg_2532_reg[22]_i_11_n_2 ,\tmp_9_reg_2532_reg[22]_i_11_n_3 ,\tmp_9_reg_2532_reg[22]_i_11_n_4 ,\tmp_9_reg_2532_reg[22]_i_11_n_5 ,\tmp_9_reg_2532_reg[22]_i_11_n_6 ,\tmp_9_reg_2532_reg[22]_i_11_n_7 }),
        .DI(shl_ln_fu_1338_p3[42:35]),
        .O(add_ln43_fu_1346_p2[42:35]),
        .S({\tmp_9_reg_2532[22]_i_20_n_0 ,\tmp_9_reg_2532[22]_i_21_n_0 ,\tmp_9_reg_2532[22]_i_22_n_0 ,\tmp_9_reg_2532[22]_i_23_n_0 ,\tmp_9_reg_2532[22]_i_24_n_0 ,\tmp_9_reg_2532[22]_i_25_n_0 ,\tmp_9_reg_2532[22]_i_26_n_0 ,\tmp_9_reg_2532[22]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[22]_i_2 
       (.CI(\tmp_9_reg_2532_reg[14]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_9_reg_2532_reg[22]_i_2_n_0 ,\tmp_9_reg_2532_reg[22]_i_2_n_1 ,\tmp_9_reg_2532_reg[22]_i_2_n_2 ,\tmp_9_reg_2532_reg[22]_i_2_n_3 ,\tmp_9_reg_2532_reg[22]_i_2_n_4 ,\tmp_9_reg_2532_reg[22]_i_2_n_5 ,\tmp_9_reg_2532_reg[22]_i_2_n_6 ,\tmp_9_reg_2532_reg[22]_i_2_n_7 }),
        .DI(add_ln43_fu_1346_p2[42:35]),
        .O(add_ln43_1_fu_1375_p2[42:35]),
        .S({\tmp_9_reg_2532[22]_i_12_n_0 ,\tmp_9_reg_2532[22]_i_13_n_0 ,\tmp_9_reg_2532[22]_i_14_n_0 ,\tmp_9_reg_2532[22]_i_15_n_0 ,\tmp_9_reg_2532[22]_i_16_n_0 ,\tmp_9_reg_2532[22]_i_17_n_0 ,\tmp_9_reg_2532[22]_i_18_n_0 ,\tmp_9_reg_2532[22]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[28]_i_1 
       (.CI(\tmp_9_reg_2532_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_9_reg_2532_reg[28]_i_1_CO_UNCONNECTED [7:5],\tmp_9_reg_2532_reg[28]_i_1_n_3 ,\tmp_9_reg_2532_reg[28]_i_1_n_4 ,\tmp_9_reg_2532_reg[28]_i_1_n_5 ,\tmp_9_reg_2532_reg[28]_i_1_n_6 ,\tmp_9_reg_2532_reg[28]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_1_fu_1375_p2[47:43]}),
        .O({\NLW_tmp_9_reg_2532_reg[28]_i_1_O_UNCONNECTED [7:6],add_ln43_2_fu_1404_p2[28:23]}),
        .S({1'b0,1'b0,\tmp_9_reg_2532[28]_i_3_n_0 ,\tmp_9_reg_2532[28]_i_4_n_0 ,\tmp_9_reg_2532[28]_i_5_n_0 ,\tmp_9_reg_2532[28]_i_6_n_0 ,\tmp_9_reg_2532[28]_i_7_n_0 ,\tmp_9_reg_2532[28]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[28]_i_2 
       (.CI(\tmp_9_reg_2532_reg[22]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_9_reg_2532_reg[28]_i_2_CO_UNCONNECTED [7:5],\tmp_9_reg_2532_reg[28]_i_2_n_3 ,\tmp_9_reg_2532_reg[28]_i_2_n_4 ,\tmp_9_reg_2532_reg[28]_i_2_n_5 ,\tmp_9_reg_2532_reg[28]_i_2_n_6 ,\tmp_9_reg_2532_reg[28]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_fu_1346_p2[47:43]}),
        .O({\NLW_tmp_9_reg_2532_reg[28]_i_2_O_UNCONNECTED [7:6],add_ln43_1_fu_1375_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_9_reg_2532[28]_i_10_n_0 ,\tmp_9_reg_2532[28]_i_11_n_0 ,\tmp_9_reg_2532[28]_i_12_n_0 ,\tmp_9_reg_2532[28]_i_13_n_0 ,\tmp_9_reg_2532[28]_i_14_n_0 ,\tmp_9_reg_2532[28]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[28]_i_9 
       (.CI(\tmp_9_reg_2532_reg[22]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_9_reg_2532_reg[28]_i_9_CO_UNCONNECTED [7:5],\tmp_9_reg_2532_reg[28]_i_9_n_3 ,\tmp_9_reg_2532_reg[28]_i_9_n_4 ,\tmp_9_reg_2532_reg[28]_i_9_n_5 ,\tmp_9_reg_2532_reg[28]_i_9_n_6 ,\tmp_9_reg_2532_reg[28]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,shl_ln_fu_1338_p3[47:43]}),
        .O({\NLW_tmp_9_reg_2532_reg[28]_i_9_O_UNCONNECTED [7:6],add_ln43_fu_1346_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_9_reg_2532[28]_i_16_n_0 ,\tmp_9_reg_2532[28]_i_17_n_0 ,\tmp_9_reg_2532[28]_i_18_n_0 ,\tmp_9_reg_2532[28]_i_19_n_0 ,\tmp_9_reg_2532[28]_i_20_n_0 ,\tmp_9_reg_2532[28]_i_21_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_9_reg_2532_reg[6]_i_1_n_0 ,\tmp_9_reg_2532_reg[6]_i_1_n_1 ,\tmp_9_reg_2532_reg[6]_i_1_n_2 ,\tmp_9_reg_2532_reg[6]_i_1_n_3 ,\tmp_9_reg_2532_reg[6]_i_1_n_4 ,\tmp_9_reg_2532_reg[6]_i_1_n_5 ,\tmp_9_reg_2532_reg[6]_i_1_n_6 ,\tmp_9_reg_2532_reg[6]_i_1_n_7 }),
        .DI({add_ln43_1_fu_1375_p2[26:20],1'b0}),
        .O({add_ln43_2_fu_1404_p2[6:0],\NLW_tmp_9_reg_2532_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_9_reg_2532[6]_i_3_n_0 ,\tmp_9_reg_2532[6]_i_4_n_0 ,\tmp_9_reg_2532[6]_i_5_n_0 ,\tmp_9_reg_2532[6]_i_6_n_0 ,\tmp_9_reg_2532[6]_i_7_n_0 ,\tmp_9_reg_2532[6]_i_8_n_0 ,\tmp_9_reg_2532[6]_i_9_n_0 ,mul_ln43_3_fu_1045_p2[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[6]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_9_reg_2532_reg[6]_i_10_n_0 ,\tmp_9_reg_2532_reg[6]_i_10_n_1 ,\tmp_9_reg_2532_reg[6]_i_10_n_2 ,\tmp_9_reg_2532_reg[6]_i_10_n_3 ,\tmp_9_reg_2532_reg[6]_i_10_n_4 ,\tmp_9_reg_2532_reg[6]_i_10_n_5 ,\tmp_9_reg_2532_reg[6]_i_10_n_6 ,\tmp_9_reg_2532_reg[6]_i_10_n_7 }),
        .DI({shl_ln_fu_1338_p3[26:20],1'b0}),
        .O({add_ln43_fu_1346_p2[26:20],\NLW_tmp_9_reg_2532_reg[6]_i_10_O_UNCONNECTED [0]}),
        .S({\tmp_9_reg_2532[6]_i_18_n_0 ,\tmp_9_reg_2532[6]_i_19_n_0 ,\tmp_9_reg_2532[6]_i_20_n_0 ,\tmp_9_reg_2532[6]_i_21_n_0 ,\tmp_9_reg_2532[6]_i_22_n_0 ,\tmp_9_reg_2532[6]_i_23_n_0 ,\tmp_9_reg_2532[6]_i_24_n_0 ,mul_ln43_1_fu_1037_p2[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_9_reg_2532_reg[6]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_9_reg_2532_reg[6]_i_2_n_0 ,\tmp_9_reg_2532_reg[6]_i_2_n_1 ,\tmp_9_reg_2532_reg[6]_i_2_n_2 ,\tmp_9_reg_2532_reg[6]_i_2_n_3 ,\tmp_9_reg_2532_reg[6]_i_2_n_4 ,\tmp_9_reg_2532_reg[6]_i_2_n_5 ,\tmp_9_reg_2532_reg[6]_i_2_n_6 ,\tmp_9_reg_2532_reg[6]_i_2_n_7 }),
        .DI({add_ln43_fu_1346_p2[26:20],1'b0}),
        .O({add_ln43_1_fu_1375_p2[26:20],\NLW_tmp_9_reg_2532_reg[6]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_9_reg_2532[6]_i_11_n_0 ,\tmp_9_reg_2532[6]_i_12_n_0 ,\tmp_9_reg_2532[6]_i_13_n_0 ,\tmp_9_reg_2532[6]_i_14_n_0 ,\tmp_9_reg_2532[6]_i_15_n_0 ,\tmp_9_reg_2532[6]_i_16_n_0 ,\tmp_9_reg_2532[6]_i_17_n_0 ,mul_ln43_2_fu_1041_p2[0]}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_5_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28],q00[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_q0[28],input_A_q0[28],input_A_q0[28],input_A_q0[28],input_A_q0[28],input_A_q0[28],input_A_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_q0[28],input_A_q0[28],input_A_q0[28],input_A_q0[28],input_A_q0[28],input_A_q0[28],input_A_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({shl_ln_fu_1338_p3[23:20],NLW_tmp_product_carry_O_UNCONNECTED[3:0]}),
        .S({tmp_product_carry_i_1_n_0,tmp_product_carry_i_2_n_0,tmp_product_carry_i_3_n_0,tmp_product_carry_i_4_n_0,tmp_product_carry_i_5_n_0,tmp_product_carry_i_6_n_0,tmp_product_carry_i_7_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(shl_ln_fu_1338_p3[31:24]),
        .S({tmp_product_carry__0_i_1_n_0,tmp_product_carry__0_i_2_n_0,tmp_product_carry__0_i_3_n_0,tmp_product_carry__0_i_4_n_0,tmp_product_carry__0_i_5_n_0,tmp_product_carry__0_i_6_n_0,tmp_product_carry__0_i_7_n_0,tmp_product_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(shl_ln_fu_1338_p3[39:32]),
        .S({tmp_product_carry__1_i_1_n_0,tmp_product_carry__1_i_2_n_0,tmp_product_carry__1_i_3_n_0,tmp_product_carry__1_i_4_n_0,tmp_product_carry__1_i_5_n_0,tmp_product_carry__1_i_6_n_0,tmp_product_carry__1_i_7_n_0,tmp_product_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(shl_ln_fu_1338_p3[47:40]),
        .S({tmp_product_carry__2_i_1_n_0,tmp_product_carry__2_i_2_n_0,tmp_product_carry__2_i_3_n_0,tmp_product_carry__2_i_4_n_0,tmp_product_carry__2_i_5_n_0,tmp_product_carry__2_i_6_n_0,tmp_product_carry__2_i_7_n_0,tmp_product_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],shl_ln_fu_1338_p3[48]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_77
   (mul_ln43_1_fu_1037_p2,
    CEB2,
    input_B_5_ce0,
    ap_clk,
    DSP_ALU_INST,
    input_A_1_q0);
  output [29:0]mul_ln43_1_fu_1037_p2;
  input CEB2;
  input input_B_5_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST;
  input [28:0]input_A_1_q0;

  wire CEB2;
  wire [28:0]DSP_ALU_INST;
  wire ap_clk;
  wire [28:0]input_A_1_q0;
  wire input_B_5_ce0;
  wire [29:0]mul_ln43_1_fu_1037_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__0_n_0;
  wire tmp_product_carry__0_i_2__0_n_0;
  wire tmp_product_carry__0_i_3__0_n_0;
  wire tmp_product_carry__0_i_4__0_n_0;
  wire tmp_product_carry__0_i_5__0_n_0;
  wire tmp_product_carry__0_i_6__0_n_0;
  wire tmp_product_carry__0_i_7__0_n_0;
  wire tmp_product_carry__0_i_8__0_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__0_n_0;
  wire tmp_product_carry__1_i_2__0_n_0;
  wire tmp_product_carry__1_i_3__0_n_0;
  wire tmp_product_carry__1_i_4__0_n_0;
  wire tmp_product_carry__1_i_5__0_n_0;
  wire tmp_product_carry__1_i_6__0_n_0;
  wire tmp_product_carry__1_i_7__0_n_0;
  wire tmp_product_carry__1_i_8__0_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__0_n_0;
  wire tmp_product_carry__2_i_2__0_n_0;
  wire tmp_product_carry__2_i_3__0_n_0;
  wire tmp_product_carry__2_i_4__0_n_0;
  wire tmp_product_carry__2_i_5__0_n_0;
  wire tmp_product_carry__2_i_6__0_n_0;
  wire tmp_product_carry__2_i_7__0_n_0;
  wire tmp_product_carry__2_i_8__0_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__0_n_0;
  wire tmp_product_carry_i_1__0_n_0;
  wire tmp_product_carry_i_2__0_n_0;
  wire tmp_product_carry_i_3__0_n_0;
  wire tmp_product_carry_i_4__0_n_0;
  wire tmp_product_carry_i_5__0_n_0;
  wire tmp_product_carry_i_6__0_n_0;
  wire tmp_product_carry_i_7__0_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_1_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_5_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_1_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28],input_A_1_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_1_fu_1037_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__0_n_0,tmp_product_carry_i_2__0_n_0,tmp_product_carry_i_3__0_n_0,tmp_product_carry_i_4__0_n_0,tmp_product_carry_i_5__0_n_0,tmp_product_carry_i_6__0_n_0,tmp_product_carry_i_7__0_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_1_fu_1037_p2[12:5]),
        .S({tmp_product_carry__0_i_1__0_n_0,tmp_product_carry__0_i_2__0_n_0,tmp_product_carry__0_i_3__0_n_0,tmp_product_carry__0_i_4__0_n_0,tmp_product_carry__0_i_5__0_n_0,tmp_product_carry__0_i_6__0_n_0,tmp_product_carry__0_i_7__0_n_0,tmp_product_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__0
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__0
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__0
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__0
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__0
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__0
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__0
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__0
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_1_fu_1037_p2[20:13]),
        .S({tmp_product_carry__1_i_1__0_n_0,tmp_product_carry__1_i_2__0_n_0,tmp_product_carry__1_i_3__0_n_0,tmp_product_carry__1_i_4__0_n_0,tmp_product_carry__1_i_5__0_n_0,tmp_product_carry__1_i_6__0_n_0,tmp_product_carry__1_i_7__0_n_0,tmp_product_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__0
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__0
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__0
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__0
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__0
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__0
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__0
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__0
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_1_fu_1037_p2[28:21]),
        .S({tmp_product_carry__2_i_1__0_n_0,tmp_product_carry__2_i_2__0_n_0,tmp_product_carry__2_i_3__0_n_0,tmp_product_carry__2_i_4__0_n_0,tmp_product_carry__2_i_5__0_n_0,tmp_product_carry__2_i_6__0_n_0,tmp_product_carry__2_i_7__0_n_0,tmp_product_carry__2_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__0
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__0
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__0
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__0
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__0
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__0
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__0
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__0
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_1_fu_1037_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__0
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__0
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__0
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__0
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__0
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__0
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__0
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__0
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__0_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_78
   (mul_ln43_2_fu_1041_p2,
    CEB2,
    input_B_5_ce0,
    ap_clk,
    DSP_ALU_INST,
    input_A_2_q0);
  output [29:0]mul_ln43_2_fu_1041_p2;
  input CEB2;
  input input_B_5_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST;
  input [28:0]input_A_2_q0;

  wire CEB2;
  wire [28:0]DSP_ALU_INST;
  wire ap_clk;
  wire [28:0]input_A_2_q0;
  wire input_B_5_ce0;
  wire [29:0]mul_ln43_2_fu_1041_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__1_n_0;
  wire tmp_product_carry__0_i_2__1_n_0;
  wire tmp_product_carry__0_i_3__1_n_0;
  wire tmp_product_carry__0_i_4__1_n_0;
  wire tmp_product_carry__0_i_5__1_n_0;
  wire tmp_product_carry__0_i_6__1_n_0;
  wire tmp_product_carry__0_i_7__1_n_0;
  wire tmp_product_carry__0_i_8__1_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__1_n_0;
  wire tmp_product_carry__1_i_2__1_n_0;
  wire tmp_product_carry__1_i_3__1_n_0;
  wire tmp_product_carry__1_i_4__1_n_0;
  wire tmp_product_carry__1_i_5__1_n_0;
  wire tmp_product_carry__1_i_6__1_n_0;
  wire tmp_product_carry__1_i_7__1_n_0;
  wire tmp_product_carry__1_i_8__1_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__1_n_0;
  wire tmp_product_carry__2_i_2__1_n_0;
  wire tmp_product_carry__2_i_3__1_n_0;
  wire tmp_product_carry__2_i_4__1_n_0;
  wire tmp_product_carry__2_i_5__1_n_0;
  wire tmp_product_carry__2_i_6__1_n_0;
  wire tmp_product_carry__2_i_7__1_n_0;
  wire tmp_product_carry__2_i_8__1_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__1_n_0;
  wire tmp_product_carry_i_1__1_n_0;
  wire tmp_product_carry_i_2__1_n_0;
  wire tmp_product_carry_i_3__1_n_0;
  wire tmp_product_carry_i_4__1_n_0;
  wire tmp_product_carry_i_5__1_n_0;
  wire tmp_product_carry_i_6__1_n_0;
  wire tmp_product_carry_i_7__1_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_2_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_5_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_2_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28],input_A_2_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_2_fu_1041_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__1_n_0,tmp_product_carry_i_2__1_n_0,tmp_product_carry_i_3__1_n_0,tmp_product_carry_i_4__1_n_0,tmp_product_carry_i_5__1_n_0,tmp_product_carry_i_6__1_n_0,tmp_product_carry_i_7__1_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_2_fu_1041_p2[12:5]),
        .S({tmp_product_carry__0_i_1__1_n_0,tmp_product_carry__0_i_2__1_n_0,tmp_product_carry__0_i_3__1_n_0,tmp_product_carry__0_i_4__1_n_0,tmp_product_carry__0_i_5__1_n_0,tmp_product_carry__0_i_6__1_n_0,tmp_product_carry__0_i_7__1_n_0,tmp_product_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__1
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__1
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__1
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__1
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__1
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__1
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__1
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__1
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_2_fu_1041_p2[20:13]),
        .S({tmp_product_carry__1_i_1__1_n_0,tmp_product_carry__1_i_2__1_n_0,tmp_product_carry__1_i_3__1_n_0,tmp_product_carry__1_i_4__1_n_0,tmp_product_carry__1_i_5__1_n_0,tmp_product_carry__1_i_6__1_n_0,tmp_product_carry__1_i_7__1_n_0,tmp_product_carry__1_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__1
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__1
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__1
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__1
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__1
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__1
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__1
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__1
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_2_fu_1041_p2[28:21]),
        .S({tmp_product_carry__2_i_1__1_n_0,tmp_product_carry__2_i_2__1_n_0,tmp_product_carry__2_i_3__1_n_0,tmp_product_carry__2_i_4__1_n_0,tmp_product_carry__2_i_5__1_n_0,tmp_product_carry__2_i_6__1_n_0,tmp_product_carry__2_i_7__1_n_0,tmp_product_carry__2_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__1
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__1
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__1
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__1
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__1
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__1
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__1
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__1
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_2_fu_1041_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__1
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__1
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__1
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__1
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__1
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__1
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__1
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__1
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__1_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_79
   (mul_ln43_3_fu_1045_p2,
    CEB2,
    input_B_5_ce0,
    ap_clk,
    DSP_ALU_INST,
    input_A_3_q0);
  output [29:0]mul_ln43_3_fu_1045_p2;
  input CEB2;
  input input_B_5_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST;
  input [28:0]input_A_3_q0;

  wire CEB2;
  wire [28:0]DSP_ALU_INST;
  wire ap_clk;
  wire [28:0]input_A_3_q0;
  wire input_B_5_ce0;
  wire [29:0]mul_ln43_3_fu_1045_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__2_n_0;
  wire tmp_product_carry__0_i_2__2_n_0;
  wire tmp_product_carry__0_i_3__2_n_0;
  wire tmp_product_carry__0_i_4__2_n_0;
  wire tmp_product_carry__0_i_5__2_n_0;
  wire tmp_product_carry__0_i_6__2_n_0;
  wire tmp_product_carry__0_i_7__2_n_0;
  wire tmp_product_carry__0_i_8__2_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__2_n_0;
  wire tmp_product_carry__1_i_2__2_n_0;
  wire tmp_product_carry__1_i_3__2_n_0;
  wire tmp_product_carry__1_i_4__2_n_0;
  wire tmp_product_carry__1_i_5__2_n_0;
  wire tmp_product_carry__1_i_6__2_n_0;
  wire tmp_product_carry__1_i_7__2_n_0;
  wire tmp_product_carry__1_i_8__2_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__2_n_0;
  wire tmp_product_carry__2_i_2__2_n_0;
  wire tmp_product_carry__2_i_3__2_n_0;
  wire tmp_product_carry__2_i_4__2_n_0;
  wire tmp_product_carry__2_i_5__2_n_0;
  wire tmp_product_carry__2_i_6__2_n_0;
  wire tmp_product_carry__2_i_7__2_n_0;
  wire tmp_product_carry__2_i_8__2_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__2_n_0;
  wire tmp_product_carry_i_1__2_n_0;
  wire tmp_product_carry_i_2__2_n_0;
  wire tmp_product_carry_i_3__2_n_0;
  wire tmp_product_carry_i_4__2_n_0;
  wire tmp_product_carry_i_5__2_n_0;
  wire tmp_product_carry_i_6__2_n_0;
  wire tmp_product_carry_i_7__2_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_3_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_5_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_3_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28],input_A_3_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_3_fu_1045_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__2_n_0,tmp_product_carry_i_2__2_n_0,tmp_product_carry_i_3__2_n_0,tmp_product_carry_i_4__2_n_0,tmp_product_carry_i_5__2_n_0,tmp_product_carry_i_6__2_n_0,tmp_product_carry_i_7__2_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_3_fu_1045_p2[12:5]),
        .S({tmp_product_carry__0_i_1__2_n_0,tmp_product_carry__0_i_2__2_n_0,tmp_product_carry__0_i_3__2_n_0,tmp_product_carry__0_i_4__2_n_0,tmp_product_carry__0_i_5__2_n_0,tmp_product_carry__0_i_6__2_n_0,tmp_product_carry__0_i_7__2_n_0,tmp_product_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__2
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__2
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__2
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__2
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__2
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__2
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__2
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__2
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_3_fu_1045_p2[20:13]),
        .S({tmp_product_carry__1_i_1__2_n_0,tmp_product_carry__1_i_2__2_n_0,tmp_product_carry__1_i_3__2_n_0,tmp_product_carry__1_i_4__2_n_0,tmp_product_carry__1_i_5__2_n_0,tmp_product_carry__1_i_6__2_n_0,tmp_product_carry__1_i_7__2_n_0,tmp_product_carry__1_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__2
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__2
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__2
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__2
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__2
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__2
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__2
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__2
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_3_fu_1045_p2[28:21]),
        .S({tmp_product_carry__2_i_1__2_n_0,tmp_product_carry__2_i_2__2_n_0,tmp_product_carry__2_i_3__2_n_0,tmp_product_carry__2_i_4__2_n_0,tmp_product_carry__2_i_5__2_n_0,tmp_product_carry__2_i_6__2_n_0,tmp_product_carry__2_i_7__2_n_0,tmp_product_carry__2_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__2
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__2
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__2
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__2
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__2
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__2
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__2
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__2
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_3_fu_1045_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__2
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__2
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__2
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__2
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__2
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__2
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__2
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__2
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__2_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_80
   (dout,
    CEB2,
    input_B_5_ce0,
    ap_clk,
    DSP_ALU_INST,
    din1);
  output [29:0]dout;
  input CEB2;
  input input_B_5_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST;
  input [28:0]din1;

  wire CEB2;
  wire [28:0]DSP_ALU_INST;
  wire ap_clk;
  wire [28:0]din1;
  wire [29:0]dout;
  wire input_B_5_ce0;
  wire \mul_ln43_4_reg_2527[23]_i_2_n_0 ;
  wire \mul_ln43_4_reg_2527[23]_i_3_n_0 ;
  wire \mul_ln43_4_reg_2527[23]_i_4_n_0 ;
  wire \mul_ln43_4_reg_2527[23]_i_5_n_0 ;
  wire \mul_ln43_4_reg_2527[23]_i_6_n_0 ;
  wire \mul_ln43_4_reg_2527[23]_i_7_n_0 ;
  wire \mul_ln43_4_reg_2527[23]_i_8_n_0 ;
  wire \mul_ln43_4_reg_2527[31]_i_2_n_0 ;
  wire \mul_ln43_4_reg_2527[31]_i_3_n_0 ;
  wire \mul_ln43_4_reg_2527[31]_i_4_n_0 ;
  wire \mul_ln43_4_reg_2527[31]_i_5_n_0 ;
  wire \mul_ln43_4_reg_2527[31]_i_6_n_0 ;
  wire \mul_ln43_4_reg_2527[31]_i_7_n_0 ;
  wire \mul_ln43_4_reg_2527[31]_i_8_n_0 ;
  wire \mul_ln43_4_reg_2527[31]_i_9_n_0 ;
  wire \mul_ln43_4_reg_2527[39]_i_2_n_0 ;
  wire \mul_ln43_4_reg_2527[39]_i_3_n_0 ;
  wire \mul_ln43_4_reg_2527[39]_i_4_n_0 ;
  wire \mul_ln43_4_reg_2527[39]_i_5_n_0 ;
  wire \mul_ln43_4_reg_2527[39]_i_6_n_0 ;
  wire \mul_ln43_4_reg_2527[39]_i_7_n_0 ;
  wire \mul_ln43_4_reg_2527[39]_i_8_n_0 ;
  wire \mul_ln43_4_reg_2527[39]_i_9_n_0 ;
  wire \mul_ln43_4_reg_2527[47]_i_2_n_0 ;
  wire \mul_ln43_4_reg_2527[47]_i_3_n_0 ;
  wire \mul_ln43_4_reg_2527[47]_i_4_n_0 ;
  wire \mul_ln43_4_reg_2527[47]_i_5_n_0 ;
  wire \mul_ln43_4_reg_2527[47]_i_6_n_0 ;
  wire \mul_ln43_4_reg_2527[47]_i_7_n_0 ;
  wire \mul_ln43_4_reg_2527[47]_i_8_n_0 ;
  wire \mul_ln43_4_reg_2527[47]_i_9_n_0 ;
  wire \mul_ln43_4_reg_2527[48]_i_2_n_0 ;
  wire \mul_ln43_4_reg_2527_reg[23]_i_1_n_0 ;
  wire \mul_ln43_4_reg_2527_reg[23]_i_1_n_1 ;
  wire \mul_ln43_4_reg_2527_reg[23]_i_1_n_2 ;
  wire \mul_ln43_4_reg_2527_reg[23]_i_1_n_3 ;
  wire \mul_ln43_4_reg_2527_reg[23]_i_1_n_4 ;
  wire \mul_ln43_4_reg_2527_reg[23]_i_1_n_5 ;
  wire \mul_ln43_4_reg_2527_reg[23]_i_1_n_6 ;
  wire \mul_ln43_4_reg_2527_reg[23]_i_1_n_7 ;
  wire \mul_ln43_4_reg_2527_reg[31]_i_1_n_0 ;
  wire \mul_ln43_4_reg_2527_reg[31]_i_1_n_1 ;
  wire \mul_ln43_4_reg_2527_reg[31]_i_1_n_2 ;
  wire \mul_ln43_4_reg_2527_reg[31]_i_1_n_3 ;
  wire \mul_ln43_4_reg_2527_reg[31]_i_1_n_4 ;
  wire \mul_ln43_4_reg_2527_reg[31]_i_1_n_5 ;
  wire \mul_ln43_4_reg_2527_reg[31]_i_1_n_6 ;
  wire \mul_ln43_4_reg_2527_reg[31]_i_1_n_7 ;
  wire \mul_ln43_4_reg_2527_reg[39]_i_1_n_0 ;
  wire \mul_ln43_4_reg_2527_reg[39]_i_1_n_1 ;
  wire \mul_ln43_4_reg_2527_reg[39]_i_1_n_2 ;
  wire \mul_ln43_4_reg_2527_reg[39]_i_1_n_3 ;
  wire \mul_ln43_4_reg_2527_reg[39]_i_1_n_4 ;
  wire \mul_ln43_4_reg_2527_reg[39]_i_1_n_5 ;
  wire \mul_ln43_4_reg_2527_reg[39]_i_1_n_6 ;
  wire \mul_ln43_4_reg_2527_reg[39]_i_1_n_7 ;
  wire \mul_ln43_4_reg_2527_reg[47]_i_1_n_0 ;
  wire \mul_ln43_4_reg_2527_reg[47]_i_1_n_1 ;
  wire \mul_ln43_4_reg_2527_reg[47]_i_1_n_2 ;
  wire \mul_ln43_4_reg_2527_reg[47]_i_1_n_3 ;
  wire \mul_ln43_4_reg_2527_reg[47]_i_1_n_4 ;
  wire \mul_ln43_4_reg_2527_reg[47]_i_1_n_5 ;
  wire \mul_ln43_4_reg_2527_reg[47]_i_1_n_6 ;
  wire \mul_ln43_4_reg_2527_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_4_reg_2527_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_4_reg_2527_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_4_reg_2527_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_4_reg_2527[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_4_reg_2527[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_4_reg_2527[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_4_reg_2527[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_4_reg_2527[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_4_reg_2527[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_4_reg_2527[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_4_reg_2527[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_4_reg_2527[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_4_reg_2527[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_4_reg_2527[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_4_reg_2527[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_4_reg_2527[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_4_reg_2527[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_4_reg_2527[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_4_reg_2527[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_4_reg_2527[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_4_reg_2527[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_4_reg_2527[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_4_reg_2527[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_4_reg_2527[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_4_reg_2527[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_4_reg_2527[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_4_reg_2527[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_4_reg_2527[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_4_reg_2527[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_4_reg_2527[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_4_reg_2527[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_4_reg_2527[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_4_reg_2527[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_4_reg_2527[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_4_reg_2527[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_4_reg_2527[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_4_reg_2527_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_4_reg_2527_reg[23]_i_1_n_0 ,\mul_ln43_4_reg_2527_reg[23]_i_1_n_1 ,\mul_ln43_4_reg_2527_reg[23]_i_1_n_2 ,\mul_ln43_4_reg_2527_reg[23]_i_1_n_3 ,\mul_ln43_4_reg_2527_reg[23]_i_1_n_4 ,\mul_ln43_4_reg_2527_reg[23]_i_1_n_5 ,\mul_ln43_4_reg_2527_reg[23]_i_1_n_6 ,\mul_ln43_4_reg_2527_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_4_reg_2527_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_4_reg_2527[23]_i_2_n_0 ,\mul_ln43_4_reg_2527[23]_i_3_n_0 ,\mul_ln43_4_reg_2527[23]_i_4_n_0 ,\mul_ln43_4_reg_2527[23]_i_5_n_0 ,\mul_ln43_4_reg_2527[23]_i_6_n_0 ,\mul_ln43_4_reg_2527[23]_i_7_n_0 ,\mul_ln43_4_reg_2527[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_4_reg_2527_reg[31]_i_1 
       (.CI(\mul_ln43_4_reg_2527_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_4_reg_2527_reg[31]_i_1_n_0 ,\mul_ln43_4_reg_2527_reg[31]_i_1_n_1 ,\mul_ln43_4_reg_2527_reg[31]_i_1_n_2 ,\mul_ln43_4_reg_2527_reg[31]_i_1_n_3 ,\mul_ln43_4_reg_2527_reg[31]_i_1_n_4 ,\mul_ln43_4_reg_2527_reg[31]_i_1_n_5 ,\mul_ln43_4_reg_2527_reg[31]_i_1_n_6 ,\mul_ln43_4_reg_2527_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_4_reg_2527[31]_i_2_n_0 ,\mul_ln43_4_reg_2527[31]_i_3_n_0 ,\mul_ln43_4_reg_2527[31]_i_4_n_0 ,\mul_ln43_4_reg_2527[31]_i_5_n_0 ,\mul_ln43_4_reg_2527[31]_i_6_n_0 ,\mul_ln43_4_reg_2527[31]_i_7_n_0 ,\mul_ln43_4_reg_2527[31]_i_8_n_0 ,\mul_ln43_4_reg_2527[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_4_reg_2527_reg[39]_i_1 
       (.CI(\mul_ln43_4_reg_2527_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_4_reg_2527_reg[39]_i_1_n_0 ,\mul_ln43_4_reg_2527_reg[39]_i_1_n_1 ,\mul_ln43_4_reg_2527_reg[39]_i_1_n_2 ,\mul_ln43_4_reg_2527_reg[39]_i_1_n_3 ,\mul_ln43_4_reg_2527_reg[39]_i_1_n_4 ,\mul_ln43_4_reg_2527_reg[39]_i_1_n_5 ,\mul_ln43_4_reg_2527_reg[39]_i_1_n_6 ,\mul_ln43_4_reg_2527_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_4_reg_2527[39]_i_2_n_0 ,\mul_ln43_4_reg_2527[39]_i_3_n_0 ,\mul_ln43_4_reg_2527[39]_i_4_n_0 ,\mul_ln43_4_reg_2527[39]_i_5_n_0 ,\mul_ln43_4_reg_2527[39]_i_6_n_0 ,\mul_ln43_4_reg_2527[39]_i_7_n_0 ,\mul_ln43_4_reg_2527[39]_i_8_n_0 ,\mul_ln43_4_reg_2527[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_4_reg_2527_reg[47]_i_1 
       (.CI(\mul_ln43_4_reg_2527_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_4_reg_2527_reg[47]_i_1_n_0 ,\mul_ln43_4_reg_2527_reg[47]_i_1_n_1 ,\mul_ln43_4_reg_2527_reg[47]_i_1_n_2 ,\mul_ln43_4_reg_2527_reg[47]_i_1_n_3 ,\mul_ln43_4_reg_2527_reg[47]_i_1_n_4 ,\mul_ln43_4_reg_2527_reg[47]_i_1_n_5 ,\mul_ln43_4_reg_2527_reg[47]_i_1_n_6 ,\mul_ln43_4_reg_2527_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_4_reg_2527[47]_i_2_n_0 ,\mul_ln43_4_reg_2527[47]_i_3_n_0 ,\mul_ln43_4_reg_2527[47]_i_4_n_0 ,\mul_ln43_4_reg_2527[47]_i_5_n_0 ,\mul_ln43_4_reg_2527[47]_i_6_n_0 ,\mul_ln43_4_reg_2527[47]_i_7_n_0 ,\mul_ln43_4_reg_2527[47]_i_8_n_0 ,\mul_ln43_4_reg_2527[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_4_reg_2527_reg[48]_i_1 
       (.CI(\mul_ln43_4_reg_2527_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_4_reg_2527_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_4_reg_2527_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_4_reg_2527[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_5_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({din1[28],din1[28],din1[28],din1[28],din1[28],din1[28],din1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,din1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({din1[28],din1[28],din1[28],din1[28],din1[28],din1[28],din1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_81
   (dout,
    CEB2,
    input_B_5_ce0,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0);
  output [29:0]dout;
  input CEB2;
  input input_B_5_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST;
  input [28:0]DSP_ALU_INST_0;

  wire CEB2;
  wire [28:0]DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_5_ce0;
  wire \mul_ln43_5_reg_2537[23]_i_2_n_0 ;
  wire \mul_ln43_5_reg_2537[23]_i_3_n_0 ;
  wire \mul_ln43_5_reg_2537[23]_i_4_n_0 ;
  wire \mul_ln43_5_reg_2537[23]_i_5_n_0 ;
  wire \mul_ln43_5_reg_2537[23]_i_6_n_0 ;
  wire \mul_ln43_5_reg_2537[23]_i_7_n_0 ;
  wire \mul_ln43_5_reg_2537[23]_i_8_n_0 ;
  wire \mul_ln43_5_reg_2537[31]_i_2_n_0 ;
  wire \mul_ln43_5_reg_2537[31]_i_3_n_0 ;
  wire \mul_ln43_5_reg_2537[31]_i_4_n_0 ;
  wire \mul_ln43_5_reg_2537[31]_i_5_n_0 ;
  wire \mul_ln43_5_reg_2537[31]_i_6_n_0 ;
  wire \mul_ln43_5_reg_2537[31]_i_7_n_0 ;
  wire \mul_ln43_5_reg_2537[31]_i_8_n_0 ;
  wire \mul_ln43_5_reg_2537[31]_i_9_n_0 ;
  wire \mul_ln43_5_reg_2537[39]_i_2_n_0 ;
  wire \mul_ln43_5_reg_2537[39]_i_3_n_0 ;
  wire \mul_ln43_5_reg_2537[39]_i_4_n_0 ;
  wire \mul_ln43_5_reg_2537[39]_i_5_n_0 ;
  wire \mul_ln43_5_reg_2537[39]_i_6_n_0 ;
  wire \mul_ln43_5_reg_2537[39]_i_7_n_0 ;
  wire \mul_ln43_5_reg_2537[39]_i_8_n_0 ;
  wire \mul_ln43_5_reg_2537[39]_i_9_n_0 ;
  wire \mul_ln43_5_reg_2537[47]_i_2_n_0 ;
  wire \mul_ln43_5_reg_2537[47]_i_3_n_0 ;
  wire \mul_ln43_5_reg_2537[47]_i_4_n_0 ;
  wire \mul_ln43_5_reg_2537[47]_i_5_n_0 ;
  wire \mul_ln43_5_reg_2537[47]_i_6_n_0 ;
  wire \mul_ln43_5_reg_2537[47]_i_7_n_0 ;
  wire \mul_ln43_5_reg_2537[47]_i_8_n_0 ;
  wire \mul_ln43_5_reg_2537[47]_i_9_n_0 ;
  wire \mul_ln43_5_reg_2537[48]_i_2_n_0 ;
  wire \mul_ln43_5_reg_2537_reg[23]_i_1_n_0 ;
  wire \mul_ln43_5_reg_2537_reg[23]_i_1_n_1 ;
  wire \mul_ln43_5_reg_2537_reg[23]_i_1_n_2 ;
  wire \mul_ln43_5_reg_2537_reg[23]_i_1_n_3 ;
  wire \mul_ln43_5_reg_2537_reg[23]_i_1_n_4 ;
  wire \mul_ln43_5_reg_2537_reg[23]_i_1_n_5 ;
  wire \mul_ln43_5_reg_2537_reg[23]_i_1_n_6 ;
  wire \mul_ln43_5_reg_2537_reg[23]_i_1_n_7 ;
  wire \mul_ln43_5_reg_2537_reg[31]_i_1_n_0 ;
  wire \mul_ln43_5_reg_2537_reg[31]_i_1_n_1 ;
  wire \mul_ln43_5_reg_2537_reg[31]_i_1_n_2 ;
  wire \mul_ln43_5_reg_2537_reg[31]_i_1_n_3 ;
  wire \mul_ln43_5_reg_2537_reg[31]_i_1_n_4 ;
  wire \mul_ln43_5_reg_2537_reg[31]_i_1_n_5 ;
  wire \mul_ln43_5_reg_2537_reg[31]_i_1_n_6 ;
  wire \mul_ln43_5_reg_2537_reg[31]_i_1_n_7 ;
  wire \mul_ln43_5_reg_2537_reg[39]_i_1_n_0 ;
  wire \mul_ln43_5_reg_2537_reg[39]_i_1_n_1 ;
  wire \mul_ln43_5_reg_2537_reg[39]_i_1_n_2 ;
  wire \mul_ln43_5_reg_2537_reg[39]_i_1_n_3 ;
  wire \mul_ln43_5_reg_2537_reg[39]_i_1_n_4 ;
  wire \mul_ln43_5_reg_2537_reg[39]_i_1_n_5 ;
  wire \mul_ln43_5_reg_2537_reg[39]_i_1_n_6 ;
  wire \mul_ln43_5_reg_2537_reg[39]_i_1_n_7 ;
  wire \mul_ln43_5_reg_2537_reg[47]_i_1_n_0 ;
  wire \mul_ln43_5_reg_2537_reg[47]_i_1_n_1 ;
  wire \mul_ln43_5_reg_2537_reg[47]_i_1_n_2 ;
  wire \mul_ln43_5_reg_2537_reg[47]_i_1_n_3 ;
  wire \mul_ln43_5_reg_2537_reg[47]_i_1_n_4 ;
  wire \mul_ln43_5_reg_2537_reg[47]_i_1_n_5 ;
  wire \mul_ln43_5_reg_2537_reg[47]_i_1_n_6 ;
  wire \mul_ln43_5_reg_2537_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_5_reg_2537_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_5_reg_2537_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_5_reg_2537_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_5_reg_2537[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_5_reg_2537[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_5_reg_2537[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_5_reg_2537[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_5_reg_2537[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_5_reg_2537[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_5_reg_2537[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_5_reg_2537[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_5_reg_2537[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_5_reg_2537[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_5_reg_2537[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_5_reg_2537[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_5_reg_2537[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_5_reg_2537[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_5_reg_2537[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_5_reg_2537[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_5_reg_2537[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_5_reg_2537[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_5_reg_2537[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_5_reg_2537[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_5_reg_2537[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_5_reg_2537[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_5_reg_2537[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_5_reg_2537[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_5_reg_2537[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_5_reg_2537[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_5_reg_2537[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_5_reg_2537[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_5_reg_2537[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_5_reg_2537[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_5_reg_2537[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_5_reg_2537[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_5_reg_2537[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_5_reg_2537_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_5_reg_2537_reg[23]_i_1_n_0 ,\mul_ln43_5_reg_2537_reg[23]_i_1_n_1 ,\mul_ln43_5_reg_2537_reg[23]_i_1_n_2 ,\mul_ln43_5_reg_2537_reg[23]_i_1_n_3 ,\mul_ln43_5_reg_2537_reg[23]_i_1_n_4 ,\mul_ln43_5_reg_2537_reg[23]_i_1_n_5 ,\mul_ln43_5_reg_2537_reg[23]_i_1_n_6 ,\mul_ln43_5_reg_2537_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_5_reg_2537_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_5_reg_2537[23]_i_2_n_0 ,\mul_ln43_5_reg_2537[23]_i_3_n_0 ,\mul_ln43_5_reg_2537[23]_i_4_n_0 ,\mul_ln43_5_reg_2537[23]_i_5_n_0 ,\mul_ln43_5_reg_2537[23]_i_6_n_0 ,\mul_ln43_5_reg_2537[23]_i_7_n_0 ,\mul_ln43_5_reg_2537[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_5_reg_2537_reg[31]_i_1 
       (.CI(\mul_ln43_5_reg_2537_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_5_reg_2537_reg[31]_i_1_n_0 ,\mul_ln43_5_reg_2537_reg[31]_i_1_n_1 ,\mul_ln43_5_reg_2537_reg[31]_i_1_n_2 ,\mul_ln43_5_reg_2537_reg[31]_i_1_n_3 ,\mul_ln43_5_reg_2537_reg[31]_i_1_n_4 ,\mul_ln43_5_reg_2537_reg[31]_i_1_n_5 ,\mul_ln43_5_reg_2537_reg[31]_i_1_n_6 ,\mul_ln43_5_reg_2537_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_5_reg_2537[31]_i_2_n_0 ,\mul_ln43_5_reg_2537[31]_i_3_n_0 ,\mul_ln43_5_reg_2537[31]_i_4_n_0 ,\mul_ln43_5_reg_2537[31]_i_5_n_0 ,\mul_ln43_5_reg_2537[31]_i_6_n_0 ,\mul_ln43_5_reg_2537[31]_i_7_n_0 ,\mul_ln43_5_reg_2537[31]_i_8_n_0 ,\mul_ln43_5_reg_2537[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_5_reg_2537_reg[39]_i_1 
       (.CI(\mul_ln43_5_reg_2537_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_5_reg_2537_reg[39]_i_1_n_0 ,\mul_ln43_5_reg_2537_reg[39]_i_1_n_1 ,\mul_ln43_5_reg_2537_reg[39]_i_1_n_2 ,\mul_ln43_5_reg_2537_reg[39]_i_1_n_3 ,\mul_ln43_5_reg_2537_reg[39]_i_1_n_4 ,\mul_ln43_5_reg_2537_reg[39]_i_1_n_5 ,\mul_ln43_5_reg_2537_reg[39]_i_1_n_6 ,\mul_ln43_5_reg_2537_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_5_reg_2537[39]_i_2_n_0 ,\mul_ln43_5_reg_2537[39]_i_3_n_0 ,\mul_ln43_5_reg_2537[39]_i_4_n_0 ,\mul_ln43_5_reg_2537[39]_i_5_n_0 ,\mul_ln43_5_reg_2537[39]_i_6_n_0 ,\mul_ln43_5_reg_2537[39]_i_7_n_0 ,\mul_ln43_5_reg_2537[39]_i_8_n_0 ,\mul_ln43_5_reg_2537[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_5_reg_2537_reg[47]_i_1 
       (.CI(\mul_ln43_5_reg_2537_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_5_reg_2537_reg[47]_i_1_n_0 ,\mul_ln43_5_reg_2537_reg[47]_i_1_n_1 ,\mul_ln43_5_reg_2537_reg[47]_i_1_n_2 ,\mul_ln43_5_reg_2537_reg[47]_i_1_n_3 ,\mul_ln43_5_reg_2537_reg[47]_i_1_n_4 ,\mul_ln43_5_reg_2537_reg[47]_i_1_n_5 ,\mul_ln43_5_reg_2537_reg[47]_i_1_n_6 ,\mul_ln43_5_reg_2537_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_5_reg_2537[47]_i_2_n_0 ,\mul_ln43_5_reg_2537[47]_i_3_n_0 ,\mul_ln43_5_reg_2537[47]_i_4_n_0 ,\mul_ln43_5_reg_2537[47]_i_5_n_0 ,\mul_ln43_5_reg_2537[47]_i_6_n_0 ,\mul_ln43_5_reg_2537[47]_i_7_n_0 ,\mul_ln43_5_reg_2537[47]_i_8_n_0 ,\mul_ln43_5_reg_2537[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_5_reg_2537_reg[48]_i_1 
       (.CI(\mul_ln43_5_reg_2537_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_5_reg_2537_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_5_reg_2537_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_5_reg_2537[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_5_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28],DSP_ALU_INST[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_5_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_82
   (D,
    DSP_ALU_INST,
    input_B_11_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_6_q0,
    add_ln43_4_fu_1490_p2,
    mul_ln43_7_fu_1061_p2,
    mul_ln43_8_fu_1065_p2);
  output [28:0]D;
  input DSP_ALU_INST;
  input input_B_11_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_6_q0;
  input [28:0]add_ln43_4_fu_1490_p2;
  input [29:0]mul_ln43_7_fu_1061_p2;
  input [29:0]mul_ln43_8_fu_1065_p2;

  wire [28:0]D;
  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]add_ln43_4_fu_1490_p2;
  wire [48:20]add_ln43_5_fu_1518_p2;
  wire [48:20]add_ln43_6_fu_1547_p2;
  wire ap_clk;
  wire [28:0]input_A_6_q0;
  wire input_B_11_ce0;
  wire [48:19]mul_ln43_6_fu_1057_p2;
  wire [29:0]mul_ln43_7_fu_1061_p2;
  wire [29:0]mul_ln43_8_fu_1065_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire \tmp_14_reg_2607[14]_i_10_n_0 ;
  wire \tmp_14_reg_2607[14]_i_12_n_0 ;
  wire \tmp_14_reg_2607[14]_i_13_n_0 ;
  wire \tmp_14_reg_2607[14]_i_14_n_0 ;
  wire \tmp_14_reg_2607[14]_i_15_n_0 ;
  wire \tmp_14_reg_2607[14]_i_16_n_0 ;
  wire \tmp_14_reg_2607[14]_i_17_n_0 ;
  wire \tmp_14_reg_2607[14]_i_18_n_0 ;
  wire \tmp_14_reg_2607[14]_i_19_n_0 ;
  wire \tmp_14_reg_2607[14]_i_21_n_0 ;
  wire \tmp_14_reg_2607[14]_i_22_n_0 ;
  wire \tmp_14_reg_2607[14]_i_23_n_0 ;
  wire \tmp_14_reg_2607[14]_i_24_n_0 ;
  wire \tmp_14_reg_2607[14]_i_25_n_0 ;
  wire \tmp_14_reg_2607[14]_i_26_n_0 ;
  wire \tmp_14_reg_2607[14]_i_27_n_0 ;
  wire \tmp_14_reg_2607[14]_i_28_n_0 ;
  wire \tmp_14_reg_2607[14]_i_3_n_0 ;
  wire \tmp_14_reg_2607[14]_i_4_n_0 ;
  wire \tmp_14_reg_2607[14]_i_5_n_0 ;
  wire \tmp_14_reg_2607[14]_i_6_n_0 ;
  wire \tmp_14_reg_2607[14]_i_7_n_0 ;
  wire \tmp_14_reg_2607[14]_i_8_n_0 ;
  wire \tmp_14_reg_2607[14]_i_9_n_0 ;
  wire \tmp_14_reg_2607[22]_i_10_n_0 ;
  wire \tmp_14_reg_2607[22]_i_12_n_0 ;
  wire \tmp_14_reg_2607[22]_i_13_n_0 ;
  wire \tmp_14_reg_2607[22]_i_14_n_0 ;
  wire \tmp_14_reg_2607[22]_i_15_n_0 ;
  wire \tmp_14_reg_2607[22]_i_16_n_0 ;
  wire \tmp_14_reg_2607[22]_i_17_n_0 ;
  wire \tmp_14_reg_2607[22]_i_18_n_0 ;
  wire \tmp_14_reg_2607[22]_i_19_n_0 ;
  wire \tmp_14_reg_2607[22]_i_21_n_0 ;
  wire \tmp_14_reg_2607[22]_i_22_n_0 ;
  wire \tmp_14_reg_2607[22]_i_23_n_0 ;
  wire \tmp_14_reg_2607[22]_i_24_n_0 ;
  wire \tmp_14_reg_2607[22]_i_25_n_0 ;
  wire \tmp_14_reg_2607[22]_i_26_n_0 ;
  wire \tmp_14_reg_2607[22]_i_27_n_0 ;
  wire \tmp_14_reg_2607[22]_i_28_n_0 ;
  wire \tmp_14_reg_2607[22]_i_3_n_0 ;
  wire \tmp_14_reg_2607[22]_i_4_n_0 ;
  wire \tmp_14_reg_2607[22]_i_5_n_0 ;
  wire \tmp_14_reg_2607[22]_i_6_n_0 ;
  wire \tmp_14_reg_2607[22]_i_7_n_0 ;
  wire \tmp_14_reg_2607[22]_i_8_n_0 ;
  wire \tmp_14_reg_2607[22]_i_9_n_0 ;
  wire \tmp_14_reg_2607[28]_i_10_n_0 ;
  wire \tmp_14_reg_2607[28]_i_11_n_0 ;
  wire \tmp_14_reg_2607[28]_i_12_n_0 ;
  wire \tmp_14_reg_2607[28]_i_13_n_0 ;
  wire \tmp_14_reg_2607[28]_i_14_n_0 ;
  wire \tmp_14_reg_2607[28]_i_15_n_0 ;
  wire \tmp_14_reg_2607[28]_i_17_n_0 ;
  wire \tmp_14_reg_2607[28]_i_18_n_0 ;
  wire \tmp_14_reg_2607[28]_i_19_n_0 ;
  wire \tmp_14_reg_2607[28]_i_20_n_0 ;
  wire \tmp_14_reg_2607[28]_i_21_n_0 ;
  wire \tmp_14_reg_2607[28]_i_22_n_0 ;
  wire \tmp_14_reg_2607[28]_i_3_n_0 ;
  wire \tmp_14_reg_2607[28]_i_4_n_0 ;
  wire \tmp_14_reg_2607[28]_i_5_n_0 ;
  wire \tmp_14_reg_2607[28]_i_6_n_0 ;
  wire \tmp_14_reg_2607[28]_i_7_n_0 ;
  wire \tmp_14_reg_2607[28]_i_8_n_0 ;
  wire \tmp_14_reg_2607[6]_i_11_n_0 ;
  wire \tmp_14_reg_2607[6]_i_12_n_0 ;
  wire \tmp_14_reg_2607[6]_i_13_n_0 ;
  wire \tmp_14_reg_2607[6]_i_14_n_0 ;
  wire \tmp_14_reg_2607[6]_i_15_n_0 ;
  wire \tmp_14_reg_2607[6]_i_16_n_0 ;
  wire \tmp_14_reg_2607[6]_i_17_n_0 ;
  wire \tmp_14_reg_2607[6]_i_19_n_0 ;
  wire \tmp_14_reg_2607[6]_i_20_n_0 ;
  wire \tmp_14_reg_2607[6]_i_21_n_0 ;
  wire \tmp_14_reg_2607[6]_i_22_n_0 ;
  wire \tmp_14_reg_2607[6]_i_23_n_0 ;
  wire \tmp_14_reg_2607[6]_i_24_n_0 ;
  wire \tmp_14_reg_2607[6]_i_25_n_0 ;
  wire \tmp_14_reg_2607[6]_i_3_n_0 ;
  wire \tmp_14_reg_2607[6]_i_4_n_0 ;
  wire \tmp_14_reg_2607[6]_i_5_n_0 ;
  wire \tmp_14_reg_2607[6]_i_6_n_0 ;
  wire \tmp_14_reg_2607[6]_i_7_n_0 ;
  wire \tmp_14_reg_2607[6]_i_8_n_0 ;
  wire \tmp_14_reg_2607[6]_i_9_n_0 ;
  wire \tmp_14_reg_2607_reg[14]_i_11_n_0 ;
  wire \tmp_14_reg_2607_reg[14]_i_11_n_1 ;
  wire \tmp_14_reg_2607_reg[14]_i_11_n_2 ;
  wire \tmp_14_reg_2607_reg[14]_i_11_n_3 ;
  wire \tmp_14_reg_2607_reg[14]_i_11_n_4 ;
  wire \tmp_14_reg_2607_reg[14]_i_11_n_5 ;
  wire \tmp_14_reg_2607_reg[14]_i_11_n_6 ;
  wire \tmp_14_reg_2607_reg[14]_i_11_n_7 ;
  wire \tmp_14_reg_2607_reg[14]_i_1_n_0 ;
  wire \tmp_14_reg_2607_reg[14]_i_1_n_1 ;
  wire \tmp_14_reg_2607_reg[14]_i_1_n_2 ;
  wire \tmp_14_reg_2607_reg[14]_i_1_n_3 ;
  wire \tmp_14_reg_2607_reg[14]_i_1_n_4 ;
  wire \tmp_14_reg_2607_reg[14]_i_1_n_5 ;
  wire \tmp_14_reg_2607_reg[14]_i_1_n_6 ;
  wire \tmp_14_reg_2607_reg[14]_i_1_n_7 ;
  wire \tmp_14_reg_2607_reg[14]_i_2_n_0 ;
  wire \tmp_14_reg_2607_reg[14]_i_2_n_1 ;
  wire \tmp_14_reg_2607_reg[14]_i_2_n_2 ;
  wire \tmp_14_reg_2607_reg[14]_i_2_n_3 ;
  wire \tmp_14_reg_2607_reg[14]_i_2_n_4 ;
  wire \tmp_14_reg_2607_reg[14]_i_2_n_5 ;
  wire \tmp_14_reg_2607_reg[14]_i_2_n_6 ;
  wire \tmp_14_reg_2607_reg[14]_i_2_n_7 ;
  wire \tmp_14_reg_2607_reg[22]_i_11_n_0 ;
  wire \tmp_14_reg_2607_reg[22]_i_11_n_1 ;
  wire \tmp_14_reg_2607_reg[22]_i_11_n_2 ;
  wire \tmp_14_reg_2607_reg[22]_i_11_n_3 ;
  wire \tmp_14_reg_2607_reg[22]_i_11_n_4 ;
  wire \tmp_14_reg_2607_reg[22]_i_11_n_5 ;
  wire \tmp_14_reg_2607_reg[22]_i_11_n_6 ;
  wire \tmp_14_reg_2607_reg[22]_i_11_n_7 ;
  wire \tmp_14_reg_2607_reg[22]_i_1_n_0 ;
  wire \tmp_14_reg_2607_reg[22]_i_1_n_1 ;
  wire \tmp_14_reg_2607_reg[22]_i_1_n_2 ;
  wire \tmp_14_reg_2607_reg[22]_i_1_n_3 ;
  wire \tmp_14_reg_2607_reg[22]_i_1_n_4 ;
  wire \tmp_14_reg_2607_reg[22]_i_1_n_5 ;
  wire \tmp_14_reg_2607_reg[22]_i_1_n_6 ;
  wire \tmp_14_reg_2607_reg[22]_i_1_n_7 ;
  wire \tmp_14_reg_2607_reg[22]_i_2_n_0 ;
  wire \tmp_14_reg_2607_reg[22]_i_2_n_1 ;
  wire \tmp_14_reg_2607_reg[22]_i_2_n_2 ;
  wire \tmp_14_reg_2607_reg[22]_i_2_n_3 ;
  wire \tmp_14_reg_2607_reg[22]_i_2_n_4 ;
  wire \tmp_14_reg_2607_reg[22]_i_2_n_5 ;
  wire \tmp_14_reg_2607_reg[22]_i_2_n_6 ;
  wire \tmp_14_reg_2607_reg[22]_i_2_n_7 ;
  wire \tmp_14_reg_2607_reg[28]_i_1_n_3 ;
  wire \tmp_14_reg_2607_reg[28]_i_1_n_4 ;
  wire \tmp_14_reg_2607_reg[28]_i_1_n_5 ;
  wire \tmp_14_reg_2607_reg[28]_i_1_n_6 ;
  wire \tmp_14_reg_2607_reg[28]_i_1_n_7 ;
  wire \tmp_14_reg_2607_reg[28]_i_2_n_3 ;
  wire \tmp_14_reg_2607_reg[28]_i_2_n_4 ;
  wire \tmp_14_reg_2607_reg[28]_i_2_n_5 ;
  wire \tmp_14_reg_2607_reg[28]_i_2_n_6 ;
  wire \tmp_14_reg_2607_reg[28]_i_2_n_7 ;
  wire \tmp_14_reg_2607_reg[28]_i_9_n_3 ;
  wire \tmp_14_reg_2607_reg[28]_i_9_n_4 ;
  wire \tmp_14_reg_2607_reg[28]_i_9_n_5 ;
  wire \tmp_14_reg_2607_reg[28]_i_9_n_6 ;
  wire \tmp_14_reg_2607_reg[28]_i_9_n_7 ;
  wire \tmp_14_reg_2607_reg[6]_i_10_n_0 ;
  wire \tmp_14_reg_2607_reg[6]_i_10_n_1 ;
  wire \tmp_14_reg_2607_reg[6]_i_10_n_2 ;
  wire \tmp_14_reg_2607_reg[6]_i_10_n_3 ;
  wire \tmp_14_reg_2607_reg[6]_i_10_n_4 ;
  wire \tmp_14_reg_2607_reg[6]_i_10_n_5 ;
  wire \tmp_14_reg_2607_reg[6]_i_10_n_6 ;
  wire \tmp_14_reg_2607_reg[6]_i_10_n_7 ;
  wire \tmp_14_reg_2607_reg[6]_i_1_n_0 ;
  wire \tmp_14_reg_2607_reg[6]_i_1_n_1 ;
  wire \tmp_14_reg_2607_reg[6]_i_1_n_2 ;
  wire \tmp_14_reg_2607_reg[6]_i_1_n_3 ;
  wire \tmp_14_reg_2607_reg[6]_i_1_n_4 ;
  wire \tmp_14_reg_2607_reg[6]_i_1_n_5 ;
  wire \tmp_14_reg_2607_reg[6]_i_1_n_6 ;
  wire \tmp_14_reg_2607_reg[6]_i_1_n_7 ;
  wire \tmp_14_reg_2607_reg[6]_i_2_n_0 ;
  wire \tmp_14_reg_2607_reg[6]_i_2_n_1 ;
  wire \tmp_14_reg_2607_reg[6]_i_2_n_2 ;
  wire \tmp_14_reg_2607_reg[6]_i_2_n_3 ;
  wire \tmp_14_reg_2607_reg[6]_i_2_n_4 ;
  wire \tmp_14_reg_2607_reg[6]_i_2_n_5 ;
  wire \tmp_14_reg_2607_reg[6]_i_2_n_6 ;
  wire \tmp_14_reg_2607_reg[6]_i_2_n_7 ;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__3_n_0;
  wire tmp_product_carry__0_i_2__3_n_0;
  wire tmp_product_carry__0_i_3__3_n_0;
  wire tmp_product_carry__0_i_4__3_n_0;
  wire tmp_product_carry__0_i_5__3_n_0;
  wire tmp_product_carry__0_i_6__3_n_0;
  wire tmp_product_carry__0_i_7__3_n_0;
  wire tmp_product_carry__0_i_8__3_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__3_n_0;
  wire tmp_product_carry__1_i_2__3_n_0;
  wire tmp_product_carry__1_i_3__3_n_0;
  wire tmp_product_carry__1_i_4__3_n_0;
  wire tmp_product_carry__1_i_5__3_n_0;
  wire tmp_product_carry__1_i_6__3_n_0;
  wire tmp_product_carry__1_i_7__3_n_0;
  wire tmp_product_carry__1_i_8__3_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__3_n_0;
  wire tmp_product_carry__2_i_2__3_n_0;
  wire tmp_product_carry__2_i_3__3_n_0;
  wire tmp_product_carry__2_i_4__3_n_0;
  wire tmp_product_carry__2_i_5__3_n_0;
  wire tmp_product_carry__2_i_6__3_n_0;
  wire tmp_product_carry__2_i_7__3_n_0;
  wire tmp_product_carry__2_i_8__3_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__3_n_0;
  wire tmp_product_carry_i_1__3_n_0;
  wire tmp_product_carry_i_2__3_n_0;
  wire tmp_product_carry_i_3__3_n_0;
  wire tmp_product_carry_i_4__3_n_0;
  wire tmp_product_carry_i_5__3_n_0;
  wire tmp_product_carry_i_6__3_n_0;
  wire tmp_product_carry_i_7__3_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [7:5]\NLW_tmp_14_reg_2607_reg[28]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_14_reg_2607_reg[28]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_14_reg_2607_reg[28]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_14_reg_2607_reg[28]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_14_reg_2607_reg[28]_i_9_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_14_reg_2607_reg[28]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_14_reg_2607_reg[6]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_14_reg_2607_reg[6]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_14_reg_2607_reg[6]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_10 
       (.I0(add_ln43_6_fu_1547_p2[27]),
        .I1(mul_ln43_8_fu_1065_p2[8]),
        .O(\tmp_14_reg_2607[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_12 
       (.I0(add_ln43_5_fu_1518_p2[34]),
        .I1(mul_ln43_7_fu_1061_p2[15]),
        .O(\tmp_14_reg_2607[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_13 
       (.I0(add_ln43_5_fu_1518_p2[33]),
        .I1(mul_ln43_7_fu_1061_p2[14]),
        .O(\tmp_14_reg_2607[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_14 
       (.I0(add_ln43_5_fu_1518_p2[32]),
        .I1(mul_ln43_7_fu_1061_p2[13]),
        .O(\tmp_14_reg_2607[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_15 
       (.I0(add_ln43_5_fu_1518_p2[31]),
        .I1(mul_ln43_7_fu_1061_p2[12]),
        .O(\tmp_14_reg_2607[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_16 
       (.I0(add_ln43_5_fu_1518_p2[30]),
        .I1(mul_ln43_7_fu_1061_p2[11]),
        .O(\tmp_14_reg_2607[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_17 
       (.I0(add_ln43_5_fu_1518_p2[29]),
        .I1(mul_ln43_7_fu_1061_p2[10]),
        .O(\tmp_14_reg_2607[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_18 
       (.I0(add_ln43_5_fu_1518_p2[28]),
        .I1(mul_ln43_7_fu_1061_p2[9]),
        .O(\tmp_14_reg_2607[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_19 
       (.I0(add_ln43_5_fu_1518_p2[27]),
        .I1(mul_ln43_7_fu_1061_p2[8]),
        .O(\tmp_14_reg_2607[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_21 
       (.I0(add_ln43_4_fu_1490_p2[14]),
        .I1(mul_ln43_6_fu_1057_p2[34]),
        .O(\tmp_14_reg_2607[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_22 
       (.I0(add_ln43_4_fu_1490_p2[13]),
        .I1(mul_ln43_6_fu_1057_p2[33]),
        .O(\tmp_14_reg_2607[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_23 
       (.I0(add_ln43_4_fu_1490_p2[12]),
        .I1(mul_ln43_6_fu_1057_p2[32]),
        .O(\tmp_14_reg_2607[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_24 
       (.I0(add_ln43_4_fu_1490_p2[11]),
        .I1(mul_ln43_6_fu_1057_p2[31]),
        .O(\tmp_14_reg_2607[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_25 
       (.I0(add_ln43_4_fu_1490_p2[10]),
        .I1(mul_ln43_6_fu_1057_p2[30]),
        .O(\tmp_14_reg_2607[14]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_26 
       (.I0(add_ln43_4_fu_1490_p2[9]),
        .I1(mul_ln43_6_fu_1057_p2[29]),
        .O(\tmp_14_reg_2607[14]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_27 
       (.I0(add_ln43_4_fu_1490_p2[8]),
        .I1(mul_ln43_6_fu_1057_p2[28]),
        .O(\tmp_14_reg_2607[14]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_28 
       (.I0(add_ln43_4_fu_1490_p2[7]),
        .I1(mul_ln43_6_fu_1057_p2[27]),
        .O(\tmp_14_reg_2607[14]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_3 
       (.I0(add_ln43_6_fu_1547_p2[34]),
        .I1(mul_ln43_8_fu_1065_p2[15]),
        .O(\tmp_14_reg_2607[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_4 
       (.I0(add_ln43_6_fu_1547_p2[33]),
        .I1(mul_ln43_8_fu_1065_p2[14]),
        .O(\tmp_14_reg_2607[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_5 
       (.I0(add_ln43_6_fu_1547_p2[32]),
        .I1(mul_ln43_8_fu_1065_p2[13]),
        .O(\tmp_14_reg_2607[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_6 
       (.I0(add_ln43_6_fu_1547_p2[31]),
        .I1(mul_ln43_8_fu_1065_p2[12]),
        .O(\tmp_14_reg_2607[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_7 
       (.I0(add_ln43_6_fu_1547_p2[30]),
        .I1(mul_ln43_8_fu_1065_p2[11]),
        .O(\tmp_14_reg_2607[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_8 
       (.I0(add_ln43_6_fu_1547_p2[29]),
        .I1(mul_ln43_8_fu_1065_p2[10]),
        .O(\tmp_14_reg_2607[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[14]_i_9 
       (.I0(add_ln43_6_fu_1547_p2[28]),
        .I1(mul_ln43_8_fu_1065_p2[9]),
        .O(\tmp_14_reg_2607[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_10 
       (.I0(add_ln43_6_fu_1547_p2[35]),
        .I1(mul_ln43_8_fu_1065_p2[16]),
        .O(\tmp_14_reg_2607[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_12 
       (.I0(add_ln43_5_fu_1518_p2[42]),
        .I1(mul_ln43_7_fu_1061_p2[23]),
        .O(\tmp_14_reg_2607[22]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_13 
       (.I0(add_ln43_5_fu_1518_p2[41]),
        .I1(mul_ln43_7_fu_1061_p2[22]),
        .O(\tmp_14_reg_2607[22]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_14 
       (.I0(add_ln43_5_fu_1518_p2[40]),
        .I1(mul_ln43_7_fu_1061_p2[21]),
        .O(\tmp_14_reg_2607[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_15 
       (.I0(add_ln43_5_fu_1518_p2[39]),
        .I1(mul_ln43_7_fu_1061_p2[20]),
        .O(\tmp_14_reg_2607[22]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_16 
       (.I0(add_ln43_5_fu_1518_p2[38]),
        .I1(mul_ln43_7_fu_1061_p2[19]),
        .O(\tmp_14_reg_2607[22]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_17 
       (.I0(add_ln43_5_fu_1518_p2[37]),
        .I1(mul_ln43_7_fu_1061_p2[18]),
        .O(\tmp_14_reg_2607[22]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_18 
       (.I0(add_ln43_5_fu_1518_p2[36]),
        .I1(mul_ln43_7_fu_1061_p2[17]),
        .O(\tmp_14_reg_2607[22]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_19 
       (.I0(add_ln43_5_fu_1518_p2[35]),
        .I1(mul_ln43_7_fu_1061_p2[16]),
        .O(\tmp_14_reg_2607[22]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_21 
       (.I0(add_ln43_4_fu_1490_p2[22]),
        .I1(mul_ln43_6_fu_1057_p2[42]),
        .O(\tmp_14_reg_2607[22]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_22 
       (.I0(add_ln43_4_fu_1490_p2[21]),
        .I1(mul_ln43_6_fu_1057_p2[41]),
        .O(\tmp_14_reg_2607[22]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_23 
       (.I0(add_ln43_4_fu_1490_p2[20]),
        .I1(mul_ln43_6_fu_1057_p2[40]),
        .O(\tmp_14_reg_2607[22]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_24 
       (.I0(add_ln43_4_fu_1490_p2[19]),
        .I1(mul_ln43_6_fu_1057_p2[39]),
        .O(\tmp_14_reg_2607[22]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_25 
       (.I0(add_ln43_4_fu_1490_p2[18]),
        .I1(mul_ln43_6_fu_1057_p2[38]),
        .O(\tmp_14_reg_2607[22]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_26 
       (.I0(add_ln43_4_fu_1490_p2[17]),
        .I1(mul_ln43_6_fu_1057_p2[37]),
        .O(\tmp_14_reg_2607[22]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_27 
       (.I0(add_ln43_4_fu_1490_p2[16]),
        .I1(mul_ln43_6_fu_1057_p2[36]),
        .O(\tmp_14_reg_2607[22]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_28 
       (.I0(add_ln43_4_fu_1490_p2[15]),
        .I1(mul_ln43_6_fu_1057_p2[35]),
        .O(\tmp_14_reg_2607[22]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_3 
       (.I0(add_ln43_6_fu_1547_p2[42]),
        .I1(mul_ln43_8_fu_1065_p2[23]),
        .O(\tmp_14_reg_2607[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_4 
       (.I0(add_ln43_6_fu_1547_p2[41]),
        .I1(mul_ln43_8_fu_1065_p2[22]),
        .O(\tmp_14_reg_2607[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_5 
       (.I0(add_ln43_6_fu_1547_p2[40]),
        .I1(mul_ln43_8_fu_1065_p2[21]),
        .O(\tmp_14_reg_2607[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_6 
       (.I0(add_ln43_6_fu_1547_p2[39]),
        .I1(mul_ln43_8_fu_1065_p2[20]),
        .O(\tmp_14_reg_2607[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_7 
       (.I0(add_ln43_6_fu_1547_p2[38]),
        .I1(mul_ln43_8_fu_1065_p2[19]),
        .O(\tmp_14_reg_2607[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_8 
       (.I0(add_ln43_6_fu_1547_p2[37]),
        .I1(mul_ln43_8_fu_1065_p2[18]),
        .O(\tmp_14_reg_2607[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[22]_i_9 
       (.I0(add_ln43_6_fu_1547_p2[36]),
        .I1(mul_ln43_8_fu_1065_p2[17]),
        .O(\tmp_14_reg_2607[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_10 
       (.I0(add_ln43_5_fu_1518_p2[48]),
        .I1(mul_ln43_7_fu_1061_p2[29]),
        .O(\tmp_14_reg_2607[28]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_11 
       (.I0(add_ln43_5_fu_1518_p2[47]),
        .I1(mul_ln43_7_fu_1061_p2[28]),
        .O(\tmp_14_reg_2607[28]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_12 
       (.I0(add_ln43_5_fu_1518_p2[46]),
        .I1(mul_ln43_7_fu_1061_p2[27]),
        .O(\tmp_14_reg_2607[28]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_13 
       (.I0(add_ln43_5_fu_1518_p2[45]),
        .I1(mul_ln43_7_fu_1061_p2[26]),
        .O(\tmp_14_reg_2607[28]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_14 
       (.I0(add_ln43_5_fu_1518_p2[44]),
        .I1(mul_ln43_7_fu_1061_p2[25]),
        .O(\tmp_14_reg_2607[28]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_15 
       (.I0(add_ln43_5_fu_1518_p2[43]),
        .I1(mul_ln43_7_fu_1061_p2[24]),
        .O(\tmp_14_reg_2607[28]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_17 
       (.I0(add_ln43_4_fu_1490_p2[28]),
        .I1(mul_ln43_6_fu_1057_p2[48]),
        .O(\tmp_14_reg_2607[28]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_18 
       (.I0(add_ln43_4_fu_1490_p2[27]),
        .I1(mul_ln43_6_fu_1057_p2[47]),
        .O(\tmp_14_reg_2607[28]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_19 
       (.I0(add_ln43_4_fu_1490_p2[26]),
        .I1(mul_ln43_6_fu_1057_p2[46]),
        .O(\tmp_14_reg_2607[28]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_20 
       (.I0(add_ln43_4_fu_1490_p2[25]),
        .I1(mul_ln43_6_fu_1057_p2[45]),
        .O(\tmp_14_reg_2607[28]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_21 
       (.I0(add_ln43_4_fu_1490_p2[24]),
        .I1(mul_ln43_6_fu_1057_p2[44]),
        .O(\tmp_14_reg_2607[28]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_22 
       (.I0(add_ln43_4_fu_1490_p2[23]),
        .I1(mul_ln43_6_fu_1057_p2[43]),
        .O(\tmp_14_reg_2607[28]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_3 
       (.I0(add_ln43_6_fu_1547_p2[48]),
        .I1(mul_ln43_8_fu_1065_p2[29]),
        .O(\tmp_14_reg_2607[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_4 
       (.I0(add_ln43_6_fu_1547_p2[47]),
        .I1(mul_ln43_8_fu_1065_p2[28]),
        .O(\tmp_14_reg_2607[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_5 
       (.I0(add_ln43_6_fu_1547_p2[46]),
        .I1(mul_ln43_8_fu_1065_p2[27]),
        .O(\tmp_14_reg_2607[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_6 
       (.I0(add_ln43_6_fu_1547_p2[45]),
        .I1(mul_ln43_8_fu_1065_p2[26]),
        .O(\tmp_14_reg_2607[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_7 
       (.I0(add_ln43_6_fu_1547_p2[44]),
        .I1(mul_ln43_8_fu_1065_p2[25]),
        .O(\tmp_14_reg_2607[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[28]_i_8 
       (.I0(add_ln43_6_fu_1547_p2[43]),
        .I1(mul_ln43_8_fu_1065_p2[24]),
        .O(\tmp_14_reg_2607[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_11 
       (.I0(add_ln43_5_fu_1518_p2[26]),
        .I1(mul_ln43_7_fu_1061_p2[7]),
        .O(\tmp_14_reg_2607[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_12 
       (.I0(add_ln43_5_fu_1518_p2[25]),
        .I1(mul_ln43_7_fu_1061_p2[6]),
        .O(\tmp_14_reg_2607[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_13 
       (.I0(add_ln43_5_fu_1518_p2[24]),
        .I1(mul_ln43_7_fu_1061_p2[5]),
        .O(\tmp_14_reg_2607[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_14 
       (.I0(add_ln43_5_fu_1518_p2[23]),
        .I1(mul_ln43_7_fu_1061_p2[4]),
        .O(\tmp_14_reg_2607[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_15 
       (.I0(add_ln43_5_fu_1518_p2[22]),
        .I1(mul_ln43_7_fu_1061_p2[3]),
        .O(\tmp_14_reg_2607[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_16 
       (.I0(add_ln43_5_fu_1518_p2[21]),
        .I1(mul_ln43_7_fu_1061_p2[2]),
        .O(\tmp_14_reg_2607[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_17 
       (.I0(add_ln43_5_fu_1518_p2[20]),
        .I1(mul_ln43_7_fu_1061_p2[1]),
        .O(\tmp_14_reg_2607[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_19 
       (.I0(add_ln43_4_fu_1490_p2[6]),
        .I1(mul_ln43_6_fu_1057_p2[26]),
        .O(\tmp_14_reg_2607[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_20 
       (.I0(add_ln43_4_fu_1490_p2[5]),
        .I1(mul_ln43_6_fu_1057_p2[25]),
        .O(\tmp_14_reg_2607[6]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_21 
       (.I0(add_ln43_4_fu_1490_p2[4]),
        .I1(mul_ln43_6_fu_1057_p2[24]),
        .O(\tmp_14_reg_2607[6]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_22 
       (.I0(add_ln43_4_fu_1490_p2[3]),
        .I1(mul_ln43_6_fu_1057_p2[23]),
        .O(\tmp_14_reg_2607[6]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_23 
       (.I0(add_ln43_4_fu_1490_p2[2]),
        .I1(mul_ln43_6_fu_1057_p2[22]),
        .O(\tmp_14_reg_2607[6]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_24 
       (.I0(add_ln43_4_fu_1490_p2[1]),
        .I1(mul_ln43_6_fu_1057_p2[21]),
        .O(\tmp_14_reg_2607[6]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_25 
       (.I0(add_ln43_4_fu_1490_p2[0]),
        .I1(mul_ln43_6_fu_1057_p2[20]),
        .O(\tmp_14_reg_2607[6]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_3 
       (.I0(add_ln43_6_fu_1547_p2[26]),
        .I1(mul_ln43_8_fu_1065_p2[7]),
        .O(\tmp_14_reg_2607[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_4 
       (.I0(add_ln43_6_fu_1547_p2[25]),
        .I1(mul_ln43_8_fu_1065_p2[6]),
        .O(\tmp_14_reg_2607[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_5 
       (.I0(add_ln43_6_fu_1547_p2[24]),
        .I1(mul_ln43_8_fu_1065_p2[5]),
        .O(\tmp_14_reg_2607[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_6 
       (.I0(add_ln43_6_fu_1547_p2[23]),
        .I1(mul_ln43_8_fu_1065_p2[4]),
        .O(\tmp_14_reg_2607[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_7 
       (.I0(add_ln43_6_fu_1547_p2[22]),
        .I1(mul_ln43_8_fu_1065_p2[3]),
        .O(\tmp_14_reg_2607[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_8 
       (.I0(add_ln43_6_fu_1547_p2[21]),
        .I1(mul_ln43_8_fu_1065_p2[2]),
        .O(\tmp_14_reg_2607[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_2607[6]_i_9 
       (.I0(add_ln43_6_fu_1547_p2[20]),
        .I1(mul_ln43_8_fu_1065_p2[1]),
        .O(\tmp_14_reg_2607[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[14]_i_1 
       (.CI(\tmp_14_reg_2607_reg[6]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[14]_i_1_n_0 ,\tmp_14_reg_2607_reg[14]_i_1_n_1 ,\tmp_14_reg_2607_reg[14]_i_1_n_2 ,\tmp_14_reg_2607_reg[14]_i_1_n_3 ,\tmp_14_reg_2607_reg[14]_i_1_n_4 ,\tmp_14_reg_2607_reg[14]_i_1_n_5 ,\tmp_14_reg_2607_reg[14]_i_1_n_6 ,\tmp_14_reg_2607_reg[14]_i_1_n_7 }),
        .DI(add_ln43_6_fu_1547_p2[34:27]),
        .O(D[14:7]),
        .S({\tmp_14_reg_2607[14]_i_3_n_0 ,\tmp_14_reg_2607[14]_i_4_n_0 ,\tmp_14_reg_2607[14]_i_5_n_0 ,\tmp_14_reg_2607[14]_i_6_n_0 ,\tmp_14_reg_2607[14]_i_7_n_0 ,\tmp_14_reg_2607[14]_i_8_n_0 ,\tmp_14_reg_2607[14]_i_9_n_0 ,\tmp_14_reg_2607[14]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[14]_i_11 
       (.CI(\tmp_14_reg_2607_reg[6]_i_10_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[14]_i_11_n_0 ,\tmp_14_reg_2607_reg[14]_i_11_n_1 ,\tmp_14_reg_2607_reg[14]_i_11_n_2 ,\tmp_14_reg_2607_reg[14]_i_11_n_3 ,\tmp_14_reg_2607_reg[14]_i_11_n_4 ,\tmp_14_reg_2607_reg[14]_i_11_n_5 ,\tmp_14_reg_2607_reg[14]_i_11_n_6 ,\tmp_14_reg_2607_reg[14]_i_11_n_7 }),
        .DI(add_ln43_4_fu_1490_p2[14:7]),
        .O(add_ln43_5_fu_1518_p2[34:27]),
        .S({\tmp_14_reg_2607[14]_i_21_n_0 ,\tmp_14_reg_2607[14]_i_22_n_0 ,\tmp_14_reg_2607[14]_i_23_n_0 ,\tmp_14_reg_2607[14]_i_24_n_0 ,\tmp_14_reg_2607[14]_i_25_n_0 ,\tmp_14_reg_2607[14]_i_26_n_0 ,\tmp_14_reg_2607[14]_i_27_n_0 ,\tmp_14_reg_2607[14]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[14]_i_2 
       (.CI(\tmp_14_reg_2607_reg[6]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[14]_i_2_n_0 ,\tmp_14_reg_2607_reg[14]_i_2_n_1 ,\tmp_14_reg_2607_reg[14]_i_2_n_2 ,\tmp_14_reg_2607_reg[14]_i_2_n_3 ,\tmp_14_reg_2607_reg[14]_i_2_n_4 ,\tmp_14_reg_2607_reg[14]_i_2_n_5 ,\tmp_14_reg_2607_reg[14]_i_2_n_6 ,\tmp_14_reg_2607_reg[14]_i_2_n_7 }),
        .DI(add_ln43_5_fu_1518_p2[34:27]),
        .O(add_ln43_6_fu_1547_p2[34:27]),
        .S({\tmp_14_reg_2607[14]_i_12_n_0 ,\tmp_14_reg_2607[14]_i_13_n_0 ,\tmp_14_reg_2607[14]_i_14_n_0 ,\tmp_14_reg_2607[14]_i_15_n_0 ,\tmp_14_reg_2607[14]_i_16_n_0 ,\tmp_14_reg_2607[14]_i_17_n_0 ,\tmp_14_reg_2607[14]_i_18_n_0 ,\tmp_14_reg_2607[14]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[22]_i_1 
       (.CI(\tmp_14_reg_2607_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[22]_i_1_n_0 ,\tmp_14_reg_2607_reg[22]_i_1_n_1 ,\tmp_14_reg_2607_reg[22]_i_1_n_2 ,\tmp_14_reg_2607_reg[22]_i_1_n_3 ,\tmp_14_reg_2607_reg[22]_i_1_n_4 ,\tmp_14_reg_2607_reg[22]_i_1_n_5 ,\tmp_14_reg_2607_reg[22]_i_1_n_6 ,\tmp_14_reg_2607_reg[22]_i_1_n_7 }),
        .DI(add_ln43_6_fu_1547_p2[42:35]),
        .O(D[22:15]),
        .S({\tmp_14_reg_2607[22]_i_3_n_0 ,\tmp_14_reg_2607[22]_i_4_n_0 ,\tmp_14_reg_2607[22]_i_5_n_0 ,\tmp_14_reg_2607[22]_i_6_n_0 ,\tmp_14_reg_2607[22]_i_7_n_0 ,\tmp_14_reg_2607[22]_i_8_n_0 ,\tmp_14_reg_2607[22]_i_9_n_0 ,\tmp_14_reg_2607[22]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[22]_i_11 
       (.CI(\tmp_14_reg_2607_reg[14]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[22]_i_11_n_0 ,\tmp_14_reg_2607_reg[22]_i_11_n_1 ,\tmp_14_reg_2607_reg[22]_i_11_n_2 ,\tmp_14_reg_2607_reg[22]_i_11_n_3 ,\tmp_14_reg_2607_reg[22]_i_11_n_4 ,\tmp_14_reg_2607_reg[22]_i_11_n_5 ,\tmp_14_reg_2607_reg[22]_i_11_n_6 ,\tmp_14_reg_2607_reg[22]_i_11_n_7 }),
        .DI(add_ln43_4_fu_1490_p2[22:15]),
        .O(add_ln43_5_fu_1518_p2[42:35]),
        .S({\tmp_14_reg_2607[22]_i_21_n_0 ,\tmp_14_reg_2607[22]_i_22_n_0 ,\tmp_14_reg_2607[22]_i_23_n_0 ,\tmp_14_reg_2607[22]_i_24_n_0 ,\tmp_14_reg_2607[22]_i_25_n_0 ,\tmp_14_reg_2607[22]_i_26_n_0 ,\tmp_14_reg_2607[22]_i_27_n_0 ,\tmp_14_reg_2607[22]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[22]_i_2 
       (.CI(\tmp_14_reg_2607_reg[14]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[22]_i_2_n_0 ,\tmp_14_reg_2607_reg[22]_i_2_n_1 ,\tmp_14_reg_2607_reg[22]_i_2_n_2 ,\tmp_14_reg_2607_reg[22]_i_2_n_3 ,\tmp_14_reg_2607_reg[22]_i_2_n_4 ,\tmp_14_reg_2607_reg[22]_i_2_n_5 ,\tmp_14_reg_2607_reg[22]_i_2_n_6 ,\tmp_14_reg_2607_reg[22]_i_2_n_7 }),
        .DI(add_ln43_5_fu_1518_p2[42:35]),
        .O(add_ln43_6_fu_1547_p2[42:35]),
        .S({\tmp_14_reg_2607[22]_i_12_n_0 ,\tmp_14_reg_2607[22]_i_13_n_0 ,\tmp_14_reg_2607[22]_i_14_n_0 ,\tmp_14_reg_2607[22]_i_15_n_0 ,\tmp_14_reg_2607[22]_i_16_n_0 ,\tmp_14_reg_2607[22]_i_17_n_0 ,\tmp_14_reg_2607[22]_i_18_n_0 ,\tmp_14_reg_2607[22]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[28]_i_1 
       (.CI(\tmp_14_reg_2607_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_14_reg_2607_reg[28]_i_1_CO_UNCONNECTED [7:5],\tmp_14_reg_2607_reg[28]_i_1_n_3 ,\tmp_14_reg_2607_reg[28]_i_1_n_4 ,\tmp_14_reg_2607_reg[28]_i_1_n_5 ,\tmp_14_reg_2607_reg[28]_i_1_n_6 ,\tmp_14_reg_2607_reg[28]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_6_fu_1547_p2[47:43]}),
        .O({\NLW_tmp_14_reg_2607_reg[28]_i_1_O_UNCONNECTED [7:6],D[28:23]}),
        .S({1'b0,1'b0,\tmp_14_reg_2607[28]_i_3_n_0 ,\tmp_14_reg_2607[28]_i_4_n_0 ,\tmp_14_reg_2607[28]_i_5_n_0 ,\tmp_14_reg_2607[28]_i_6_n_0 ,\tmp_14_reg_2607[28]_i_7_n_0 ,\tmp_14_reg_2607[28]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[28]_i_2 
       (.CI(\tmp_14_reg_2607_reg[22]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_14_reg_2607_reg[28]_i_2_CO_UNCONNECTED [7:5],\tmp_14_reg_2607_reg[28]_i_2_n_3 ,\tmp_14_reg_2607_reg[28]_i_2_n_4 ,\tmp_14_reg_2607_reg[28]_i_2_n_5 ,\tmp_14_reg_2607_reg[28]_i_2_n_6 ,\tmp_14_reg_2607_reg[28]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_5_fu_1518_p2[47:43]}),
        .O({\NLW_tmp_14_reg_2607_reg[28]_i_2_O_UNCONNECTED [7:6],add_ln43_6_fu_1547_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_14_reg_2607[28]_i_10_n_0 ,\tmp_14_reg_2607[28]_i_11_n_0 ,\tmp_14_reg_2607[28]_i_12_n_0 ,\tmp_14_reg_2607[28]_i_13_n_0 ,\tmp_14_reg_2607[28]_i_14_n_0 ,\tmp_14_reg_2607[28]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[28]_i_9 
       (.CI(\tmp_14_reg_2607_reg[22]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_14_reg_2607_reg[28]_i_9_CO_UNCONNECTED [7:5],\tmp_14_reg_2607_reg[28]_i_9_n_3 ,\tmp_14_reg_2607_reg[28]_i_9_n_4 ,\tmp_14_reg_2607_reg[28]_i_9_n_5 ,\tmp_14_reg_2607_reg[28]_i_9_n_6 ,\tmp_14_reg_2607_reg[28]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_4_fu_1490_p2[27:23]}),
        .O({\NLW_tmp_14_reg_2607_reg[28]_i_9_O_UNCONNECTED [7:6],add_ln43_5_fu_1518_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_14_reg_2607[28]_i_17_n_0 ,\tmp_14_reg_2607[28]_i_18_n_0 ,\tmp_14_reg_2607[28]_i_19_n_0 ,\tmp_14_reg_2607[28]_i_20_n_0 ,\tmp_14_reg_2607[28]_i_21_n_0 ,\tmp_14_reg_2607[28]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[6]_i_1_n_0 ,\tmp_14_reg_2607_reg[6]_i_1_n_1 ,\tmp_14_reg_2607_reg[6]_i_1_n_2 ,\tmp_14_reg_2607_reg[6]_i_1_n_3 ,\tmp_14_reg_2607_reg[6]_i_1_n_4 ,\tmp_14_reg_2607_reg[6]_i_1_n_5 ,\tmp_14_reg_2607_reg[6]_i_1_n_6 ,\tmp_14_reg_2607_reg[6]_i_1_n_7 }),
        .DI({add_ln43_6_fu_1547_p2[26:20],1'b0}),
        .O({D[6:0],\NLW_tmp_14_reg_2607_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_14_reg_2607[6]_i_3_n_0 ,\tmp_14_reg_2607[6]_i_4_n_0 ,\tmp_14_reg_2607[6]_i_5_n_0 ,\tmp_14_reg_2607[6]_i_6_n_0 ,\tmp_14_reg_2607[6]_i_7_n_0 ,\tmp_14_reg_2607[6]_i_8_n_0 ,\tmp_14_reg_2607[6]_i_9_n_0 ,mul_ln43_8_fu_1065_p2[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[6]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[6]_i_10_n_0 ,\tmp_14_reg_2607_reg[6]_i_10_n_1 ,\tmp_14_reg_2607_reg[6]_i_10_n_2 ,\tmp_14_reg_2607_reg[6]_i_10_n_3 ,\tmp_14_reg_2607_reg[6]_i_10_n_4 ,\tmp_14_reg_2607_reg[6]_i_10_n_5 ,\tmp_14_reg_2607_reg[6]_i_10_n_6 ,\tmp_14_reg_2607_reg[6]_i_10_n_7 }),
        .DI({add_ln43_4_fu_1490_p2[6:0],1'b0}),
        .O({add_ln43_5_fu_1518_p2[26:20],\NLW_tmp_14_reg_2607_reg[6]_i_10_O_UNCONNECTED [0]}),
        .S({\tmp_14_reg_2607[6]_i_19_n_0 ,\tmp_14_reg_2607[6]_i_20_n_0 ,\tmp_14_reg_2607[6]_i_21_n_0 ,\tmp_14_reg_2607[6]_i_22_n_0 ,\tmp_14_reg_2607[6]_i_23_n_0 ,\tmp_14_reg_2607[6]_i_24_n_0 ,\tmp_14_reg_2607[6]_i_25_n_0 ,mul_ln43_6_fu_1057_p2[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_14_reg_2607_reg[6]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_14_reg_2607_reg[6]_i_2_n_0 ,\tmp_14_reg_2607_reg[6]_i_2_n_1 ,\tmp_14_reg_2607_reg[6]_i_2_n_2 ,\tmp_14_reg_2607_reg[6]_i_2_n_3 ,\tmp_14_reg_2607_reg[6]_i_2_n_4 ,\tmp_14_reg_2607_reg[6]_i_2_n_5 ,\tmp_14_reg_2607_reg[6]_i_2_n_6 ,\tmp_14_reg_2607_reg[6]_i_2_n_7 }),
        .DI({add_ln43_5_fu_1518_p2[26:20],1'b0}),
        .O({add_ln43_6_fu_1547_p2[26:20],\NLW_tmp_14_reg_2607_reg[6]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_14_reg_2607[6]_i_11_n_0 ,\tmp_14_reg_2607[6]_i_12_n_0 ,\tmp_14_reg_2607[6]_i_13_n_0 ,\tmp_14_reg_2607[6]_i_14_n_0 ,\tmp_14_reg_2607[6]_i_15_n_0 ,\tmp_14_reg_2607[6]_i_16_n_0 ,\tmp_14_reg_2607[6]_i_17_n_0 ,mul_ln43_7_fu_1061_p2[0]}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_6_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_11_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_6_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28],input_A_6_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_6_fu_1057_p2[23:19],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__3_n_0,tmp_product_carry_i_2__3_n_0,tmp_product_carry_i_3__3_n_0,tmp_product_carry_i_4__3_n_0,tmp_product_carry_i_5__3_n_0,tmp_product_carry_i_6__3_n_0,tmp_product_carry_i_7__3_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_6_fu_1057_p2[31:24]),
        .S({tmp_product_carry__0_i_1__3_n_0,tmp_product_carry__0_i_2__3_n_0,tmp_product_carry__0_i_3__3_n_0,tmp_product_carry__0_i_4__3_n_0,tmp_product_carry__0_i_5__3_n_0,tmp_product_carry__0_i_6__3_n_0,tmp_product_carry__0_i_7__3_n_0,tmp_product_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__3
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__3
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__3
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__3
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__3
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__3
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__3
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__3
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_6_fu_1057_p2[39:32]),
        .S({tmp_product_carry__1_i_1__3_n_0,tmp_product_carry__1_i_2__3_n_0,tmp_product_carry__1_i_3__3_n_0,tmp_product_carry__1_i_4__3_n_0,tmp_product_carry__1_i_5__3_n_0,tmp_product_carry__1_i_6__3_n_0,tmp_product_carry__1_i_7__3_n_0,tmp_product_carry__1_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__3
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__3
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__3
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__3
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__3
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__3
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__3
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__3
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_6_fu_1057_p2[47:40]),
        .S({tmp_product_carry__2_i_1__3_n_0,tmp_product_carry__2_i_2__3_n_0,tmp_product_carry__2_i_3__3_n_0,tmp_product_carry__2_i_4__3_n_0,tmp_product_carry__2_i_5__3_n_0,tmp_product_carry__2_i_6__3_n_0,tmp_product_carry__2_i_7__3_n_0,tmp_product_carry__2_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__3
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__3
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__3
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__3
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__3
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__3
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__3
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__3
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_6_fu_1057_p2[48]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__3
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__3
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__3
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__3
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__3
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__3
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__3
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__3
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__3_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_83
   (mul_ln43_7_fu_1061_p2,
    DSP_ALU_INST,
    input_B_11_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_7_q0);
  output [29:0]mul_ln43_7_fu_1061_p2;
  input DSP_ALU_INST;
  input input_B_11_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_7_q0;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire ap_clk;
  wire [28:0]input_A_7_q0;
  wire input_B_11_ce0;
  wire [29:0]mul_ln43_7_fu_1061_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__4_n_0;
  wire tmp_product_carry__0_i_2__4_n_0;
  wire tmp_product_carry__0_i_3__4_n_0;
  wire tmp_product_carry__0_i_4__4_n_0;
  wire tmp_product_carry__0_i_5__4_n_0;
  wire tmp_product_carry__0_i_6__4_n_0;
  wire tmp_product_carry__0_i_7__4_n_0;
  wire tmp_product_carry__0_i_8__4_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__4_n_0;
  wire tmp_product_carry__1_i_2__4_n_0;
  wire tmp_product_carry__1_i_3__4_n_0;
  wire tmp_product_carry__1_i_4__4_n_0;
  wire tmp_product_carry__1_i_5__4_n_0;
  wire tmp_product_carry__1_i_6__4_n_0;
  wire tmp_product_carry__1_i_7__4_n_0;
  wire tmp_product_carry__1_i_8__4_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__4_n_0;
  wire tmp_product_carry__2_i_2__4_n_0;
  wire tmp_product_carry__2_i_3__4_n_0;
  wire tmp_product_carry__2_i_4__4_n_0;
  wire tmp_product_carry__2_i_5__4_n_0;
  wire tmp_product_carry__2_i_6__4_n_0;
  wire tmp_product_carry__2_i_7__4_n_0;
  wire tmp_product_carry__2_i_8__4_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__4_n_0;
  wire tmp_product_carry_i_1__4_n_0;
  wire tmp_product_carry_i_2__4_n_0;
  wire tmp_product_carry_i_3__4_n_0;
  wire tmp_product_carry_i_4__4_n_0;
  wire tmp_product_carry_i_5__4_n_0;
  wire tmp_product_carry_i_6__4_n_0;
  wire tmp_product_carry_i_7__4_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_7_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_11_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_7_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28],input_A_7_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_7_fu_1061_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__4_n_0,tmp_product_carry_i_2__4_n_0,tmp_product_carry_i_3__4_n_0,tmp_product_carry_i_4__4_n_0,tmp_product_carry_i_5__4_n_0,tmp_product_carry_i_6__4_n_0,tmp_product_carry_i_7__4_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_7_fu_1061_p2[12:5]),
        .S({tmp_product_carry__0_i_1__4_n_0,tmp_product_carry__0_i_2__4_n_0,tmp_product_carry__0_i_3__4_n_0,tmp_product_carry__0_i_4__4_n_0,tmp_product_carry__0_i_5__4_n_0,tmp_product_carry__0_i_6__4_n_0,tmp_product_carry__0_i_7__4_n_0,tmp_product_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__4
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__4
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__4
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__4
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__4
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__4
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__4
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__4
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_7_fu_1061_p2[20:13]),
        .S({tmp_product_carry__1_i_1__4_n_0,tmp_product_carry__1_i_2__4_n_0,tmp_product_carry__1_i_3__4_n_0,tmp_product_carry__1_i_4__4_n_0,tmp_product_carry__1_i_5__4_n_0,tmp_product_carry__1_i_6__4_n_0,tmp_product_carry__1_i_7__4_n_0,tmp_product_carry__1_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__4
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__4
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__4
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__4
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__4
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__4
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__4
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__4
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_7_fu_1061_p2[28:21]),
        .S({tmp_product_carry__2_i_1__4_n_0,tmp_product_carry__2_i_2__4_n_0,tmp_product_carry__2_i_3__4_n_0,tmp_product_carry__2_i_4__4_n_0,tmp_product_carry__2_i_5__4_n_0,tmp_product_carry__2_i_6__4_n_0,tmp_product_carry__2_i_7__4_n_0,tmp_product_carry__2_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__4
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__4
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__4
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__4
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__4
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__4
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__4
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__4
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_7_fu_1061_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__4
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__4
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__4
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__4
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__4
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__4
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__4
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__4
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__4_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_84
   (mul_ln43_8_fu_1065_p2,
    DSP_ALU_INST,
    input_B_11_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_8_q0);
  output [29:0]mul_ln43_8_fu_1065_p2;
  input DSP_ALU_INST;
  input input_B_11_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_8_q0;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire ap_clk;
  wire [28:0]input_A_8_q0;
  wire input_B_11_ce0;
  wire [29:0]mul_ln43_8_fu_1065_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__5_n_0;
  wire tmp_product_carry__0_i_2__5_n_0;
  wire tmp_product_carry__0_i_3__5_n_0;
  wire tmp_product_carry__0_i_4__5_n_0;
  wire tmp_product_carry__0_i_5__5_n_0;
  wire tmp_product_carry__0_i_6__5_n_0;
  wire tmp_product_carry__0_i_7__5_n_0;
  wire tmp_product_carry__0_i_8__5_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__5_n_0;
  wire tmp_product_carry__1_i_2__5_n_0;
  wire tmp_product_carry__1_i_3__5_n_0;
  wire tmp_product_carry__1_i_4__5_n_0;
  wire tmp_product_carry__1_i_5__5_n_0;
  wire tmp_product_carry__1_i_6__5_n_0;
  wire tmp_product_carry__1_i_7__5_n_0;
  wire tmp_product_carry__1_i_8__5_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__5_n_0;
  wire tmp_product_carry__2_i_2__5_n_0;
  wire tmp_product_carry__2_i_3__5_n_0;
  wire tmp_product_carry__2_i_4__5_n_0;
  wire tmp_product_carry__2_i_5__5_n_0;
  wire tmp_product_carry__2_i_6__5_n_0;
  wire tmp_product_carry__2_i_7__5_n_0;
  wire tmp_product_carry__2_i_8__5_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__5_n_0;
  wire tmp_product_carry_i_1__5_n_0;
  wire tmp_product_carry_i_2__5_n_0;
  wire tmp_product_carry_i_3__5_n_0;
  wire tmp_product_carry_i_4__5_n_0;
  wire tmp_product_carry_i_5__5_n_0;
  wire tmp_product_carry_i_6__5_n_0;
  wire tmp_product_carry_i_7__5_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_8_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_11_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_8_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28],input_A_8_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_8_fu_1065_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__5_n_0,tmp_product_carry_i_2__5_n_0,tmp_product_carry_i_3__5_n_0,tmp_product_carry_i_4__5_n_0,tmp_product_carry_i_5__5_n_0,tmp_product_carry_i_6__5_n_0,tmp_product_carry_i_7__5_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_8_fu_1065_p2[12:5]),
        .S({tmp_product_carry__0_i_1__5_n_0,tmp_product_carry__0_i_2__5_n_0,tmp_product_carry__0_i_3__5_n_0,tmp_product_carry__0_i_4__5_n_0,tmp_product_carry__0_i_5__5_n_0,tmp_product_carry__0_i_6__5_n_0,tmp_product_carry__0_i_7__5_n_0,tmp_product_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__5
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__5
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__5
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__5
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__5
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__5
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__5
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__5
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_8_fu_1065_p2[20:13]),
        .S({tmp_product_carry__1_i_1__5_n_0,tmp_product_carry__1_i_2__5_n_0,tmp_product_carry__1_i_3__5_n_0,tmp_product_carry__1_i_4__5_n_0,tmp_product_carry__1_i_5__5_n_0,tmp_product_carry__1_i_6__5_n_0,tmp_product_carry__1_i_7__5_n_0,tmp_product_carry__1_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__5
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__5
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__5
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__5
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__5
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__5
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__5
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__5
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_8_fu_1065_p2[28:21]),
        .S({tmp_product_carry__2_i_1__5_n_0,tmp_product_carry__2_i_2__5_n_0,tmp_product_carry__2_i_3__5_n_0,tmp_product_carry__2_i_4__5_n_0,tmp_product_carry__2_i_5__5_n_0,tmp_product_carry__2_i_6__5_n_0,tmp_product_carry__2_i_7__5_n_0,tmp_product_carry__2_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__5
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__5
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__5
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__5
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__5
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__5
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__5
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__5
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_8_fu_1065_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__5
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__5
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__5
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__5
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__5
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__5
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__5
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__5
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__5_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_85
   (dout,
    DSP_ALU_INST,
    input_B_11_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_11_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_11_ce0;
  wire \mul_ln43_9_reg_2602[23]_i_2_n_0 ;
  wire \mul_ln43_9_reg_2602[23]_i_3_n_0 ;
  wire \mul_ln43_9_reg_2602[23]_i_4_n_0 ;
  wire \mul_ln43_9_reg_2602[23]_i_5_n_0 ;
  wire \mul_ln43_9_reg_2602[23]_i_6_n_0 ;
  wire \mul_ln43_9_reg_2602[23]_i_7_n_0 ;
  wire \mul_ln43_9_reg_2602[23]_i_8_n_0 ;
  wire \mul_ln43_9_reg_2602[31]_i_2_n_0 ;
  wire \mul_ln43_9_reg_2602[31]_i_3_n_0 ;
  wire \mul_ln43_9_reg_2602[31]_i_4_n_0 ;
  wire \mul_ln43_9_reg_2602[31]_i_5_n_0 ;
  wire \mul_ln43_9_reg_2602[31]_i_6_n_0 ;
  wire \mul_ln43_9_reg_2602[31]_i_7_n_0 ;
  wire \mul_ln43_9_reg_2602[31]_i_8_n_0 ;
  wire \mul_ln43_9_reg_2602[31]_i_9_n_0 ;
  wire \mul_ln43_9_reg_2602[39]_i_2_n_0 ;
  wire \mul_ln43_9_reg_2602[39]_i_3_n_0 ;
  wire \mul_ln43_9_reg_2602[39]_i_4_n_0 ;
  wire \mul_ln43_9_reg_2602[39]_i_5_n_0 ;
  wire \mul_ln43_9_reg_2602[39]_i_6_n_0 ;
  wire \mul_ln43_9_reg_2602[39]_i_7_n_0 ;
  wire \mul_ln43_9_reg_2602[39]_i_8_n_0 ;
  wire \mul_ln43_9_reg_2602[39]_i_9_n_0 ;
  wire \mul_ln43_9_reg_2602[47]_i_2_n_0 ;
  wire \mul_ln43_9_reg_2602[47]_i_3_n_0 ;
  wire \mul_ln43_9_reg_2602[47]_i_4_n_0 ;
  wire \mul_ln43_9_reg_2602[47]_i_5_n_0 ;
  wire \mul_ln43_9_reg_2602[47]_i_6_n_0 ;
  wire \mul_ln43_9_reg_2602[47]_i_7_n_0 ;
  wire \mul_ln43_9_reg_2602[47]_i_8_n_0 ;
  wire \mul_ln43_9_reg_2602[47]_i_9_n_0 ;
  wire \mul_ln43_9_reg_2602[48]_i_2_n_0 ;
  wire \mul_ln43_9_reg_2602_reg[23]_i_1_n_0 ;
  wire \mul_ln43_9_reg_2602_reg[23]_i_1_n_1 ;
  wire \mul_ln43_9_reg_2602_reg[23]_i_1_n_2 ;
  wire \mul_ln43_9_reg_2602_reg[23]_i_1_n_3 ;
  wire \mul_ln43_9_reg_2602_reg[23]_i_1_n_4 ;
  wire \mul_ln43_9_reg_2602_reg[23]_i_1_n_5 ;
  wire \mul_ln43_9_reg_2602_reg[23]_i_1_n_6 ;
  wire \mul_ln43_9_reg_2602_reg[23]_i_1_n_7 ;
  wire \mul_ln43_9_reg_2602_reg[31]_i_1_n_0 ;
  wire \mul_ln43_9_reg_2602_reg[31]_i_1_n_1 ;
  wire \mul_ln43_9_reg_2602_reg[31]_i_1_n_2 ;
  wire \mul_ln43_9_reg_2602_reg[31]_i_1_n_3 ;
  wire \mul_ln43_9_reg_2602_reg[31]_i_1_n_4 ;
  wire \mul_ln43_9_reg_2602_reg[31]_i_1_n_5 ;
  wire \mul_ln43_9_reg_2602_reg[31]_i_1_n_6 ;
  wire \mul_ln43_9_reg_2602_reg[31]_i_1_n_7 ;
  wire \mul_ln43_9_reg_2602_reg[39]_i_1_n_0 ;
  wire \mul_ln43_9_reg_2602_reg[39]_i_1_n_1 ;
  wire \mul_ln43_9_reg_2602_reg[39]_i_1_n_2 ;
  wire \mul_ln43_9_reg_2602_reg[39]_i_1_n_3 ;
  wire \mul_ln43_9_reg_2602_reg[39]_i_1_n_4 ;
  wire \mul_ln43_9_reg_2602_reg[39]_i_1_n_5 ;
  wire \mul_ln43_9_reg_2602_reg[39]_i_1_n_6 ;
  wire \mul_ln43_9_reg_2602_reg[39]_i_1_n_7 ;
  wire \mul_ln43_9_reg_2602_reg[47]_i_1_n_0 ;
  wire \mul_ln43_9_reg_2602_reg[47]_i_1_n_1 ;
  wire \mul_ln43_9_reg_2602_reg[47]_i_1_n_2 ;
  wire \mul_ln43_9_reg_2602_reg[47]_i_1_n_3 ;
  wire \mul_ln43_9_reg_2602_reg[47]_i_1_n_4 ;
  wire \mul_ln43_9_reg_2602_reg[47]_i_1_n_5 ;
  wire \mul_ln43_9_reg_2602_reg[47]_i_1_n_6 ;
  wire \mul_ln43_9_reg_2602_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_9_reg_2602_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_9_reg_2602_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_9_reg_2602_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_9_reg_2602[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_9_reg_2602[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_9_reg_2602[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_9_reg_2602[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_9_reg_2602[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_9_reg_2602[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_9_reg_2602[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_9_reg_2602[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_9_reg_2602[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_9_reg_2602[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_9_reg_2602[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_9_reg_2602[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_9_reg_2602[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_9_reg_2602[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_9_reg_2602[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_9_reg_2602[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_9_reg_2602[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_9_reg_2602[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_9_reg_2602[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_9_reg_2602[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_9_reg_2602[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_9_reg_2602[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_9_reg_2602[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_9_reg_2602[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_9_reg_2602[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_9_reg_2602[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_9_reg_2602[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_9_reg_2602[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_9_reg_2602[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_9_reg_2602[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_9_reg_2602[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_9_reg_2602[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_9_reg_2602[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_9_reg_2602_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_9_reg_2602_reg[23]_i_1_n_0 ,\mul_ln43_9_reg_2602_reg[23]_i_1_n_1 ,\mul_ln43_9_reg_2602_reg[23]_i_1_n_2 ,\mul_ln43_9_reg_2602_reg[23]_i_1_n_3 ,\mul_ln43_9_reg_2602_reg[23]_i_1_n_4 ,\mul_ln43_9_reg_2602_reg[23]_i_1_n_5 ,\mul_ln43_9_reg_2602_reg[23]_i_1_n_6 ,\mul_ln43_9_reg_2602_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_9_reg_2602_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_9_reg_2602[23]_i_2_n_0 ,\mul_ln43_9_reg_2602[23]_i_3_n_0 ,\mul_ln43_9_reg_2602[23]_i_4_n_0 ,\mul_ln43_9_reg_2602[23]_i_5_n_0 ,\mul_ln43_9_reg_2602[23]_i_6_n_0 ,\mul_ln43_9_reg_2602[23]_i_7_n_0 ,\mul_ln43_9_reg_2602[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_9_reg_2602_reg[31]_i_1 
       (.CI(\mul_ln43_9_reg_2602_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_9_reg_2602_reg[31]_i_1_n_0 ,\mul_ln43_9_reg_2602_reg[31]_i_1_n_1 ,\mul_ln43_9_reg_2602_reg[31]_i_1_n_2 ,\mul_ln43_9_reg_2602_reg[31]_i_1_n_3 ,\mul_ln43_9_reg_2602_reg[31]_i_1_n_4 ,\mul_ln43_9_reg_2602_reg[31]_i_1_n_5 ,\mul_ln43_9_reg_2602_reg[31]_i_1_n_6 ,\mul_ln43_9_reg_2602_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_9_reg_2602[31]_i_2_n_0 ,\mul_ln43_9_reg_2602[31]_i_3_n_0 ,\mul_ln43_9_reg_2602[31]_i_4_n_0 ,\mul_ln43_9_reg_2602[31]_i_5_n_0 ,\mul_ln43_9_reg_2602[31]_i_6_n_0 ,\mul_ln43_9_reg_2602[31]_i_7_n_0 ,\mul_ln43_9_reg_2602[31]_i_8_n_0 ,\mul_ln43_9_reg_2602[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_9_reg_2602_reg[39]_i_1 
       (.CI(\mul_ln43_9_reg_2602_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_9_reg_2602_reg[39]_i_1_n_0 ,\mul_ln43_9_reg_2602_reg[39]_i_1_n_1 ,\mul_ln43_9_reg_2602_reg[39]_i_1_n_2 ,\mul_ln43_9_reg_2602_reg[39]_i_1_n_3 ,\mul_ln43_9_reg_2602_reg[39]_i_1_n_4 ,\mul_ln43_9_reg_2602_reg[39]_i_1_n_5 ,\mul_ln43_9_reg_2602_reg[39]_i_1_n_6 ,\mul_ln43_9_reg_2602_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_9_reg_2602[39]_i_2_n_0 ,\mul_ln43_9_reg_2602[39]_i_3_n_0 ,\mul_ln43_9_reg_2602[39]_i_4_n_0 ,\mul_ln43_9_reg_2602[39]_i_5_n_0 ,\mul_ln43_9_reg_2602[39]_i_6_n_0 ,\mul_ln43_9_reg_2602[39]_i_7_n_0 ,\mul_ln43_9_reg_2602[39]_i_8_n_0 ,\mul_ln43_9_reg_2602[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_9_reg_2602_reg[47]_i_1 
       (.CI(\mul_ln43_9_reg_2602_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_9_reg_2602_reg[47]_i_1_n_0 ,\mul_ln43_9_reg_2602_reg[47]_i_1_n_1 ,\mul_ln43_9_reg_2602_reg[47]_i_1_n_2 ,\mul_ln43_9_reg_2602_reg[47]_i_1_n_3 ,\mul_ln43_9_reg_2602_reg[47]_i_1_n_4 ,\mul_ln43_9_reg_2602_reg[47]_i_1_n_5 ,\mul_ln43_9_reg_2602_reg[47]_i_1_n_6 ,\mul_ln43_9_reg_2602_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_9_reg_2602[47]_i_2_n_0 ,\mul_ln43_9_reg_2602[47]_i_3_n_0 ,\mul_ln43_9_reg_2602[47]_i_4_n_0 ,\mul_ln43_9_reg_2602[47]_i_5_n_0 ,\mul_ln43_9_reg_2602[47]_i_6_n_0 ,\mul_ln43_9_reg_2602[47]_i_7_n_0 ,\mul_ln43_9_reg_2602[47]_i_8_n_0 ,\mul_ln43_9_reg_2602[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_9_reg_2602_reg[48]_i_1 
       (.CI(\mul_ln43_9_reg_2602_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_9_reg_2602_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_9_reg_2602_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_9_reg_2602[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_11_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_86
   (dout,
    DSP_ALU_INST,
    input_B_11_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_11_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_11_ce0;
  wire \mul_ln43_10_reg_2612[23]_i_2_n_0 ;
  wire \mul_ln43_10_reg_2612[23]_i_3_n_0 ;
  wire \mul_ln43_10_reg_2612[23]_i_4_n_0 ;
  wire \mul_ln43_10_reg_2612[23]_i_5_n_0 ;
  wire \mul_ln43_10_reg_2612[23]_i_6_n_0 ;
  wire \mul_ln43_10_reg_2612[23]_i_7_n_0 ;
  wire \mul_ln43_10_reg_2612[23]_i_8_n_0 ;
  wire \mul_ln43_10_reg_2612[31]_i_2_n_0 ;
  wire \mul_ln43_10_reg_2612[31]_i_3_n_0 ;
  wire \mul_ln43_10_reg_2612[31]_i_4_n_0 ;
  wire \mul_ln43_10_reg_2612[31]_i_5_n_0 ;
  wire \mul_ln43_10_reg_2612[31]_i_6_n_0 ;
  wire \mul_ln43_10_reg_2612[31]_i_7_n_0 ;
  wire \mul_ln43_10_reg_2612[31]_i_8_n_0 ;
  wire \mul_ln43_10_reg_2612[31]_i_9_n_0 ;
  wire \mul_ln43_10_reg_2612[39]_i_2_n_0 ;
  wire \mul_ln43_10_reg_2612[39]_i_3_n_0 ;
  wire \mul_ln43_10_reg_2612[39]_i_4_n_0 ;
  wire \mul_ln43_10_reg_2612[39]_i_5_n_0 ;
  wire \mul_ln43_10_reg_2612[39]_i_6_n_0 ;
  wire \mul_ln43_10_reg_2612[39]_i_7_n_0 ;
  wire \mul_ln43_10_reg_2612[39]_i_8_n_0 ;
  wire \mul_ln43_10_reg_2612[39]_i_9_n_0 ;
  wire \mul_ln43_10_reg_2612[47]_i_2_n_0 ;
  wire \mul_ln43_10_reg_2612[47]_i_3_n_0 ;
  wire \mul_ln43_10_reg_2612[47]_i_4_n_0 ;
  wire \mul_ln43_10_reg_2612[47]_i_5_n_0 ;
  wire \mul_ln43_10_reg_2612[47]_i_6_n_0 ;
  wire \mul_ln43_10_reg_2612[47]_i_7_n_0 ;
  wire \mul_ln43_10_reg_2612[47]_i_8_n_0 ;
  wire \mul_ln43_10_reg_2612[47]_i_9_n_0 ;
  wire \mul_ln43_10_reg_2612[48]_i_2_n_0 ;
  wire \mul_ln43_10_reg_2612_reg[23]_i_1_n_0 ;
  wire \mul_ln43_10_reg_2612_reg[23]_i_1_n_1 ;
  wire \mul_ln43_10_reg_2612_reg[23]_i_1_n_2 ;
  wire \mul_ln43_10_reg_2612_reg[23]_i_1_n_3 ;
  wire \mul_ln43_10_reg_2612_reg[23]_i_1_n_4 ;
  wire \mul_ln43_10_reg_2612_reg[23]_i_1_n_5 ;
  wire \mul_ln43_10_reg_2612_reg[23]_i_1_n_6 ;
  wire \mul_ln43_10_reg_2612_reg[23]_i_1_n_7 ;
  wire \mul_ln43_10_reg_2612_reg[31]_i_1_n_0 ;
  wire \mul_ln43_10_reg_2612_reg[31]_i_1_n_1 ;
  wire \mul_ln43_10_reg_2612_reg[31]_i_1_n_2 ;
  wire \mul_ln43_10_reg_2612_reg[31]_i_1_n_3 ;
  wire \mul_ln43_10_reg_2612_reg[31]_i_1_n_4 ;
  wire \mul_ln43_10_reg_2612_reg[31]_i_1_n_5 ;
  wire \mul_ln43_10_reg_2612_reg[31]_i_1_n_6 ;
  wire \mul_ln43_10_reg_2612_reg[31]_i_1_n_7 ;
  wire \mul_ln43_10_reg_2612_reg[39]_i_1_n_0 ;
  wire \mul_ln43_10_reg_2612_reg[39]_i_1_n_1 ;
  wire \mul_ln43_10_reg_2612_reg[39]_i_1_n_2 ;
  wire \mul_ln43_10_reg_2612_reg[39]_i_1_n_3 ;
  wire \mul_ln43_10_reg_2612_reg[39]_i_1_n_4 ;
  wire \mul_ln43_10_reg_2612_reg[39]_i_1_n_5 ;
  wire \mul_ln43_10_reg_2612_reg[39]_i_1_n_6 ;
  wire \mul_ln43_10_reg_2612_reg[39]_i_1_n_7 ;
  wire \mul_ln43_10_reg_2612_reg[47]_i_1_n_0 ;
  wire \mul_ln43_10_reg_2612_reg[47]_i_1_n_1 ;
  wire \mul_ln43_10_reg_2612_reg[47]_i_1_n_2 ;
  wire \mul_ln43_10_reg_2612_reg[47]_i_1_n_3 ;
  wire \mul_ln43_10_reg_2612_reg[47]_i_1_n_4 ;
  wire \mul_ln43_10_reg_2612_reg[47]_i_1_n_5 ;
  wire \mul_ln43_10_reg_2612_reg[47]_i_1_n_6 ;
  wire \mul_ln43_10_reg_2612_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_10_reg_2612_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_10_reg_2612_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_10_reg_2612_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_10_reg_2612[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_10_reg_2612[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_10_reg_2612[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_10_reg_2612[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_10_reg_2612[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_10_reg_2612[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_10_reg_2612[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_10_reg_2612[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_10_reg_2612[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_10_reg_2612[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_10_reg_2612[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_10_reg_2612[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_10_reg_2612[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_10_reg_2612[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_10_reg_2612[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_10_reg_2612[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_10_reg_2612[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_10_reg_2612[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_10_reg_2612[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_10_reg_2612[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_10_reg_2612[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_10_reg_2612[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_10_reg_2612[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_10_reg_2612[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_10_reg_2612[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_10_reg_2612[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_10_reg_2612[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_10_reg_2612[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_10_reg_2612[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_10_reg_2612[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_10_reg_2612[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_10_reg_2612[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_10_reg_2612[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_10_reg_2612_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_10_reg_2612_reg[23]_i_1_n_0 ,\mul_ln43_10_reg_2612_reg[23]_i_1_n_1 ,\mul_ln43_10_reg_2612_reg[23]_i_1_n_2 ,\mul_ln43_10_reg_2612_reg[23]_i_1_n_3 ,\mul_ln43_10_reg_2612_reg[23]_i_1_n_4 ,\mul_ln43_10_reg_2612_reg[23]_i_1_n_5 ,\mul_ln43_10_reg_2612_reg[23]_i_1_n_6 ,\mul_ln43_10_reg_2612_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_10_reg_2612_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_10_reg_2612[23]_i_2_n_0 ,\mul_ln43_10_reg_2612[23]_i_3_n_0 ,\mul_ln43_10_reg_2612[23]_i_4_n_0 ,\mul_ln43_10_reg_2612[23]_i_5_n_0 ,\mul_ln43_10_reg_2612[23]_i_6_n_0 ,\mul_ln43_10_reg_2612[23]_i_7_n_0 ,\mul_ln43_10_reg_2612[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_10_reg_2612_reg[31]_i_1 
       (.CI(\mul_ln43_10_reg_2612_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_10_reg_2612_reg[31]_i_1_n_0 ,\mul_ln43_10_reg_2612_reg[31]_i_1_n_1 ,\mul_ln43_10_reg_2612_reg[31]_i_1_n_2 ,\mul_ln43_10_reg_2612_reg[31]_i_1_n_3 ,\mul_ln43_10_reg_2612_reg[31]_i_1_n_4 ,\mul_ln43_10_reg_2612_reg[31]_i_1_n_5 ,\mul_ln43_10_reg_2612_reg[31]_i_1_n_6 ,\mul_ln43_10_reg_2612_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_10_reg_2612[31]_i_2_n_0 ,\mul_ln43_10_reg_2612[31]_i_3_n_0 ,\mul_ln43_10_reg_2612[31]_i_4_n_0 ,\mul_ln43_10_reg_2612[31]_i_5_n_0 ,\mul_ln43_10_reg_2612[31]_i_6_n_0 ,\mul_ln43_10_reg_2612[31]_i_7_n_0 ,\mul_ln43_10_reg_2612[31]_i_8_n_0 ,\mul_ln43_10_reg_2612[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_10_reg_2612_reg[39]_i_1 
       (.CI(\mul_ln43_10_reg_2612_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_10_reg_2612_reg[39]_i_1_n_0 ,\mul_ln43_10_reg_2612_reg[39]_i_1_n_1 ,\mul_ln43_10_reg_2612_reg[39]_i_1_n_2 ,\mul_ln43_10_reg_2612_reg[39]_i_1_n_3 ,\mul_ln43_10_reg_2612_reg[39]_i_1_n_4 ,\mul_ln43_10_reg_2612_reg[39]_i_1_n_5 ,\mul_ln43_10_reg_2612_reg[39]_i_1_n_6 ,\mul_ln43_10_reg_2612_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_10_reg_2612[39]_i_2_n_0 ,\mul_ln43_10_reg_2612[39]_i_3_n_0 ,\mul_ln43_10_reg_2612[39]_i_4_n_0 ,\mul_ln43_10_reg_2612[39]_i_5_n_0 ,\mul_ln43_10_reg_2612[39]_i_6_n_0 ,\mul_ln43_10_reg_2612[39]_i_7_n_0 ,\mul_ln43_10_reg_2612[39]_i_8_n_0 ,\mul_ln43_10_reg_2612[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_10_reg_2612_reg[47]_i_1 
       (.CI(\mul_ln43_10_reg_2612_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_10_reg_2612_reg[47]_i_1_n_0 ,\mul_ln43_10_reg_2612_reg[47]_i_1_n_1 ,\mul_ln43_10_reg_2612_reg[47]_i_1_n_2 ,\mul_ln43_10_reg_2612_reg[47]_i_1_n_3 ,\mul_ln43_10_reg_2612_reg[47]_i_1_n_4 ,\mul_ln43_10_reg_2612_reg[47]_i_1_n_5 ,\mul_ln43_10_reg_2612_reg[47]_i_1_n_6 ,\mul_ln43_10_reg_2612_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_10_reg_2612[47]_i_2_n_0 ,\mul_ln43_10_reg_2612[47]_i_3_n_0 ,\mul_ln43_10_reg_2612[47]_i_4_n_0 ,\mul_ln43_10_reg_2612[47]_i_5_n_0 ,\mul_ln43_10_reg_2612[47]_i_6_n_0 ,\mul_ln43_10_reg_2612[47]_i_7_n_0 ,\mul_ln43_10_reg_2612[47]_i_8_n_0 ,\mul_ln43_10_reg_2612[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_10_reg_2612_reg[48]_i_1 
       (.CI(\mul_ln43_10_reg_2612_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_10_reg_2612_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_10_reg_2612_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_10_reg_2612[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_11_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_87
   (dout,
    DSP_ALU_INST,
    input_B_11_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_11_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_11_ce0;
  wire \mul_ln43_11_reg_2617[23]_i_2_n_0 ;
  wire \mul_ln43_11_reg_2617[23]_i_3_n_0 ;
  wire \mul_ln43_11_reg_2617[23]_i_4_n_0 ;
  wire \mul_ln43_11_reg_2617[23]_i_5_n_0 ;
  wire \mul_ln43_11_reg_2617[23]_i_6_n_0 ;
  wire \mul_ln43_11_reg_2617[23]_i_7_n_0 ;
  wire \mul_ln43_11_reg_2617[23]_i_8_n_0 ;
  wire \mul_ln43_11_reg_2617[31]_i_2_n_0 ;
  wire \mul_ln43_11_reg_2617[31]_i_3_n_0 ;
  wire \mul_ln43_11_reg_2617[31]_i_4_n_0 ;
  wire \mul_ln43_11_reg_2617[31]_i_5_n_0 ;
  wire \mul_ln43_11_reg_2617[31]_i_6_n_0 ;
  wire \mul_ln43_11_reg_2617[31]_i_7_n_0 ;
  wire \mul_ln43_11_reg_2617[31]_i_8_n_0 ;
  wire \mul_ln43_11_reg_2617[31]_i_9_n_0 ;
  wire \mul_ln43_11_reg_2617[39]_i_2_n_0 ;
  wire \mul_ln43_11_reg_2617[39]_i_3_n_0 ;
  wire \mul_ln43_11_reg_2617[39]_i_4_n_0 ;
  wire \mul_ln43_11_reg_2617[39]_i_5_n_0 ;
  wire \mul_ln43_11_reg_2617[39]_i_6_n_0 ;
  wire \mul_ln43_11_reg_2617[39]_i_7_n_0 ;
  wire \mul_ln43_11_reg_2617[39]_i_8_n_0 ;
  wire \mul_ln43_11_reg_2617[39]_i_9_n_0 ;
  wire \mul_ln43_11_reg_2617[47]_i_2_n_0 ;
  wire \mul_ln43_11_reg_2617[47]_i_3_n_0 ;
  wire \mul_ln43_11_reg_2617[47]_i_4_n_0 ;
  wire \mul_ln43_11_reg_2617[47]_i_5_n_0 ;
  wire \mul_ln43_11_reg_2617[47]_i_6_n_0 ;
  wire \mul_ln43_11_reg_2617[47]_i_7_n_0 ;
  wire \mul_ln43_11_reg_2617[47]_i_8_n_0 ;
  wire \mul_ln43_11_reg_2617[47]_i_9_n_0 ;
  wire \mul_ln43_11_reg_2617[48]_i_2_n_0 ;
  wire \mul_ln43_11_reg_2617_reg[23]_i_1_n_0 ;
  wire \mul_ln43_11_reg_2617_reg[23]_i_1_n_1 ;
  wire \mul_ln43_11_reg_2617_reg[23]_i_1_n_2 ;
  wire \mul_ln43_11_reg_2617_reg[23]_i_1_n_3 ;
  wire \mul_ln43_11_reg_2617_reg[23]_i_1_n_4 ;
  wire \mul_ln43_11_reg_2617_reg[23]_i_1_n_5 ;
  wire \mul_ln43_11_reg_2617_reg[23]_i_1_n_6 ;
  wire \mul_ln43_11_reg_2617_reg[23]_i_1_n_7 ;
  wire \mul_ln43_11_reg_2617_reg[31]_i_1_n_0 ;
  wire \mul_ln43_11_reg_2617_reg[31]_i_1_n_1 ;
  wire \mul_ln43_11_reg_2617_reg[31]_i_1_n_2 ;
  wire \mul_ln43_11_reg_2617_reg[31]_i_1_n_3 ;
  wire \mul_ln43_11_reg_2617_reg[31]_i_1_n_4 ;
  wire \mul_ln43_11_reg_2617_reg[31]_i_1_n_5 ;
  wire \mul_ln43_11_reg_2617_reg[31]_i_1_n_6 ;
  wire \mul_ln43_11_reg_2617_reg[31]_i_1_n_7 ;
  wire \mul_ln43_11_reg_2617_reg[39]_i_1_n_0 ;
  wire \mul_ln43_11_reg_2617_reg[39]_i_1_n_1 ;
  wire \mul_ln43_11_reg_2617_reg[39]_i_1_n_2 ;
  wire \mul_ln43_11_reg_2617_reg[39]_i_1_n_3 ;
  wire \mul_ln43_11_reg_2617_reg[39]_i_1_n_4 ;
  wire \mul_ln43_11_reg_2617_reg[39]_i_1_n_5 ;
  wire \mul_ln43_11_reg_2617_reg[39]_i_1_n_6 ;
  wire \mul_ln43_11_reg_2617_reg[39]_i_1_n_7 ;
  wire \mul_ln43_11_reg_2617_reg[47]_i_1_n_0 ;
  wire \mul_ln43_11_reg_2617_reg[47]_i_1_n_1 ;
  wire \mul_ln43_11_reg_2617_reg[47]_i_1_n_2 ;
  wire \mul_ln43_11_reg_2617_reg[47]_i_1_n_3 ;
  wire \mul_ln43_11_reg_2617_reg[47]_i_1_n_4 ;
  wire \mul_ln43_11_reg_2617_reg[47]_i_1_n_5 ;
  wire \mul_ln43_11_reg_2617_reg[47]_i_1_n_6 ;
  wire \mul_ln43_11_reg_2617_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_11_reg_2617_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_11_reg_2617_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_11_reg_2617_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_11_reg_2617[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_11_reg_2617[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_11_reg_2617[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_11_reg_2617[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_11_reg_2617[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_11_reg_2617[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_11_reg_2617[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_11_reg_2617[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_11_reg_2617[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_11_reg_2617[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_11_reg_2617[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_11_reg_2617[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_11_reg_2617[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_11_reg_2617[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_11_reg_2617[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_11_reg_2617[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_11_reg_2617[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_11_reg_2617[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_11_reg_2617[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_11_reg_2617[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_11_reg_2617[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_11_reg_2617[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_11_reg_2617[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_11_reg_2617[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_11_reg_2617[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_11_reg_2617[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_11_reg_2617[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_11_reg_2617[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_11_reg_2617[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_11_reg_2617[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_11_reg_2617[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_11_reg_2617[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_11_reg_2617[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_11_reg_2617_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_11_reg_2617_reg[23]_i_1_n_0 ,\mul_ln43_11_reg_2617_reg[23]_i_1_n_1 ,\mul_ln43_11_reg_2617_reg[23]_i_1_n_2 ,\mul_ln43_11_reg_2617_reg[23]_i_1_n_3 ,\mul_ln43_11_reg_2617_reg[23]_i_1_n_4 ,\mul_ln43_11_reg_2617_reg[23]_i_1_n_5 ,\mul_ln43_11_reg_2617_reg[23]_i_1_n_6 ,\mul_ln43_11_reg_2617_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_11_reg_2617_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_11_reg_2617[23]_i_2_n_0 ,\mul_ln43_11_reg_2617[23]_i_3_n_0 ,\mul_ln43_11_reg_2617[23]_i_4_n_0 ,\mul_ln43_11_reg_2617[23]_i_5_n_0 ,\mul_ln43_11_reg_2617[23]_i_6_n_0 ,\mul_ln43_11_reg_2617[23]_i_7_n_0 ,\mul_ln43_11_reg_2617[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_11_reg_2617_reg[31]_i_1 
       (.CI(\mul_ln43_11_reg_2617_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_11_reg_2617_reg[31]_i_1_n_0 ,\mul_ln43_11_reg_2617_reg[31]_i_1_n_1 ,\mul_ln43_11_reg_2617_reg[31]_i_1_n_2 ,\mul_ln43_11_reg_2617_reg[31]_i_1_n_3 ,\mul_ln43_11_reg_2617_reg[31]_i_1_n_4 ,\mul_ln43_11_reg_2617_reg[31]_i_1_n_5 ,\mul_ln43_11_reg_2617_reg[31]_i_1_n_6 ,\mul_ln43_11_reg_2617_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_11_reg_2617[31]_i_2_n_0 ,\mul_ln43_11_reg_2617[31]_i_3_n_0 ,\mul_ln43_11_reg_2617[31]_i_4_n_0 ,\mul_ln43_11_reg_2617[31]_i_5_n_0 ,\mul_ln43_11_reg_2617[31]_i_6_n_0 ,\mul_ln43_11_reg_2617[31]_i_7_n_0 ,\mul_ln43_11_reg_2617[31]_i_8_n_0 ,\mul_ln43_11_reg_2617[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_11_reg_2617_reg[39]_i_1 
       (.CI(\mul_ln43_11_reg_2617_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_11_reg_2617_reg[39]_i_1_n_0 ,\mul_ln43_11_reg_2617_reg[39]_i_1_n_1 ,\mul_ln43_11_reg_2617_reg[39]_i_1_n_2 ,\mul_ln43_11_reg_2617_reg[39]_i_1_n_3 ,\mul_ln43_11_reg_2617_reg[39]_i_1_n_4 ,\mul_ln43_11_reg_2617_reg[39]_i_1_n_5 ,\mul_ln43_11_reg_2617_reg[39]_i_1_n_6 ,\mul_ln43_11_reg_2617_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_11_reg_2617[39]_i_2_n_0 ,\mul_ln43_11_reg_2617[39]_i_3_n_0 ,\mul_ln43_11_reg_2617[39]_i_4_n_0 ,\mul_ln43_11_reg_2617[39]_i_5_n_0 ,\mul_ln43_11_reg_2617[39]_i_6_n_0 ,\mul_ln43_11_reg_2617[39]_i_7_n_0 ,\mul_ln43_11_reg_2617[39]_i_8_n_0 ,\mul_ln43_11_reg_2617[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_11_reg_2617_reg[47]_i_1 
       (.CI(\mul_ln43_11_reg_2617_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_11_reg_2617_reg[47]_i_1_n_0 ,\mul_ln43_11_reg_2617_reg[47]_i_1_n_1 ,\mul_ln43_11_reg_2617_reg[47]_i_1_n_2 ,\mul_ln43_11_reg_2617_reg[47]_i_1_n_3 ,\mul_ln43_11_reg_2617_reg[47]_i_1_n_4 ,\mul_ln43_11_reg_2617_reg[47]_i_1_n_5 ,\mul_ln43_11_reg_2617_reg[47]_i_1_n_6 ,\mul_ln43_11_reg_2617_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_11_reg_2617[47]_i_2_n_0 ,\mul_ln43_11_reg_2617[47]_i_3_n_0 ,\mul_ln43_11_reg_2617[47]_i_4_n_0 ,\mul_ln43_11_reg_2617[47]_i_5_n_0 ,\mul_ln43_11_reg_2617[47]_i_6_n_0 ,\mul_ln43_11_reg_2617[47]_i_7_n_0 ,\mul_ln43_11_reg_2617[47]_i_8_n_0 ,\mul_ln43_11_reg_2617[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_11_reg_2617_reg[48]_i_1 
       (.CI(\mul_ln43_11_reg_2617_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_11_reg_2617_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_11_reg_2617_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_11_reg_2617[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_11_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_11_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_88
   (D,
    DSP_ALU_INST,
    input_B_17_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_12_q0,
    add_ln43_10_fu_1690_p2,
    mul_ln43_13_fu_1085_p2,
    mul_ln43_14_fu_1089_p2);
  output [28:0]D;
  input DSP_ALU_INST;
  input input_B_17_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_12_q0;
  input [28:0]add_ln43_10_fu_1690_p2;
  input [29:0]mul_ln43_13_fu_1085_p2;
  input [29:0]mul_ln43_14_fu_1089_p2;

  wire [28:0]D;
  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]add_ln43_10_fu_1690_p2;
  wire [48:20]add_ln43_11_fu_1718_p2;
  wire [48:20]add_ln43_12_fu_1747_p2;
  wire ap_clk;
  wire [28:0]input_A_12_q0;
  wire input_B_17_ce0;
  wire [48:19]mul_ln43_12_fu_1081_p2;
  wire [29:0]mul_ln43_13_fu_1085_p2;
  wire [29:0]mul_ln43_14_fu_1089_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire \tmp_20_reg_2687[14]_i_10_n_0 ;
  wire \tmp_20_reg_2687[14]_i_12_n_0 ;
  wire \tmp_20_reg_2687[14]_i_13_n_0 ;
  wire \tmp_20_reg_2687[14]_i_14_n_0 ;
  wire \tmp_20_reg_2687[14]_i_15_n_0 ;
  wire \tmp_20_reg_2687[14]_i_16_n_0 ;
  wire \tmp_20_reg_2687[14]_i_17_n_0 ;
  wire \tmp_20_reg_2687[14]_i_18_n_0 ;
  wire \tmp_20_reg_2687[14]_i_19_n_0 ;
  wire \tmp_20_reg_2687[14]_i_21_n_0 ;
  wire \tmp_20_reg_2687[14]_i_22_n_0 ;
  wire \tmp_20_reg_2687[14]_i_23_n_0 ;
  wire \tmp_20_reg_2687[14]_i_24_n_0 ;
  wire \tmp_20_reg_2687[14]_i_25_n_0 ;
  wire \tmp_20_reg_2687[14]_i_26_n_0 ;
  wire \tmp_20_reg_2687[14]_i_27_n_0 ;
  wire \tmp_20_reg_2687[14]_i_28_n_0 ;
  wire \tmp_20_reg_2687[14]_i_3_n_0 ;
  wire \tmp_20_reg_2687[14]_i_4_n_0 ;
  wire \tmp_20_reg_2687[14]_i_5_n_0 ;
  wire \tmp_20_reg_2687[14]_i_6_n_0 ;
  wire \tmp_20_reg_2687[14]_i_7_n_0 ;
  wire \tmp_20_reg_2687[14]_i_8_n_0 ;
  wire \tmp_20_reg_2687[14]_i_9_n_0 ;
  wire \tmp_20_reg_2687[22]_i_10_n_0 ;
  wire \tmp_20_reg_2687[22]_i_12_n_0 ;
  wire \tmp_20_reg_2687[22]_i_13_n_0 ;
  wire \tmp_20_reg_2687[22]_i_14_n_0 ;
  wire \tmp_20_reg_2687[22]_i_15_n_0 ;
  wire \tmp_20_reg_2687[22]_i_16_n_0 ;
  wire \tmp_20_reg_2687[22]_i_17_n_0 ;
  wire \tmp_20_reg_2687[22]_i_18_n_0 ;
  wire \tmp_20_reg_2687[22]_i_19_n_0 ;
  wire \tmp_20_reg_2687[22]_i_21_n_0 ;
  wire \tmp_20_reg_2687[22]_i_22_n_0 ;
  wire \tmp_20_reg_2687[22]_i_23_n_0 ;
  wire \tmp_20_reg_2687[22]_i_24_n_0 ;
  wire \tmp_20_reg_2687[22]_i_25_n_0 ;
  wire \tmp_20_reg_2687[22]_i_26_n_0 ;
  wire \tmp_20_reg_2687[22]_i_27_n_0 ;
  wire \tmp_20_reg_2687[22]_i_28_n_0 ;
  wire \tmp_20_reg_2687[22]_i_3_n_0 ;
  wire \tmp_20_reg_2687[22]_i_4_n_0 ;
  wire \tmp_20_reg_2687[22]_i_5_n_0 ;
  wire \tmp_20_reg_2687[22]_i_6_n_0 ;
  wire \tmp_20_reg_2687[22]_i_7_n_0 ;
  wire \tmp_20_reg_2687[22]_i_8_n_0 ;
  wire \tmp_20_reg_2687[22]_i_9_n_0 ;
  wire \tmp_20_reg_2687[28]_i_10_n_0 ;
  wire \tmp_20_reg_2687[28]_i_11_n_0 ;
  wire \tmp_20_reg_2687[28]_i_12_n_0 ;
  wire \tmp_20_reg_2687[28]_i_13_n_0 ;
  wire \tmp_20_reg_2687[28]_i_14_n_0 ;
  wire \tmp_20_reg_2687[28]_i_15_n_0 ;
  wire \tmp_20_reg_2687[28]_i_17_n_0 ;
  wire \tmp_20_reg_2687[28]_i_18_n_0 ;
  wire \tmp_20_reg_2687[28]_i_19_n_0 ;
  wire \tmp_20_reg_2687[28]_i_20_n_0 ;
  wire \tmp_20_reg_2687[28]_i_21_n_0 ;
  wire \tmp_20_reg_2687[28]_i_22_n_0 ;
  wire \tmp_20_reg_2687[28]_i_3_n_0 ;
  wire \tmp_20_reg_2687[28]_i_4_n_0 ;
  wire \tmp_20_reg_2687[28]_i_5_n_0 ;
  wire \tmp_20_reg_2687[28]_i_6_n_0 ;
  wire \tmp_20_reg_2687[28]_i_7_n_0 ;
  wire \tmp_20_reg_2687[28]_i_8_n_0 ;
  wire \tmp_20_reg_2687[6]_i_11_n_0 ;
  wire \tmp_20_reg_2687[6]_i_12_n_0 ;
  wire \tmp_20_reg_2687[6]_i_13_n_0 ;
  wire \tmp_20_reg_2687[6]_i_14_n_0 ;
  wire \tmp_20_reg_2687[6]_i_15_n_0 ;
  wire \tmp_20_reg_2687[6]_i_16_n_0 ;
  wire \tmp_20_reg_2687[6]_i_17_n_0 ;
  wire \tmp_20_reg_2687[6]_i_19_n_0 ;
  wire \tmp_20_reg_2687[6]_i_20_n_0 ;
  wire \tmp_20_reg_2687[6]_i_21_n_0 ;
  wire \tmp_20_reg_2687[6]_i_22_n_0 ;
  wire \tmp_20_reg_2687[6]_i_23_n_0 ;
  wire \tmp_20_reg_2687[6]_i_24_n_0 ;
  wire \tmp_20_reg_2687[6]_i_25_n_0 ;
  wire \tmp_20_reg_2687[6]_i_3_n_0 ;
  wire \tmp_20_reg_2687[6]_i_4_n_0 ;
  wire \tmp_20_reg_2687[6]_i_5_n_0 ;
  wire \tmp_20_reg_2687[6]_i_6_n_0 ;
  wire \tmp_20_reg_2687[6]_i_7_n_0 ;
  wire \tmp_20_reg_2687[6]_i_8_n_0 ;
  wire \tmp_20_reg_2687[6]_i_9_n_0 ;
  wire \tmp_20_reg_2687_reg[14]_i_11_n_0 ;
  wire \tmp_20_reg_2687_reg[14]_i_11_n_1 ;
  wire \tmp_20_reg_2687_reg[14]_i_11_n_2 ;
  wire \tmp_20_reg_2687_reg[14]_i_11_n_3 ;
  wire \tmp_20_reg_2687_reg[14]_i_11_n_4 ;
  wire \tmp_20_reg_2687_reg[14]_i_11_n_5 ;
  wire \tmp_20_reg_2687_reg[14]_i_11_n_6 ;
  wire \tmp_20_reg_2687_reg[14]_i_11_n_7 ;
  wire \tmp_20_reg_2687_reg[14]_i_1_n_0 ;
  wire \tmp_20_reg_2687_reg[14]_i_1_n_1 ;
  wire \tmp_20_reg_2687_reg[14]_i_1_n_2 ;
  wire \tmp_20_reg_2687_reg[14]_i_1_n_3 ;
  wire \tmp_20_reg_2687_reg[14]_i_1_n_4 ;
  wire \tmp_20_reg_2687_reg[14]_i_1_n_5 ;
  wire \tmp_20_reg_2687_reg[14]_i_1_n_6 ;
  wire \tmp_20_reg_2687_reg[14]_i_1_n_7 ;
  wire \tmp_20_reg_2687_reg[14]_i_2_n_0 ;
  wire \tmp_20_reg_2687_reg[14]_i_2_n_1 ;
  wire \tmp_20_reg_2687_reg[14]_i_2_n_2 ;
  wire \tmp_20_reg_2687_reg[14]_i_2_n_3 ;
  wire \tmp_20_reg_2687_reg[14]_i_2_n_4 ;
  wire \tmp_20_reg_2687_reg[14]_i_2_n_5 ;
  wire \tmp_20_reg_2687_reg[14]_i_2_n_6 ;
  wire \tmp_20_reg_2687_reg[14]_i_2_n_7 ;
  wire \tmp_20_reg_2687_reg[22]_i_11_n_0 ;
  wire \tmp_20_reg_2687_reg[22]_i_11_n_1 ;
  wire \tmp_20_reg_2687_reg[22]_i_11_n_2 ;
  wire \tmp_20_reg_2687_reg[22]_i_11_n_3 ;
  wire \tmp_20_reg_2687_reg[22]_i_11_n_4 ;
  wire \tmp_20_reg_2687_reg[22]_i_11_n_5 ;
  wire \tmp_20_reg_2687_reg[22]_i_11_n_6 ;
  wire \tmp_20_reg_2687_reg[22]_i_11_n_7 ;
  wire \tmp_20_reg_2687_reg[22]_i_1_n_0 ;
  wire \tmp_20_reg_2687_reg[22]_i_1_n_1 ;
  wire \tmp_20_reg_2687_reg[22]_i_1_n_2 ;
  wire \tmp_20_reg_2687_reg[22]_i_1_n_3 ;
  wire \tmp_20_reg_2687_reg[22]_i_1_n_4 ;
  wire \tmp_20_reg_2687_reg[22]_i_1_n_5 ;
  wire \tmp_20_reg_2687_reg[22]_i_1_n_6 ;
  wire \tmp_20_reg_2687_reg[22]_i_1_n_7 ;
  wire \tmp_20_reg_2687_reg[22]_i_2_n_0 ;
  wire \tmp_20_reg_2687_reg[22]_i_2_n_1 ;
  wire \tmp_20_reg_2687_reg[22]_i_2_n_2 ;
  wire \tmp_20_reg_2687_reg[22]_i_2_n_3 ;
  wire \tmp_20_reg_2687_reg[22]_i_2_n_4 ;
  wire \tmp_20_reg_2687_reg[22]_i_2_n_5 ;
  wire \tmp_20_reg_2687_reg[22]_i_2_n_6 ;
  wire \tmp_20_reg_2687_reg[22]_i_2_n_7 ;
  wire \tmp_20_reg_2687_reg[28]_i_1_n_3 ;
  wire \tmp_20_reg_2687_reg[28]_i_1_n_4 ;
  wire \tmp_20_reg_2687_reg[28]_i_1_n_5 ;
  wire \tmp_20_reg_2687_reg[28]_i_1_n_6 ;
  wire \tmp_20_reg_2687_reg[28]_i_1_n_7 ;
  wire \tmp_20_reg_2687_reg[28]_i_2_n_3 ;
  wire \tmp_20_reg_2687_reg[28]_i_2_n_4 ;
  wire \tmp_20_reg_2687_reg[28]_i_2_n_5 ;
  wire \tmp_20_reg_2687_reg[28]_i_2_n_6 ;
  wire \tmp_20_reg_2687_reg[28]_i_2_n_7 ;
  wire \tmp_20_reg_2687_reg[28]_i_9_n_3 ;
  wire \tmp_20_reg_2687_reg[28]_i_9_n_4 ;
  wire \tmp_20_reg_2687_reg[28]_i_9_n_5 ;
  wire \tmp_20_reg_2687_reg[28]_i_9_n_6 ;
  wire \tmp_20_reg_2687_reg[28]_i_9_n_7 ;
  wire \tmp_20_reg_2687_reg[6]_i_10_n_0 ;
  wire \tmp_20_reg_2687_reg[6]_i_10_n_1 ;
  wire \tmp_20_reg_2687_reg[6]_i_10_n_2 ;
  wire \tmp_20_reg_2687_reg[6]_i_10_n_3 ;
  wire \tmp_20_reg_2687_reg[6]_i_10_n_4 ;
  wire \tmp_20_reg_2687_reg[6]_i_10_n_5 ;
  wire \tmp_20_reg_2687_reg[6]_i_10_n_6 ;
  wire \tmp_20_reg_2687_reg[6]_i_10_n_7 ;
  wire \tmp_20_reg_2687_reg[6]_i_1_n_0 ;
  wire \tmp_20_reg_2687_reg[6]_i_1_n_1 ;
  wire \tmp_20_reg_2687_reg[6]_i_1_n_2 ;
  wire \tmp_20_reg_2687_reg[6]_i_1_n_3 ;
  wire \tmp_20_reg_2687_reg[6]_i_1_n_4 ;
  wire \tmp_20_reg_2687_reg[6]_i_1_n_5 ;
  wire \tmp_20_reg_2687_reg[6]_i_1_n_6 ;
  wire \tmp_20_reg_2687_reg[6]_i_1_n_7 ;
  wire \tmp_20_reg_2687_reg[6]_i_2_n_0 ;
  wire \tmp_20_reg_2687_reg[6]_i_2_n_1 ;
  wire \tmp_20_reg_2687_reg[6]_i_2_n_2 ;
  wire \tmp_20_reg_2687_reg[6]_i_2_n_3 ;
  wire \tmp_20_reg_2687_reg[6]_i_2_n_4 ;
  wire \tmp_20_reg_2687_reg[6]_i_2_n_5 ;
  wire \tmp_20_reg_2687_reg[6]_i_2_n_6 ;
  wire \tmp_20_reg_2687_reg[6]_i_2_n_7 ;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__6_n_0;
  wire tmp_product_carry__0_i_2__6_n_0;
  wire tmp_product_carry__0_i_3__6_n_0;
  wire tmp_product_carry__0_i_4__6_n_0;
  wire tmp_product_carry__0_i_5__6_n_0;
  wire tmp_product_carry__0_i_6__6_n_0;
  wire tmp_product_carry__0_i_7__6_n_0;
  wire tmp_product_carry__0_i_8__6_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__6_n_0;
  wire tmp_product_carry__1_i_2__6_n_0;
  wire tmp_product_carry__1_i_3__6_n_0;
  wire tmp_product_carry__1_i_4__6_n_0;
  wire tmp_product_carry__1_i_5__6_n_0;
  wire tmp_product_carry__1_i_6__6_n_0;
  wire tmp_product_carry__1_i_7__6_n_0;
  wire tmp_product_carry__1_i_8__6_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__6_n_0;
  wire tmp_product_carry__2_i_2__6_n_0;
  wire tmp_product_carry__2_i_3__6_n_0;
  wire tmp_product_carry__2_i_4__6_n_0;
  wire tmp_product_carry__2_i_5__6_n_0;
  wire tmp_product_carry__2_i_6__6_n_0;
  wire tmp_product_carry__2_i_7__6_n_0;
  wire tmp_product_carry__2_i_8__6_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__6_n_0;
  wire tmp_product_carry_i_1__6_n_0;
  wire tmp_product_carry_i_2__6_n_0;
  wire tmp_product_carry_i_3__6_n_0;
  wire tmp_product_carry_i_4__6_n_0;
  wire tmp_product_carry_i_5__6_n_0;
  wire tmp_product_carry_i_6__6_n_0;
  wire tmp_product_carry_i_7__6_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [7:5]\NLW_tmp_20_reg_2687_reg[28]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_20_reg_2687_reg[28]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_20_reg_2687_reg[28]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_20_reg_2687_reg[28]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_20_reg_2687_reg[28]_i_9_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_20_reg_2687_reg[28]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_20_reg_2687_reg[6]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_20_reg_2687_reg[6]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_20_reg_2687_reg[6]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_10 
       (.I0(add_ln43_12_fu_1747_p2[27]),
        .I1(mul_ln43_14_fu_1089_p2[8]),
        .O(\tmp_20_reg_2687[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_12 
       (.I0(add_ln43_11_fu_1718_p2[34]),
        .I1(mul_ln43_13_fu_1085_p2[15]),
        .O(\tmp_20_reg_2687[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_13 
       (.I0(add_ln43_11_fu_1718_p2[33]),
        .I1(mul_ln43_13_fu_1085_p2[14]),
        .O(\tmp_20_reg_2687[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_14 
       (.I0(add_ln43_11_fu_1718_p2[32]),
        .I1(mul_ln43_13_fu_1085_p2[13]),
        .O(\tmp_20_reg_2687[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_15 
       (.I0(add_ln43_11_fu_1718_p2[31]),
        .I1(mul_ln43_13_fu_1085_p2[12]),
        .O(\tmp_20_reg_2687[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_16 
       (.I0(add_ln43_11_fu_1718_p2[30]),
        .I1(mul_ln43_13_fu_1085_p2[11]),
        .O(\tmp_20_reg_2687[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_17 
       (.I0(add_ln43_11_fu_1718_p2[29]),
        .I1(mul_ln43_13_fu_1085_p2[10]),
        .O(\tmp_20_reg_2687[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_18 
       (.I0(add_ln43_11_fu_1718_p2[28]),
        .I1(mul_ln43_13_fu_1085_p2[9]),
        .O(\tmp_20_reg_2687[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_19 
       (.I0(add_ln43_11_fu_1718_p2[27]),
        .I1(mul_ln43_13_fu_1085_p2[8]),
        .O(\tmp_20_reg_2687[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_21 
       (.I0(add_ln43_10_fu_1690_p2[14]),
        .I1(mul_ln43_12_fu_1081_p2[34]),
        .O(\tmp_20_reg_2687[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_22 
       (.I0(add_ln43_10_fu_1690_p2[13]),
        .I1(mul_ln43_12_fu_1081_p2[33]),
        .O(\tmp_20_reg_2687[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_23 
       (.I0(add_ln43_10_fu_1690_p2[12]),
        .I1(mul_ln43_12_fu_1081_p2[32]),
        .O(\tmp_20_reg_2687[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_24 
       (.I0(add_ln43_10_fu_1690_p2[11]),
        .I1(mul_ln43_12_fu_1081_p2[31]),
        .O(\tmp_20_reg_2687[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_25 
       (.I0(add_ln43_10_fu_1690_p2[10]),
        .I1(mul_ln43_12_fu_1081_p2[30]),
        .O(\tmp_20_reg_2687[14]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_26 
       (.I0(add_ln43_10_fu_1690_p2[9]),
        .I1(mul_ln43_12_fu_1081_p2[29]),
        .O(\tmp_20_reg_2687[14]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_27 
       (.I0(add_ln43_10_fu_1690_p2[8]),
        .I1(mul_ln43_12_fu_1081_p2[28]),
        .O(\tmp_20_reg_2687[14]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_28 
       (.I0(add_ln43_10_fu_1690_p2[7]),
        .I1(mul_ln43_12_fu_1081_p2[27]),
        .O(\tmp_20_reg_2687[14]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_3 
       (.I0(add_ln43_12_fu_1747_p2[34]),
        .I1(mul_ln43_14_fu_1089_p2[15]),
        .O(\tmp_20_reg_2687[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_4 
       (.I0(add_ln43_12_fu_1747_p2[33]),
        .I1(mul_ln43_14_fu_1089_p2[14]),
        .O(\tmp_20_reg_2687[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_5 
       (.I0(add_ln43_12_fu_1747_p2[32]),
        .I1(mul_ln43_14_fu_1089_p2[13]),
        .O(\tmp_20_reg_2687[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_6 
       (.I0(add_ln43_12_fu_1747_p2[31]),
        .I1(mul_ln43_14_fu_1089_p2[12]),
        .O(\tmp_20_reg_2687[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_7 
       (.I0(add_ln43_12_fu_1747_p2[30]),
        .I1(mul_ln43_14_fu_1089_p2[11]),
        .O(\tmp_20_reg_2687[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_8 
       (.I0(add_ln43_12_fu_1747_p2[29]),
        .I1(mul_ln43_14_fu_1089_p2[10]),
        .O(\tmp_20_reg_2687[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[14]_i_9 
       (.I0(add_ln43_12_fu_1747_p2[28]),
        .I1(mul_ln43_14_fu_1089_p2[9]),
        .O(\tmp_20_reg_2687[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_10 
       (.I0(add_ln43_12_fu_1747_p2[35]),
        .I1(mul_ln43_14_fu_1089_p2[16]),
        .O(\tmp_20_reg_2687[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_12 
       (.I0(add_ln43_11_fu_1718_p2[42]),
        .I1(mul_ln43_13_fu_1085_p2[23]),
        .O(\tmp_20_reg_2687[22]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_13 
       (.I0(add_ln43_11_fu_1718_p2[41]),
        .I1(mul_ln43_13_fu_1085_p2[22]),
        .O(\tmp_20_reg_2687[22]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_14 
       (.I0(add_ln43_11_fu_1718_p2[40]),
        .I1(mul_ln43_13_fu_1085_p2[21]),
        .O(\tmp_20_reg_2687[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_15 
       (.I0(add_ln43_11_fu_1718_p2[39]),
        .I1(mul_ln43_13_fu_1085_p2[20]),
        .O(\tmp_20_reg_2687[22]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_16 
       (.I0(add_ln43_11_fu_1718_p2[38]),
        .I1(mul_ln43_13_fu_1085_p2[19]),
        .O(\tmp_20_reg_2687[22]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_17 
       (.I0(add_ln43_11_fu_1718_p2[37]),
        .I1(mul_ln43_13_fu_1085_p2[18]),
        .O(\tmp_20_reg_2687[22]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_18 
       (.I0(add_ln43_11_fu_1718_p2[36]),
        .I1(mul_ln43_13_fu_1085_p2[17]),
        .O(\tmp_20_reg_2687[22]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_19 
       (.I0(add_ln43_11_fu_1718_p2[35]),
        .I1(mul_ln43_13_fu_1085_p2[16]),
        .O(\tmp_20_reg_2687[22]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_21 
       (.I0(add_ln43_10_fu_1690_p2[22]),
        .I1(mul_ln43_12_fu_1081_p2[42]),
        .O(\tmp_20_reg_2687[22]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_22 
       (.I0(add_ln43_10_fu_1690_p2[21]),
        .I1(mul_ln43_12_fu_1081_p2[41]),
        .O(\tmp_20_reg_2687[22]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_23 
       (.I0(add_ln43_10_fu_1690_p2[20]),
        .I1(mul_ln43_12_fu_1081_p2[40]),
        .O(\tmp_20_reg_2687[22]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_24 
       (.I0(add_ln43_10_fu_1690_p2[19]),
        .I1(mul_ln43_12_fu_1081_p2[39]),
        .O(\tmp_20_reg_2687[22]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_25 
       (.I0(add_ln43_10_fu_1690_p2[18]),
        .I1(mul_ln43_12_fu_1081_p2[38]),
        .O(\tmp_20_reg_2687[22]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_26 
       (.I0(add_ln43_10_fu_1690_p2[17]),
        .I1(mul_ln43_12_fu_1081_p2[37]),
        .O(\tmp_20_reg_2687[22]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_27 
       (.I0(add_ln43_10_fu_1690_p2[16]),
        .I1(mul_ln43_12_fu_1081_p2[36]),
        .O(\tmp_20_reg_2687[22]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_28 
       (.I0(add_ln43_10_fu_1690_p2[15]),
        .I1(mul_ln43_12_fu_1081_p2[35]),
        .O(\tmp_20_reg_2687[22]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_3 
       (.I0(add_ln43_12_fu_1747_p2[42]),
        .I1(mul_ln43_14_fu_1089_p2[23]),
        .O(\tmp_20_reg_2687[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_4 
       (.I0(add_ln43_12_fu_1747_p2[41]),
        .I1(mul_ln43_14_fu_1089_p2[22]),
        .O(\tmp_20_reg_2687[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_5 
       (.I0(add_ln43_12_fu_1747_p2[40]),
        .I1(mul_ln43_14_fu_1089_p2[21]),
        .O(\tmp_20_reg_2687[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_6 
       (.I0(add_ln43_12_fu_1747_p2[39]),
        .I1(mul_ln43_14_fu_1089_p2[20]),
        .O(\tmp_20_reg_2687[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_7 
       (.I0(add_ln43_12_fu_1747_p2[38]),
        .I1(mul_ln43_14_fu_1089_p2[19]),
        .O(\tmp_20_reg_2687[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_8 
       (.I0(add_ln43_12_fu_1747_p2[37]),
        .I1(mul_ln43_14_fu_1089_p2[18]),
        .O(\tmp_20_reg_2687[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[22]_i_9 
       (.I0(add_ln43_12_fu_1747_p2[36]),
        .I1(mul_ln43_14_fu_1089_p2[17]),
        .O(\tmp_20_reg_2687[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_10 
       (.I0(add_ln43_11_fu_1718_p2[48]),
        .I1(mul_ln43_13_fu_1085_p2[29]),
        .O(\tmp_20_reg_2687[28]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_11 
       (.I0(add_ln43_11_fu_1718_p2[47]),
        .I1(mul_ln43_13_fu_1085_p2[28]),
        .O(\tmp_20_reg_2687[28]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_12 
       (.I0(add_ln43_11_fu_1718_p2[46]),
        .I1(mul_ln43_13_fu_1085_p2[27]),
        .O(\tmp_20_reg_2687[28]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_13 
       (.I0(add_ln43_11_fu_1718_p2[45]),
        .I1(mul_ln43_13_fu_1085_p2[26]),
        .O(\tmp_20_reg_2687[28]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_14 
       (.I0(add_ln43_11_fu_1718_p2[44]),
        .I1(mul_ln43_13_fu_1085_p2[25]),
        .O(\tmp_20_reg_2687[28]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_15 
       (.I0(add_ln43_11_fu_1718_p2[43]),
        .I1(mul_ln43_13_fu_1085_p2[24]),
        .O(\tmp_20_reg_2687[28]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_17 
       (.I0(add_ln43_10_fu_1690_p2[28]),
        .I1(mul_ln43_12_fu_1081_p2[48]),
        .O(\tmp_20_reg_2687[28]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_18 
       (.I0(add_ln43_10_fu_1690_p2[27]),
        .I1(mul_ln43_12_fu_1081_p2[47]),
        .O(\tmp_20_reg_2687[28]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_19 
       (.I0(add_ln43_10_fu_1690_p2[26]),
        .I1(mul_ln43_12_fu_1081_p2[46]),
        .O(\tmp_20_reg_2687[28]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_20 
       (.I0(add_ln43_10_fu_1690_p2[25]),
        .I1(mul_ln43_12_fu_1081_p2[45]),
        .O(\tmp_20_reg_2687[28]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_21 
       (.I0(add_ln43_10_fu_1690_p2[24]),
        .I1(mul_ln43_12_fu_1081_p2[44]),
        .O(\tmp_20_reg_2687[28]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_22 
       (.I0(add_ln43_10_fu_1690_p2[23]),
        .I1(mul_ln43_12_fu_1081_p2[43]),
        .O(\tmp_20_reg_2687[28]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_3 
       (.I0(add_ln43_12_fu_1747_p2[48]),
        .I1(mul_ln43_14_fu_1089_p2[29]),
        .O(\tmp_20_reg_2687[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_4 
       (.I0(add_ln43_12_fu_1747_p2[47]),
        .I1(mul_ln43_14_fu_1089_p2[28]),
        .O(\tmp_20_reg_2687[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_5 
       (.I0(add_ln43_12_fu_1747_p2[46]),
        .I1(mul_ln43_14_fu_1089_p2[27]),
        .O(\tmp_20_reg_2687[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_6 
       (.I0(add_ln43_12_fu_1747_p2[45]),
        .I1(mul_ln43_14_fu_1089_p2[26]),
        .O(\tmp_20_reg_2687[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_7 
       (.I0(add_ln43_12_fu_1747_p2[44]),
        .I1(mul_ln43_14_fu_1089_p2[25]),
        .O(\tmp_20_reg_2687[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[28]_i_8 
       (.I0(add_ln43_12_fu_1747_p2[43]),
        .I1(mul_ln43_14_fu_1089_p2[24]),
        .O(\tmp_20_reg_2687[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_11 
       (.I0(add_ln43_11_fu_1718_p2[26]),
        .I1(mul_ln43_13_fu_1085_p2[7]),
        .O(\tmp_20_reg_2687[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_12 
       (.I0(add_ln43_11_fu_1718_p2[25]),
        .I1(mul_ln43_13_fu_1085_p2[6]),
        .O(\tmp_20_reg_2687[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_13 
       (.I0(add_ln43_11_fu_1718_p2[24]),
        .I1(mul_ln43_13_fu_1085_p2[5]),
        .O(\tmp_20_reg_2687[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_14 
       (.I0(add_ln43_11_fu_1718_p2[23]),
        .I1(mul_ln43_13_fu_1085_p2[4]),
        .O(\tmp_20_reg_2687[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_15 
       (.I0(add_ln43_11_fu_1718_p2[22]),
        .I1(mul_ln43_13_fu_1085_p2[3]),
        .O(\tmp_20_reg_2687[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_16 
       (.I0(add_ln43_11_fu_1718_p2[21]),
        .I1(mul_ln43_13_fu_1085_p2[2]),
        .O(\tmp_20_reg_2687[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_17 
       (.I0(add_ln43_11_fu_1718_p2[20]),
        .I1(mul_ln43_13_fu_1085_p2[1]),
        .O(\tmp_20_reg_2687[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_19 
       (.I0(add_ln43_10_fu_1690_p2[6]),
        .I1(mul_ln43_12_fu_1081_p2[26]),
        .O(\tmp_20_reg_2687[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_20 
       (.I0(add_ln43_10_fu_1690_p2[5]),
        .I1(mul_ln43_12_fu_1081_p2[25]),
        .O(\tmp_20_reg_2687[6]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_21 
       (.I0(add_ln43_10_fu_1690_p2[4]),
        .I1(mul_ln43_12_fu_1081_p2[24]),
        .O(\tmp_20_reg_2687[6]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_22 
       (.I0(add_ln43_10_fu_1690_p2[3]),
        .I1(mul_ln43_12_fu_1081_p2[23]),
        .O(\tmp_20_reg_2687[6]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_23 
       (.I0(add_ln43_10_fu_1690_p2[2]),
        .I1(mul_ln43_12_fu_1081_p2[22]),
        .O(\tmp_20_reg_2687[6]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_24 
       (.I0(add_ln43_10_fu_1690_p2[1]),
        .I1(mul_ln43_12_fu_1081_p2[21]),
        .O(\tmp_20_reg_2687[6]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_25 
       (.I0(add_ln43_10_fu_1690_p2[0]),
        .I1(mul_ln43_12_fu_1081_p2[20]),
        .O(\tmp_20_reg_2687[6]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_3 
       (.I0(add_ln43_12_fu_1747_p2[26]),
        .I1(mul_ln43_14_fu_1089_p2[7]),
        .O(\tmp_20_reg_2687[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_4 
       (.I0(add_ln43_12_fu_1747_p2[25]),
        .I1(mul_ln43_14_fu_1089_p2[6]),
        .O(\tmp_20_reg_2687[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_5 
       (.I0(add_ln43_12_fu_1747_p2[24]),
        .I1(mul_ln43_14_fu_1089_p2[5]),
        .O(\tmp_20_reg_2687[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_6 
       (.I0(add_ln43_12_fu_1747_p2[23]),
        .I1(mul_ln43_14_fu_1089_p2[4]),
        .O(\tmp_20_reg_2687[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_7 
       (.I0(add_ln43_12_fu_1747_p2[22]),
        .I1(mul_ln43_14_fu_1089_p2[3]),
        .O(\tmp_20_reg_2687[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_8 
       (.I0(add_ln43_12_fu_1747_p2[21]),
        .I1(mul_ln43_14_fu_1089_p2[2]),
        .O(\tmp_20_reg_2687[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_20_reg_2687[6]_i_9 
       (.I0(add_ln43_12_fu_1747_p2[20]),
        .I1(mul_ln43_14_fu_1089_p2[1]),
        .O(\tmp_20_reg_2687[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[14]_i_1 
       (.CI(\tmp_20_reg_2687_reg[6]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[14]_i_1_n_0 ,\tmp_20_reg_2687_reg[14]_i_1_n_1 ,\tmp_20_reg_2687_reg[14]_i_1_n_2 ,\tmp_20_reg_2687_reg[14]_i_1_n_3 ,\tmp_20_reg_2687_reg[14]_i_1_n_4 ,\tmp_20_reg_2687_reg[14]_i_1_n_5 ,\tmp_20_reg_2687_reg[14]_i_1_n_6 ,\tmp_20_reg_2687_reg[14]_i_1_n_7 }),
        .DI(add_ln43_12_fu_1747_p2[34:27]),
        .O(D[14:7]),
        .S({\tmp_20_reg_2687[14]_i_3_n_0 ,\tmp_20_reg_2687[14]_i_4_n_0 ,\tmp_20_reg_2687[14]_i_5_n_0 ,\tmp_20_reg_2687[14]_i_6_n_0 ,\tmp_20_reg_2687[14]_i_7_n_0 ,\tmp_20_reg_2687[14]_i_8_n_0 ,\tmp_20_reg_2687[14]_i_9_n_0 ,\tmp_20_reg_2687[14]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[14]_i_11 
       (.CI(\tmp_20_reg_2687_reg[6]_i_10_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[14]_i_11_n_0 ,\tmp_20_reg_2687_reg[14]_i_11_n_1 ,\tmp_20_reg_2687_reg[14]_i_11_n_2 ,\tmp_20_reg_2687_reg[14]_i_11_n_3 ,\tmp_20_reg_2687_reg[14]_i_11_n_4 ,\tmp_20_reg_2687_reg[14]_i_11_n_5 ,\tmp_20_reg_2687_reg[14]_i_11_n_6 ,\tmp_20_reg_2687_reg[14]_i_11_n_7 }),
        .DI(add_ln43_10_fu_1690_p2[14:7]),
        .O(add_ln43_11_fu_1718_p2[34:27]),
        .S({\tmp_20_reg_2687[14]_i_21_n_0 ,\tmp_20_reg_2687[14]_i_22_n_0 ,\tmp_20_reg_2687[14]_i_23_n_0 ,\tmp_20_reg_2687[14]_i_24_n_0 ,\tmp_20_reg_2687[14]_i_25_n_0 ,\tmp_20_reg_2687[14]_i_26_n_0 ,\tmp_20_reg_2687[14]_i_27_n_0 ,\tmp_20_reg_2687[14]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[14]_i_2 
       (.CI(\tmp_20_reg_2687_reg[6]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[14]_i_2_n_0 ,\tmp_20_reg_2687_reg[14]_i_2_n_1 ,\tmp_20_reg_2687_reg[14]_i_2_n_2 ,\tmp_20_reg_2687_reg[14]_i_2_n_3 ,\tmp_20_reg_2687_reg[14]_i_2_n_4 ,\tmp_20_reg_2687_reg[14]_i_2_n_5 ,\tmp_20_reg_2687_reg[14]_i_2_n_6 ,\tmp_20_reg_2687_reg[14]_i_2_n_7 }),
        .DI(add_ln43_11_fu_1718_p2[34:27]),
        .O(add_ln43_12_fu_1747_p2[34:27]),
        .S({\tmp_20_reg_2687[14]_i_12_n_0 ,\tmp_20_reg_2687[14]_i_13_n_0 ,\tmp_20_reg_2687[14]_i_14_n_0 ,\tmp_20_reg_2687[14]_i_15_n_0 ,\tmp_20_reg_2687[14]_i_16_n_0 ,\tmp_20_reg_2687[14]_i_17_n_0 ,\tmp_20_reg_2687[14]_i_18_n_0 ,\tmp_20_reg_2687[14]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[22]_i_1 
       (.CI(\tmp_20_reg_2687_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[22]_i_1_n_0 ,\tmp_20_reg_2687_reg[22]_i_1_n_1 ,\tmp_20_reg_2687_reg[22]_i_1_n_2 ,\tmp_20_reg_2687_reg[22]_i_1_n_3 ,\tmp_20_reg_2687_reg[22]_i_1_n_4 ,\tmp_20_reg_2687_reg[22]_i_1_n_5 ,\tmp_20_reg_2687_reg[22]_i_1_n_6 ,\tmp_20_reg_2687_reg[22]_i_1_n_7 }),
        .DI(add_ln43_12_fu_1747_p2[42:35]),
        .O(D[22:15]),
        .S({\tmp_20_reg_2687[22]_i_3_n_0 ,\tmp_20_reg_2687[22]_i_4_n_0 ,\tmp_20_reg_2687[22]_i_5_n_0 ,\tmp_20_reg_2687[22]_i_6_n_0 ,\tmp_20_reg_2687[22]_i_7_n_0 ,\tmp_20_reg_2687[22]_i_8_n_0 ,\tmp_20_reg_2687[22]_i_9_n_0 ,\tmp_20_reg_2687[22]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[22]_i_11 
       (.CI(\tmp_20_reg_2687_reg[14]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[22]_i_11_n_0 ,\tmp_20_reg_2687_reg[22]_i_11_n_1 ,\tmp_20_reg_2687_reg[22]_i_11_n_2 ,\tmp_20_reg_2687_reg[22]_i_11_n_3 ,\tmp_20_reg_2687_reg[22]_i_11_n_4 ,\tmp_20_reg_2687_reg[22]_i_11_n_5 ,\tmp_20_reg_2687_reg[22]_i_11_n_6 ,\tmp_20_reg_2687_reg[22]_i_11_n_7 }),
        .DI(add_ln43_10_fu_1690_p2[22:15]),
        .O(add_ln43_11_fu_1718_p2[42:35]),
        .S({\tmp_20_reg_2687[22]_i_21_n_0 ,\tmp_20_reg_2687[22]_i_22_n_0 ,\tmp_20_reg_2687[22]_i_23_n_0 ,\tmp_20_reg_2687[22]_i_24_n_0 ,\tmp_20_reg_2687[22]_i_25_n_0 ,\tmp_20_reg_2687[22]_i_26_n_0 ,\tmp_20_reg_2687[22]_i_27_n_0 ,\tmp_20_reg_2687[22]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[22]_i_2 
       (.CI(\tmp_20_reg_2687_reg[14]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[22]_i_2_n_0 ,\tmp_20_reg_2687_reg[22]_i_2_n_1 ,\tmp_20_reg_2687_reg[22]_i_2_n_2 ,\tmp_20_reg_2687_reg[22]_i_2_n_3 ,\tmp_20_reg_2687_reg[22]_i_2_n_4 ,\tmp_20_reg_2687_reg[22]_i_2_n_5 ,\tmp_20_reg_2687_reg[22]_i_2_n_6 ,\tmp_20_reg_2687_reg[22]_i_2_n_7 }),
        .DI(add_ln43_11_fu_1718_p2[42:35]),
        .O(add_ln43_12_fu_1747_p2[42:35]),
        .S({\tmp_20_reg_2687[22]_i_12_n_0 ,\tmp_20_reg_2687[22]_i_13_n_0 ,\tmp_20_reg_2687[22]_i_14_n_0 ,\tmp_20_reg_2687[22]_i_15_n_0 ,\tmp_20_reg_2687[22]_i_16_n_0 ,\tmp_20_reg_2687[22]_i_17_n_0 ,\tmp_20_reg_2687[22]_i_18_n_0 ,\tmp_20_reg_2687[22]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[28]_i_1 
       (.CI(\tmp_20_reg_2687_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_20_reg_2687_reg[28]_i_1_CO_UNCONNECTED [7:5],\tmp_20_reg_2687_reg[28]_i_1_n_3 ,\tmp_20_reg_2687_reg[28]_i_1_n_4 ,\tmp_20_reg_2687_reg[28]_i_1_n_5 ,\tmp_20_reg_2687_reg[28]_i_1_n_6 ,\tmp_20_reg_2687_reg[28]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_12_fu_1747_p2[47:43]}),
        .O({\NLW_tmp_20_reg_2687_reg[28]_i_1_O_UNCONNECTED [7:6],D[28:23]}),
        .S({1'b0,1'b0,\tmp_20_reg_2687[28]_i_3_n_0 ,\tmp_20_reg_2687[28]_i_4_n_0 ,\tmp_20_reg_2687[28]_i_5_n_0 ,\tmp_20_reg_2687[28]_i_6_n_0 ,\tmp_20_reg_2687[28]_i_7_n_0 ,\tmp_20_reg_2687[28]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[28]_i_2 
       (.CI(\tmp_20_reg_2687_reg[22]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_20_reg_2687_reg[28]_i_2_CO_UNCONNECTED [7:5],\tmp_20_reg_2687_reg[28]_i_2_n_3 ,\tmp_20_reg_2687_reg[28]_i_2_n_4 ,\tmp_20_reg_2687_reg[28]_i_2_n_5 ,\tmp_20_reg_2687_reg[28]_i_2_n_6 ,\tmp_20_reg_2687_reg[28]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_11_fu_1718_p2[47:43]}),
        .O({\NLW_tmp_20_reg_2687_reg[28]_i_2_O_UNCONNECTED [7:6],add_ln43_12_fu_1747_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_20_reg_2687[28]_i_10_n_0 ,\tmp_20_reg_2687[28]_i_11_n_0 ,\tmp_20_reg_2687[28]_i_12_n_0 ,\tmp_20_reg_2687[28]_i_13_n_0 ,\tmp_20_reg_2687[28]_i_14_n_0 ,\tmp_20_reg_2687[28]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[28]_i_9 
       (.CI(\tmp_20_reg_2687_reg[22]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_20_reg_2687_reg[28]_i_9_CO_UNCONNECTED [7:5],\tmp_20_reg_2687_reg[28]_i_9_n_3 ,\tmp_20_reg_2687_reg[28]_i_9_n_4 ,\tmp_20_reg_2687_reg[28]_i_9_n_5 ,\tmp_20_reg_2687_reg[28]_i_9_n_6 ,\tmp_20_reg_2687_reg[28]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_10_fu_1690_p2[27:23]}),
        .O({\NLW_tmp_20_reg_2687_reg[28]_i_9_O_UNCONNECTED [7:6],add_ln43_11_fu_1718_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_20_reg_2687[28]_i_17_n_0 ,\tmp_20_reg_2687[28]_i_18_n_0 ,\tmp_20_reg_2687[28]_i_19_n_0 ,\tmp_20_reg_2687[28]_i_20_n_0 ,\tmp_20_reg_2687[28]_i_21_n_0 ,\tmp_20_reg_2687[28]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[6]_i_1_n_0 ,\tmp_20_reg_2687_reg[6]_i_1_n_1 ,\tmp_20_reg_2687_reg[6]_i_1_n_2 ,\tmp_20_reg_2687_reg[6]_i_1_n_3 ,\tmp_20_reg_2687_reg[6]_i_1_n_4 ,\tmp_20_reg_2687_reg[6]_i_1_n_5 ,\tmp_20_reg_2687_reg[6]_i_1_n_6 ,\tmp_20_reg_2687_reg[6]_i_1_n_7 }),
        .DI({add_ln43_12_fu_1747_p2[26:20],1'b0}),
        .O({D[6:0],\NLW_tmp_20_reg_2687_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_20_reg_2687[6]_i_3_n_0 ,\tmp_20_reg_2687[6]_i_4_n_0 ,\tmp_20_reg_2687[6]_i_5_n_0 ,\tmp_20_reg_2687[6]_i_6_n_0 ,\tmp_20_reg_2687[6]_i_7_n_0 ,\tmp_20_reg_2687[6]_i_8_n_0 ,\tmp_20_reg_2687[6]_i_9_n_0 ,mul_ln43_14_fu_1089_p2[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[6]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[6]_i_10_n_0 ,\tmp_20_reg_2687_reg[6]_i_10_n_1 ,\tmp_20_reg_2687_reg[6]_i_10_n_2 ,\tmp_20_reg_2687_reg[6]_i_10_n_3 ,\tmp_20_reg_2687_reg[6]_i_10_n_4 ,\tmp_20_reg_2687_reg[6]_i_10_n_5 ,\tmp_20_reg_2687_reg[6]_i_10_n_6 ,\tmp_20_reg_2687_reg[6]_i_10_n_7 }),
        .DI({add_ln43_10_fu_1690_p2[6:0],1'b0}),
        .O({add_ln43_11_fu_1718_p2[26:20],\NLW_tmp_20_reg_2687_reg[6]_i_10_O_UNCONNECTED [0]}),
        .S({\tmp_20_reg_2687[6]_i_19_n_0 ,\tmp_20_reg_2687[6]_i_20_n_0 ,\tmp_20_reg_2687[6]_i_21_n_0 ,\tmp_20_reg_2687[6]_i_22_n_0 ,\tmp_20_reg_2687[6]_i_23_n_0 ,\tmp_20_reg_2687[6]_i_24_n_0 ,\tmp_20_reg_2687[6]_i_25_n_0 ,mul_ln43_12_fu_1081_p2[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_20_reg_2687_reg[6]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_20_reg_2687_reg[6]_i_2_n_0 ,\tmp_20_reg_2687_reg[6]_i_2_n_1 ,\tmp_20_reg_2687_reg[6]_i_2_n_2 ,\tmp_20_reg_2687_reg[6]_i_2_n_3 ,\tmp_20_reg_2687_reg[6]_i_2_n_4 ,\tmp_20_reg_2687_reg[6]_i_2_n_5 ,\tmp_20_reg_2687_reg[6]_i_2_n_6 ,\tmp_20_reg_2687_reg[6]_i_2_n_7 }),
        .DI({add_ln43_11_fu_1718_p2[26:20],1'b0}),
        .O({add_ln43_12_fu_1747_p2[26:20],\NLW_tmp_20_reg_2687_reg[6]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_20_reg_2687[6]_i_11_n_0 ,\tmp_20_reg_2687[6]_i_12_n_0 ,\tmp_20_reg_2687[6]_i_13_n_0 ,\tmp_20_reg_2687[6]_i_14_n_0 ,\tmp_20_reg_2687[6]_i_15_n_0 ,\tmp_20_reg_2687[6]_i_16_n_0 ,\tmp_20_reg_2687[6]_i_17_n_0 ,mul_ln43_13_fu_1085_p2[0]}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_12_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_17_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_12_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28],input_A_12_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_12_fu_1081_p2[23:19],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__6_n_0,tmp_product_carry_i_2__6_n_0,tmp_product_carry_i_3__6_n_0,tmp_product_carry_i_4__6_n_0,tmp_product_carry_i_5__6_n_0,tmp_product_carry_i_6__6_n_0,tmp_product_carry_i_7__6_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_12_fu_1081_p2[31:24]),
        .S({tmp_product_carry__0_i_1__6_n_0,tmp_product_carry__0_i_2__6_n_0,tmp_product_carry__0_i_3__6_n_0,tmp_product_carry__0_i_4__6_n_0,tmp_product_carry__0_i_5__6_n_0,tmp_product_carry__0_i_6__6_n_0,tmp_product_carry__0_i_7__6_n_0,tmp_product_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__6
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__6
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__6
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__6
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__6
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__6
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__6
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__6
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_12_fu_1081_p2[39:32]),
        .S({tmp_product_carry__1_i_1__6_n_0,tmp_product_carry__1_i_2__6_n_0,tmp_product_carry__1_i_3__6_n_0,tmp_product_carry__1_i_4__6_n_0,tmp_product_carry__1_i_5__6_n_0,tmp_product_carry__1_i_6__6_n_0,tmp_product_carry__1_i_7__6_n_0,tmp_product_carry__1_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__6
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__6
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__6
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__6
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__6
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__6
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__6
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__6
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_12_fu_1081_p2[47:40]),
        .S({tmp_product_carry__2_i_1__6_n_0,tmp_product_carry__2_i_2__6_n_0,tmp_product_carry__2_i_3__6_n_0,tmp_product_carry__2_i_4__6_n_0,tmp_product_carry__2_i_5__6_n_0,tmp_product_carry__2_i_6__6_n_0,tmp_product_carry__2_i_7__6_n_0,tmp_product_carry__2_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__6
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__6
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__6
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__6
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__6
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__6
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__6
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__6
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_12_fu_1081_p2[48]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__6
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__6
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__6
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__6
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__6
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__6
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__6
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__6
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__6_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_89
   (mul_ln43_13_fu_1085_p2,
    DSP_ALU_INST,
    input_B_17_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_13_q0);
  output [29:0]mul_ln43_13_fu_1085_p2;
  input DSP_ALU_INST;
  input input_B_17_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_13_q0;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire ap_clk;
  wire [28:0]input_A_13_q0;
  wire input_B_17_ce0;
  wire [29:0]mul_ln43_13_fu_1085_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__7_n_0;
  wire tmp_product_carry__0_i_2__7_n_0;
  wire tmp_product_carry__0_i_3__7_n_0;
  wire tmp_product_carry__0_i_4__7_n_0;
  wire tmp_product_carry__0_i_5__7_n_0;
  wire tmp_product_carry__0_i_6__7_n_0;
  wire tmp_product_carry__0_i_7__7_n_0;
  wire tmp_product_carry__0_i_8__7_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__7_n_0;
  wire tmp_product_carry__1_i_2__7_n_0;
  wire tmp_product_carry__1_i_3__7_n_0;
  wire tmp_product_carry__1_i_4__7_n_0;
  wire tmp_product_carry__1_i_5__7_n_0;
  wire tmp_product_carry__1_i_6__7_n_0;
  wire tmp_product_carry__1_i_7__7_n_0;
  wire tmp_product_carry__1_i_8__7_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__7_n_0;
  wire tmp_product_carry__2_i_2__7_n_0;
  wire tmp_product_carry__2_i_3__7_n_0;
  wire tmp_product_carry__2_i_4__7_n_0;
  wire tmp_product_carry__2_i_5__7_n_0;
  wire tmp_product_carry__2_i_6__7_n_0;
  wire tmp_product_carry__2_i_7__7_n_0;
  wire tmp_product_carry__2_i_8__7_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__7_n_0;
  wire tmp_product_carry_i_1__7_n_0;
  wire tmp_product_carry_i_2__7_n_0;
  wire tmp_product_carry_i_3__7_n_0;
  wire tmp_product_carry_i_4__7_n_0;
  wire tmp_product_carry_i_5__7_n_0;
  wire tmp_product_carry_i_6__7_n_0;
  wire tmp_product_carry_i_7__7_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_13_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_17_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_13_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28],input_A_13_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_13_fu_1085_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__7_n_0,tmp_product_carry_i_2__7_n_0,tmp_product_carry_i_3__7_n_0,tmp_product_carry_i_4__7_n_0,tmp_product_carry_i_5__7_n_0,tmp_product_carry_i_6__7_n_0,tmp_product_carry_i_7__7_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_13_fu_1085_p2[12:5]),
        .S({tmp_product_carry__0_i_1__7_n_0,tmp_product_carry__0_i_2__7_n_0,tmp_product_carry__0_i_3__7_n_0,tmp_product_carry__0_i_4__7_n_0,tmp_product_carry__0_i_5__7_n_0,tmp_product_carry__0_i_6__7_n_0,tmp_product_carry__0_i_7__7_n_0,tmp_product_carry__0_i_8__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__7
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__7
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__7
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__7
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__7
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__7
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__7
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__7
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_13_fu_1085_p2[20:13]),
        .S({tmp_product_carry__1_i_1__7_n_0,tmp_product_carry__1_i_2__7_n_0,tmp_product_carry__1_i_3__7_n_0,tmp_product_carry__1_i_4__7_n_0,tmp_product_carry__1_i_5__7_n_0,tmp_product_carry__1_i_6__7_n_0,tmp_product_carry__1_i_7__7_n_0,tmp_product_carry__1_i_8__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__7
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__7
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__7
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__7
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__7
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__7
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__7
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__7
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_13_fu_1085_p2[28:21]),
        .S({tmp_product_carry__2_i_1__7_n_0,tmp_product_carry__2_i_2__7_n_0,tmp_product_carry__2_i_3__7_n_0,tmp_product_carry__2_i_4__7_n_0,tmp_product_carry__2_i_5__7_n_0,tmp_product_carry__2_i_6__7_n_0,tmp_product_carry__2_i_7__7_n_0,tmp_product_carry__2_i_8__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__7
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__7
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__7
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__7
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__7
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__7
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__7
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__7
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_13_fu_1085_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__7
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__7
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__7
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__7
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__7
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__7
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__7
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__7
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__7_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_90
   (mul_ln43_14_fu_1089_p2,
    DSP_ALU_INST,
    input_B_17_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_14_q0);
  output [29:0]mul_ln43_14_fu_1089_p2;
  input DSP_ALU_INST;
  input input_B_17_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_14_q0;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire ap_clk;
  wire [28:0]input_A_14_q0;
  wire input_B_17_ce0;
  wire [29:0]mul_ln43_14_fu_1089_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__8_n_0;
  wire tmp_product_carry__0_i_2__8_n_0;
  wire tmp_product_carry__0_i_3__8_n_0;
  wire tmp_product_carry__0_i_4__8_n_0;
  wire tmp_product_carry__0_i_5__8_n_0;
  wire tmp_product_carry__0_i_6__8_n_0;
  wire tmp_product_carry__0_i_7__8_n_0;
  wire tmp_product_carry__0_i_8__8_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__8_n_0;
  wire tmp_product_carry__1_i_2__8_n_0;
  wire tmp_product_carry__1_i_3__8_n_0;
  wire tmp_product_carry__1_i_4__8_n_0;
  wire tmp_product_carry__1_i_5__8_n_0;
  wire tmp_product_carry__1_i_6__8_n_0;
  wire tmp_product_carry__1_i_7__8_n_0;
  wire tmp_product_carry__1_i_8__8_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__8_n_0;
  wire tmp_product_carry__2_i_2__8_n_0;
  wire tmp_product_carry__2_i_3__8_n_0;
  wire tmp_product_carry__2_i_4__8_n_0;
  wire tmp_product_carry__2_i_5__8_n_0;
  wire tmp_product_carry__2_i_6__8_n_0;
  wire tmp_product_carry__2_i_7__8_n_0;
  wire tmp_product_carry__2_i_8__8_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__8_n_0;
  wire tmp_product_carry_i_1__8_n_0;
  wire tmp_product_carry_i_2__8_n_0;
  wire tmp_product_carry_i_3__8_n_0;
  wire tmp_product_carry_i_4__8_n_0;
  wire tmp_product_carry_i_5__8_n_0;
  wire tmp_product_carry_i_6__8_n_0;
  wire tmp_product_carry_i_7__8_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_14_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_17_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_14_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28],input_A_14_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_14_fu_1089_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__8_n_0,tmp_product_carry_i_2__8_n_0,tmp_product_carry_i_3__8_n_0,tmp_product_carry_i_4__8_n_0,tmp_product_carry_i_5__8_n_0,tmp_product_carry_i_6__8_n_0,tmp_product_carry_i_7__8_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_14_fu_1089_p2[12:5]),
        .S({tmp_product_carry__0_i_1__8_n_0,tmp_product_carry__0_i_2__8_n_0,tmp_product_carry__0_i_3__8_n_0,tmp_product_carry__0_i_4__8_n_0,tmp_product_carry__0_i_5__8_n_0,tmp_product_carry__0_i_6__8_n_0,tmp_product_carry__0_i_7__8_n_0,tmp_product_carry__0_i_8__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__8
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__8
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__8
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__8
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__8
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__8
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__8
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__8
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_14_fu_1089_p2[20:13]),
        .S({tmp_product_carry__1_i_1__8_n_0,tmp_product_carry__1_i_2__8_n_0,tmp_product_carry__1_i_3__8_n_0,tmp_product_carry__1_i_4__8_n_0,tmp_product_carry__1_i_5__8_n_0,tmp_product_carry__1_i_6__8_n_0,tmp_product_carry__1_i_7__8_n_0,tmp_product_carry__1_i_8__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__8
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__8
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__8
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__8
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__8
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__8
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__8
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__8
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_14_fu_1089_p2[28:21]),
        .S({tmp_product_carry__2_i_1__8_n_0,tmp_product_carry__2_i_2__8_n_0,tmp_product_carry__2_i_3__8_n_0,tmp_product_carry__2_i_4__8_n_0,tmp_product_carry__2_i_5__8_n_0,tmp_product_carry__2_i_6__8_n_0,tmp_product_carry__2_i_7__8_n_0,tmp_product_carry__2_i_8__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__8
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__8
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__8
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__8
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__8
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__8
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__8
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__8
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_14_fu_1089_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__8
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__8
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__8
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__8
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__8
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__8
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__8
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__8
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__8_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_91
   (dout,
    DSP_ALU_INST,
    input_B_17_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_17_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_17_ce0;
  wire \mul_ln43_15_reg_2682[23]_i_2_n_0 ;
  wire \mul_ln43_15_reg_2682[23]_i_3_n_0 ;
  wire \mul_ln43_15_reg_2682[23]_i_4_n_0 ;
  wire \mul_ln43_15_reg_2682[23]_i_5_n_0 ;
  wire \mul_ln43_15_reg_2682[23]_i_6_n_0 ;
  wire \mul_ln43_15_reg_2682[23]_i_7_n_0 ;
  wire \mul_ln43_15_reg_2682[23]_i_8_n_0 ;
  wire \mul_ln43_15_reg_2682[31]_i_2_n_0 ;
  wire \mul_ln43_15_reg_2682[31]_i_3_n_0 ;
  wire \mul_ln43_15_reg_2682[31]_i_4_n_0 ;
  wire \mul_ln43_15_reg_2682[31]_i_5_n_0 ;
  wire \mul_ln43_15_reg_2682[31]_i_6_n_0 ;
  wire \mul_ln43_15_reg_2682[31]_i_7_n_0 ;
  wire \mul_ln43_15_reg_2682[31]_i_8_n_0 ;
  wire \mul_ln43_15_reg_2682[31]_i_9_n_0 ;
  wire \mul_ln43_15_reg_2682[39]_i_2_n_0 ;
  wire \mul_ln43_15_reg_2682[39]_i_3_n_0 ;
  wire \mul_ln43_15_reg_2682[39]_i_4_n_0 ;
  wire \mul_ln43_15_reg_2682[39]_i_5_n_0 ;
  wire \mul_ln43_15_reg_2682[39]_i_6_n_0 ;
  wire \mul_ln43_15_reg_2682[39]_i_7_n_0 ;
  wire \mul_ln43_15_reg_2682[39]_i_8_n_0 ;
  wire \mul_ln43_15_reg_2682[39]_i_9_n_0 ;
  wire \mul_ln43_15_reg_2682[47]_i_2_n_0 ;
  wire \mul_ln43_15_reg_2682[47]_i_3_n_0 ;
  wire \mul_ln43_15_reg_2682[47]_i_4_n_0 ;
  wire \mul_ln43_15_reg_2682[47]_i_5_n_0 ;
  wire \mul_ln43_15_reg_2682[47]_i_6_n_0 ;
  wire \mul_ln43_15_reg_2682[47]_i_7_n_0 ;
  wire \mul_ln43_15_reg_2682[47]_i_8_n_0 ;
  wire \mul_ln43_15_reg_2682[47]_i_9_n_0 ;
  wire \mul_ln43_15_reg_2682[48]_i_2_n_0 ;
  wire \mul_ln43_15_reg_2682_reg[23]_i_1_n_0 ;
  wire \mul_ln43_15_reg_2682_reg[23]_i_1_n_1 ;
  wire \mul_ln43_15_reg_2682_reg[23]_i_1_n_2 ;
  wire \mul_ln43_15_reg_2682_reg[23]_i_1_n_3 ;
  wire \mul_ln43_15_reg_2682_reg[23]_i_1_n_4 ;
  wire \mul_ln43_15_reg_2682_reg[23]_i_1_n_5 ;
  wire \mul_ln43_15_reg_2682_reg[23]_i_1_n_6 ;
  wire \mul_ln43_15_reg_2682_reg[23]_i_1_n_7 ;
  wire \mul_ln43_15_reg_2682_reg[31]_i_1_n_0 ;
  wire \mul_ln43_15_reg_2682_reg[31]_i_1_n_1 ;
  wire \mul_ln43_15_reg_2682_reg[31]_i_1_n_2 ;
  wire \mul_ln43_15_reg_2682_reg[31]_i_1_n_3 ;
  wire \mul_ln43_15_reg_2682_reg[31]_i_1_n_4 ;
  wire \mul_ln43_15_reg_2682_reg[31]_i_1_n_5 ;
  wire \mul_ln43_15_reg_2682_reg[31]_i_1_n_6 ;
  wire \mul_ln43_15_reg_2682_reg[31]_i_1_n_7 ;
  wire \mul_ln43_15_reg_2682_reg[39]_i_1_n_0 ;
  wire \mul_ln43_15_reg_2682_reg[39]_i_1_n_1 ;
  wire \mul_ln43_15_reg_2682_reg[39]_i_1_n_2 ;
  wire \mul_ln43_15_reg_2682_reg[39]_i_1_n_3 ;
  wire \mul_ln43_15_reg_2682_reg[39]_i_1_n_4 ;
  wire \mul_ln43_15_reg_2682_reg[39]_i_1_n_5 ;
  wire \mul_ln43_15_reg_2682_reg[39]_i_1_n_6 ;
  wire \mul_ln43_15_reg_2682_reg[39]_i_1_n_7 ;
  wire \mul_ln43_15_reg_2682_reg[47]_i_1_n_0 ;
  wire \mul_ln43_15_reg_2682_reg[47]_i_1_n_1 ;
  wire \mul_ln43_15_reg_2682_reg[47]_i_1_n_2 ;
  wire \mul_ln43_15_reg_2682_reg[47]_i_1_n_3 ;
  wire \mul_ln43_15_reg_2682_reg[47]_i_1_n_4 ;
  wire \mul_ln43_15_reg_2682_reg[47]_i_1_n_5 ;
  wire \mul_ln43_15_reg_2682_reg[47]_i_1_n_6 ;
  wire \mul_ln43_15_reg_2682_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_15_reg_2682_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_15_reg_2682_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_15_reg_2682_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_15_reg_2682[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_15_reg_2682[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_15_reg_2682[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_15_reg_2682[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_15_reg_2682[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_15_reg_2682[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_15_reg_2682[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_15_reg_2682[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_15_reg_2682[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_15_reg_2682[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_15_reg_2682[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_15_reg_2682[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_15_reg_2682[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_15_reg_2682[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_15_reg_2682[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_15_reg_2682[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_15_reg_2682[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_15_reg_2682[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_15_reg_2682[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_15_reg_2682[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_15_reg_2682[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_15_reg_2682[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_15_reg_2682[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_15_reg_2682[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_15_reg_2682[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_15_reg_2682[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_15_reg_2682[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_15_reg_2682[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_15_reg_2682[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_15_reg_2682[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_15_reg_2682[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_15_reg_2682[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_15_reg_2682[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_15_reg_2682_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_15_reg_2682_reg[23]_i_1_n_0 ,\mul_ln43_15_reg_2682_reg[23]_i_1_n_1 ,\mul_ln43_15_reg_2682_reg[23]_i_1_n_2 ,\mul_ln43_15_reg_2682_reg[23]_i_1_n_3 ,\mul_ln43_15_reg_2682_reg[23]_i_1_n_4 ,\mul_ln43_15_reg_2682_reg[23]_i_1_n_5 ,\mul_ln43_15_reg_2682_reg[23]_i_1_n_6 ,\mul_ln43_15_reg_2682_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_15_reg_2682_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_15_reg_2682[23]_i_2_n_0 ,\mul_ln43_15_reg_2682[23]_i_3_n_0 ,\mul_ln43_15_reg_2682[23]_i_4_n_0 ,\mul_ln43_15_reg_2682[23]_i_5_n_0 ,\mul_ln43_15_reg_2682[23]_i_6_n_0 ,\mul_ln43_15_reg_2682[23]_i_7_n_0 ,\mul_ln43_15_reg_2682[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_15_reg_2682_reg[31]_i_1 
       (.CI(\mul_ln43_15_reg_2682_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_15_reg_2682_reg[31]_i_1_n_0 ,\mul_ln43_15_reg_2682_reg[31]_i_1_n_1 ,\mul_ln43_15_reg_2682_reg[31]_i_1_n_2 ,\mul_ln43_15_reg_2682_reg[31]_i_1_n_3 ,\mul_ln43_15_reg_2682_reg[31]_i_1_n_4 ,\mul_ln43_15_reg_2682_reg[31]_i_1_n_5 ,\mul_ln43_15_reg_2682_reg[31]_i_1_n_6 ,\mul_ln43_15_reg_2682_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_15_reg_2682[31]_i_2_n_0 ,\mul_ln43_15_reg_2682[31]_i_3_n_0 ,\mul_ln43_15_reg_2682[31]_i_4_n_0 ,\mul_ln43_15_reg_2682[31]_i_5_n_0 ,\mul_ln43_15_reg_2682[31]_i_6_n_0 ,\mul_ln43_15_reg_2682[31]_i_7_n_0 ,\mul_ln43_15_reg_2682[31]_i_8_n_0 ,\mul_ln43_15_reg_2682[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_15_reg_2682_reg[39]_i_1 
       (.CI(\mul_ln43_15_reg_2682_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_15_reg_2682_reg[39]_i_1_n_0 ,\mul_ln43_15_reg_2682_reg[39]_i_1_n_1 ,\mul_ln43_15_reg_2682_reg[39]_i_1_n_2 ,\mul_ln43_15_reg_2682_reg[39]_i_1_n_3 ,\mul_ln43_15_reg_2682_reg[39]_i_1_n_4 ,\mul_ln43_15_reg_2682_reg[39]_i_1_n_5 ,\mul_ln43_15_reg_2682_reg[39]_i_1_n_6 ,\mul_ln43_15_reg_2682_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_15_reg_2682[39]_i_2_n_0 ,\mul_ln43_15_reg_2682[39]_i_3_n_0 ,\mul_ln43_15_reg_2682[39]_i_4_n_0 ,\mul_ln43_15_reg_2682[39]_i_5_n_0 ,\mul_ln43_15_reg_2682[39]_i_6_n_0 ,\mul_ln43_15_reg_2682[39]_i_7_n_0 ,\mul_ln43_15_reg_2682[39]_i_8_n_0 ,\mul_ln43_15_reg_2682[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_15_reg_2682_reg[47]_i_1 
       (.CI(\mul_ln43_15_reg_2682_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_15_reg_2682_reg[47]_i_1_n_0 ,\mul_ln43_15_reg_2682_reg[47]_i_1_n_1 ,\mul_ln43_15_reg_2682_reg[47]_i_1_n_2 ,\mul_ln43_15_reg_2682_reg[47]_i_1_n_3 ,\mul_ln43_15_reg_2682_reg[47]_i_1_n_4 ,\mul_ln43_15_reg_2682_reg[47]_i_1_n_5 ,\mul_ln43_15_reg_2682_reg[47]_i_1_n_6 ,\mul_ln43_15_reg_2682_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_15_reg_2682[47]_i_2_n_0 ,\mul_ln43_15_reg_2682[47]_i_3_n_0 ,\mul_ln43_15_reg_2682[47]_i_4_n_0 ,\mul_ln43_15_reg_2682[47]_i_5_n_0 ,\mul_ln43_15_reg_2682[47]_i_6_n_0 ,\mul_ln43_15_reg_2682[47]_i_7_n_0 ,\mul_ln43_15_reg_2682[47]_i_8_n_0 ,\mul_ln43_15_reg_2682[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_15_reg_2682_reg[48]_i_1 
       (.CI(\mul_ln43_15_reg_2682_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_15_reg_2682_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_15_reg_2682_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_15_reg_2682[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_17_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_92
   (dout,
    DSP_ALU_INST,
    input_B_17_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_17_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_17_ce0;
  wire \mul_ln43_16_reg_2692[23]_i_2_n_0 ;
  wire \mul_ln43_16_reg_2692[23]_i_3_n_0 ;
  wire \mul_ln43_16_reg_2692[23]_i_4_n_0 ;
  wire \mul_ln43_16_reg_2692[23]_i_5_n_0 ;
  wire \mul_ln43_16_reg_2692[23]_i_6_n_0 ;
  wire \mul_ln43_16_reg_2692[23]_i_7_n_0 ;
  wire \mul_ln43_16_reg_2692[23]_i_8_n_0 ;
  wire \mul_ln43_16_reg_2692[31]_i_2_n_0 ;
  wire \mul_ln43_16_reg_2692[31]_i_3_n_0 ;
  wire \mul_ln43_16_reg_2692[31]_i_4_n_0 ;
  wire \mul_ln43_16_reg_2692[31]_i_5_n_0 ;
  wire \mul_ln43_16_reg_2692[31]_i_6_n_0 ;
  wire \mul_ln43_16_reg_2692[31]_i_7_n_0 ;
  wire \mul_ln43_16_reg_2692[31]_i_8_n_0 ;
  wire \mul_ln43_16_reg_2692[31]_i_9_n_0 ;
  wire \mul_ln43_16_reg_2692[39]_i_2_n_0 ;
  wire \mul_ln43_16_reg_2692[39]_i_3_n_0 ;
  wire \mul_ln43_16_reg_2692[39]_i_4_n_0 ;
  wire \mul_ln43_16_reg_2692[39]_i_5_n_0 ;
  wire \mul_ln43_16_reg_2692[39]_i_6_n_0 ;
  wire \mul_ln43_16_reg_2692[39]_i_7_n_0 ;
  wire \mul_ln43_16_reg_2692[39]_i_8_n_0 ;
  wire \mul_ln43_16_reg_2692[39]_i_9_n_0 ;
  wire \mul_ln43_16_reg_2692[47]_i_2_n_0 ;
  wire \mul_ln43_16_reg_2692[47]_i_3_n_0 ;
  wire \mul_ln43_16_reg_2692[47]_i_4_n_0 ;
  wire \mul_ln43_16_reg_2692[47]_i_5_n_0 ;
  wire \mul_ln43_16_reg_2692[47]_i_6_n_0 ;
  wire \mul_ln43_16_reg_2692[47]_i_7_n_0 ;
  wire \mul_ln43_16_reg_2692[47]_i_8_n_0 ;
  wire \mul_ln43_16_reg_2692[47]_i_9_n_0 ;
  wire \mul_ln43_16_reg_2692[48]_i_2_n_0 ;
  wire \mul_ln43_16_reg_2692_reg[23]_i_1_n_0 ;
  wire \mul_ln43_16_reg_2692_reg[23]_i_1_n_1 ;
  wire \mul_ln43_16_reg_2692_reg[23]_i_1_n_2 ;
  wire \mul_ln43_16_reg_2692_reg[23]_i_1_n_3 ;
  wire \mul_ln43_16_reg_2692_reg[23]_i_1_n_4 ;
  wire \mul_ln43_16_reg_2692_reg[23]_i_1_n_5 ;
  wire \mul_ln43_16_reg_2692_reg[23]_i_1_n_6 ;
  wire \mul_ln43_16_reg_2692_reg[23]_i_1_n_7 ;
  wire \mul_ln43_16_reg_2692_reg[31]_i_1_n_0 ;
  wire \mul_ln43_16_reg_2692_reg[31]_i_1_n_1 ;
  wire \mul_ln43_16_reg_2692_reg[31]_i_1_n_2 ;
  wire \mul_ln43_16_reg_2692_reg[31]_i_1_n_3 ;
  wire \mul_ln43_16_reg_2692_reg[31]_i_1_n_4 ;
  wire \mul_ln43_16_reg_2692_reg[31]_i_1_n_5 ;
  wire \mul_ln43_16_reg_2692_reg[31]_i_1_n_6 ;
  wire \mul_ln43_16_reg_2692_reg[31]_i_1_n_7 ;
  wire \mul_ln43_16_reg_2692_reg[39]_i_1_n_0 ;
  wire \mul_ln43_16_reg_2692_reg[39]_i_1_n_1 ;
  wire \mul_ln43_16_reg_2692_reg[39]_i_1_n_2 ;
  wire \mul_ln43_16_reg_2692_reg[39]_i_1_n_3 ;
  wire \mul_ln43_16_reg_2692_reg[39]_i_1_n_4 ;
  wire \mul_ln43_16_reg_2692_reg[39]_i_1_n_5 ;
  wire \mul_ln43_16_reg_2692_reg[39]_i_1_n_6 ;
  wire \mul_ln43_16_reg_2692_reg[39]_i_1_n_7 ;
  wire \mul_ln43_16_reg_2692_reg[47]_i_1_n_0 ;
  wire \mul_ln43_16_reg_2692_reg[47]_i_1_n_1 ;
  wire \mul_ln43_16_reg_2692_reg[47]_i_1_n_2 ;
  wire \mul_ln43_16_reg_2692_reg[47]_i_1_n_3 ;
  wire \mul_ln43_16_reg_2692_reg[47]_i_1_n_4 ;
  wire \mul_ln43_16_reg_2692_reg[47]_i_1_n_5 ;
  wire \mul_ln43_16_reg_2692_reg[47]_i_1_n_6 ;
  wire \mul_ln43_16_reg_2692_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_16_reg_2692_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_16_reg_2692_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_16_reg_2692_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_16_reg_2692[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_16_reg_2692[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_16_reg_2692[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_16_reg_2692[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_16_reg_2692[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_16_reg_2692[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_16_reg_2692[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_16_reg_2692[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_16_reg_2692[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_16_reg_2692[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_16_reg_2692[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_16_reg_2692[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_16_reg_2692[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_16_reg_2692[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_16_reg_2692[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_16_reg_2692[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_16_reg_2692[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_16_reg_2692[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_16_reg_2692[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_16_reg_2692[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_16_reg_2692[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_16_reg_2692[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_16_reg_2692[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_16_reg_2692[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_16_reg_2692[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_16_reg_2692[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_16_reg_2692[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_16_reg_2692[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_16_reg_2692[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_16_reg_2692[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_16_reg_2692[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_16_reg_2692[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_16_reg_2692[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_16_reg_2692_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_16_reg_2692_reg[23]_i_1_n_0 ,\mul_ln43_16_reg_2692_reg[23]_i_1_n_1 ,\mul_ln43_16_reg_2692_reg[23]_i_1_n_2 ,\mul_ln43_16_reg_2692_reg[23]_i_1_n_3 ,\mul_ln43_16_reg_2692_reg[23]_i_1_n_4 ,\mul_ln43_16_reg_2692_reg[23]_i_1_n_5 ,\mul_ln43_16_reg_2692_reg[23]_i_1_n_6 ,\mul_ln43_16_reg_2692_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_16_reg_2692_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_16_reg_2692[23]_i_2_n_0 ,\mul_ln43_16_reg_2692[23]_i_3_n_0 ,\mul_ln43_16_reg_2692[23]_i_4_n_0 ,\mul_ln43_16_reg_2692[23]_i_5_n_0 ,\mul_ln43_16_reg_2692[23]_i_6_n_0 ,\mul_ln43_16_reg_2692[23]_i_7_n_0 ,\mul_ln43_16_reg_2692[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_16_reg_2692_reg[31]_i_1 
       (.CI(\mul_ln43_16_reg_2692_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_16_reg_2692_reg[31]_i_1_n_0 ,\mul_ln43_16_reg_2692_reg[31]_i_1_n_1 ,\mul_ln43_16_reg_2692_reg[31]_i_1_n_2 ,\mul_ln43_16_reg_2692_reg[31]_i_1_n_3 ,\mul_ln43_16_reg_2692_reg[31]_i_1_n_4 ,\mul_ln43_16_reg_2692_reg[31]_i_1_n_5 ,\mul_ln43_16_reg_2692_reg[31]_i_1_n_6 ,\mul_ln43_16_reg_2692_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_16_reg_2692[31]_i_2_n_0 ,\mul_ln43_16_reg_2692[31]_i_3_n_0 ,\mul_ln43_16_reg_2692[31]_i_4_n_0 ,\mul_ln43_16_reg_2692[31]_i_5_n_0 ,\mul_ln43_16_reg_2692[31]_i_6_n_0 ,\mul_ln43_16_reg_2692[31]_i_7_n_0 ,\mul_ln43_16_reg_2692[31]_i_8_n_0 ,\mul_ln43_16_reg_2692[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_16_reg_2692_reg[39]_i_1 
       (.CI(\mul_ln43_16_reg_2692_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_16_reg_2692_reg[39]_i_1_n_0 ,\mul_ln43_16_reg_2692_reg[39]_i_1_n_1 ,\mul_ln43_16_reg_2692_reg[39]_i_1_n_2 ,\mul_ln43_16_reg_2692_reg[39]_i_1_n_3 ,\mul_ln43_16_reg_2692_reg[39]_i_1_n_4 ,\mul_ln43_16_reg_2692_reg[39]_i_1_n_5 ,\mul_ln43_16_reg_2692_reg[39]_i_1_n_6 ,\mul_ln43_16_reg_2692_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_16_reg_2692[39]_i_2_n_0 ,\mul_ln43_16_reg_2692[39]_i_3_n_0 ,\mul_ln43_16_reg_2692[39]_i_4_n_0 ,\mul_ln43_16_reg_2692[39]_i_5_n_0 ,\mul_ln43_16_reg_2692[39]_i_6_n_0 ,\mul_ln43_16_reg_2692[39]_i_7_n_0 ,\mul_ln43_16_reg_2692[39]_i_8_n_0 ,\mul_ln43_16_reg_2692[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_16_reg_2692_reg[47]_i_1 
       (.CI(\mul_ln43_16_reg_2692_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_16_reg_2692_reg[47]_i_1_n_0 ,\mul_ln43_16_reg_2692_reg[47]_i_1_n_1 ,\mul_ln43_16_reg_2692_reg[47]_i_1_n_2 ,\mul_ln43_16_reg_2692_reg[47]_i_1_n_3 ,\mul_ln43_16_reg_2692_reg[47]_i_1_n_4 ,\mul_ln43_16_reg_2692_reg[47]_i_1_n_5 ,\mul_ln43_16_reg_2692_reg[47]_i_1_n_6 ,\mul_ln43_16_reg_2692_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_16_reg_2692[47]_i_2_n_0 ,\mul_ln43_16_reg_2692[47]_i_3_n_0 ,\mul_ln43_16_reg_2692[47]_i_4_n_0 ,\mul_ln43_16_reg_2692[47]_i_5_n_0 ,\mul_ln43_16_reg_2692[47]_i_6_n_0 ,\mul_ln43_16_reg_2692[47]_i_7_n_0 ,\mul_ln43_16_reg_2692[47]_i_8_n_0 ,\mul_ln43_16_reg_2692[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_16_reg_2692_reg[48]_i_1 
       (.CI(\mul_ln43_16_reg_2692_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_16_reg_2692_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_16_reg_2692_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_16_reg_2692[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_17_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_93
   (dout,
    DSP_ALU_INST,
    input_B_17_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_17_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_17_ce0;
  wire \mul_ln43_17_reg_2697[23]_i_2_n_0 ;
  wire \mul_ln43_17_reg_2697[23]_i_3_n_0 ;
  wire \mul_ln43_17_reg_2697[23]_i_4_n_0 ;
  wire \mul_ln43_17_reg_2697[23]_i_5_n_0 ;
  wire \mul_ln43_17_reg_2697[23]_i_6_n_0 ;
  wire \mul_ln43_17_reg_2697[23]_i_7_n_0 ;
  wire \mul_ln43_17_reg_2697[23]_i_8_n_0 ;
  wire \mul_ln43_17_reg_2697[31]_i_2_n_0 ;
  wire \mul_ln43_17_reg_2697[31]_i_3_n_0 ;
  wire \mul_ln43_17_reg_2697[31]_i_4_n_0 ;
  wire \mul_ln43_17_reg_2697[31]_i_5_n_0 ;
  wire \mul_ln43_17_reg_2697[31]_i_6_n_0 ;
  wire \mul_ln43_17_reg_2697[31]_i_7_n_0 ;
  wire \mul_ln43_17_reg_2697[31]_i_8_n_0 ;
  wire \mul_ln43_17_reg_2697[31]_i_9_n_0 ;
  wire \mul_ln43_17_reg_2697[39]_i_2_n_0 ;
  wire \mul_ln43_17_reg_2697[39]_i_3_n_0 ;
  wire \mul_ln43_17_reg_2697[39]_i_4_n_0 ;
  wire \mul_ln43_17_reg_2697[39]_i_5_n_0 ;
  wire \mul_ln43_17_reg_2697[39]_i_6_n_0 ;
  wire \mul_ln43_17_reg_2697[39]_i_7_n_0 ;
  wire \mul_ln43_17_reg_2697[39]_i_8_n_0 ;
  wire \mul_ln43_17_reg_2697[39]_i_9_n_0 ;
  wire \mul_ln43_17_reg_2697[47]_i_2_n_0 ;
  wire \mul_ln43_17_reg_2697[47]_i_3_n_0 ;
  wire \mul_ln43_17_reg_2697[47]_i_4_n_0 ;
  wire \mul_ln43_17_reg_2697[47]_i_5_n_0 ;
  wire \mul_ln43_17_reg_2697[47]_i_6_n_0 ;
  wire \mul_ln43_17_reg_2697[47]_i_7_n_0 ;
  wire \mul_ln43_17_reg_2697[47]_i_8_n_0 ;
  wire \mul_ln43_17_reg_2697[47]_i_9_n_0 ;
  wire \mul_ln43_17_reg_2697[48]_i_2_n_0 ;
  wire \mul_ln43_17_reg_2697_reg[23]_i_1_n_0 ;
  wire \mul_ln43_17_reg_2697_reg[23]_i_1_n_1 ;
  wire \mul_ln43_17_reg_2697_reg[23]_i_1_n_2 ;
  wire \mul_ln43_17_reg_2697_reg[23]_i_1_n_3 ;
  wire \mul_ln43_17_reg_2697_reg[23]_i_1_n_4 ;
  wire \mul_ln43_17_reg_2697_reg[23]_i_1_n_5 ;
  wire \mul_ln43_17_reg_2697_reg[23]_i_1_n_6 ;
  wire \mul_ln43_17_reg_2697_reg[23]_i_1_n_7 ;
  wire \mul_ln43_17_reg_2697_reg[31]_i_1_n_0 ;
  wire \mul_ln43_17_reg_2697_reg[31]_i_1_n_1 ;
  wire \mul_ln43_17_reg_2697_reg[31]_i_1_n_2 ;
  wire \mul_ln43_17_reg_2697_reg[31]_i_1_n_3 ;
  wire \mul_ln43_17_reg_2697_reg[31]_i_1_n_4 ;
  wire \mul_ln43_17_reg_2697_reg[31]_i_1_n_5 ;
  wire \mul_ln43_17_reg_2697_reg[31]_i_1_n_6 ;
  wire \mul_ln43_17_reg_2697_reg[31]_i_1_n_7 ;
  wire \mul_ln43_17_reg_2697_reg[39]_i_1_n_0 ;
  wire \mul_ln43_17_reg_2697_reg[39]_i_1_n_1 ;
  wire \mul_ln43_17_reg_2697_reg[39]_i_1_n_2 ;
  wire \mul_ln43_17_reg_2697_reg[39]_i_1_n_3 ;
  wire \mul_ln43_17_reg_2697_reg[39]_i_1_n_4 ;
  wire \mul_ln43_17_reg_2697_reg[39]_i_1_n_5 ;
  wire \mul_ln43_17_reg_2697_reg[39]_i_1_n_6 ;
  wire \mul_ln43_17_reg_2697_reg[39]_i_1_n_7 ;
  wire \mul_ln43_17_reg_2697_reg[47]_i_1_n_0 ;
  wire \mul_ln43_17_reg_2697_reg[47]_i_1_n_1 ;
  wire \mul_ln43_17_reg_2697_reg[47]_i_1_n_2 ;
  wire \mul_ln43_17_reg_2697_reg[47]_i_1_n_3 ;
  wire \mul_ln43_17_reg_2697_reg[47]_i_1_n_4 ;
  wire \mul_ln43_17_reg_2697_reg[47]_i_1_n_5 ;
  wire \mul_ln43_17_reg_2697_reg[47]_i_1_n_6 ;
  wire \mul_ln43_17_reg_2697_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_17_reg_2697_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_17_reg_2697_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_17_reg_2697_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_17_reg_2697[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_17_reg_2697[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_17_reg_2697[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_17_reg_2697[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_17_reg_2697[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_17_reg_2697[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_17_reg_2697[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_17_reg_2697[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_17_reg_2697[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_17_reg_2697[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_17_reg_2697[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_17_reg_2697[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_17_reg_2697[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_17_reg_2697[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_17_reg_2697[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_17_reg_2697[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_17_reg_2697[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_17_reg_2697[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_17_reg_2697[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_17_reg_2697[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_17_reg_2697[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_17_reg_2697[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_17_reg_2697[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_17_reg_2697[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_17_reg_2697[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_17_reg_2697[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_17_reg_2697[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_17_reg_2697[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_17_reg_2697[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_17_reg_2697[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_17_reg_2697[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_17_reg_2697[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_17_reg_2697[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_17_reg_2697_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_17_reg_2697_reg[23]_i_1_n_0 ,\mul_ln43_17_reg_2697_reg[23]_i_1_n_1 ,\mul_ln43_17_reg_2697_reg[23]_i_1_n_2 ,\mul_ln43_17_reg_2697_reg[23]_i_1_n_3 ,\mul_ln43_17_reg_2697_reg[23]_i_1_n_4 ,\mul_ln43_17_reg_2697_reg[23]_i_1_n_5 ,\mul_ln43_17_reg_2697_reg[23]_i_1_n_6 ,\mul_ln43_17_reg_2697_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_17_reg_2697_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_17_reg_2697[23]_i_2_n_0 ,\mul_ln43_17_reg_2697[23]_i_3_n_0 ,\mul_ln43_17_reg_2697[23]_i_4_n_0 ,\mul_ln43_17_reg_2697[23]_i_5_n_0 ,\mul_ln43_17_reg_2697[23]_i_6_n_0 ,\mul_ln43_17_reg_2697[23]_i_7_n_0 ,\mul_ln43_17_reg_2697[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_17_reg_2697_reg[31]_i_1 
       (.CI(\mul_ln43_17_reg_2697_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_17_reg_2697_reg[31]_i_1_n_0 ,\mul_ln43_17_reg_2697_reg[31]_i_1_n_1 ,\mul_ln43_17_reg_2697_reg[31]_i_1_n_2 ,\mul_ln43_17_reg_2697_reg[31]_i_1_n_3 ,\mul_ln43_17_reg_2697_reg[31]_i_1_n_4 ,\mul_ln43_17_reg_2697_reg[31]_i_1_n_5 ,\mul_ln43_17_reg_2697_reg[31]_i_1_n_6 ,\mul_ln43_17_reg_2697_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_17_reg_2697[31]_i_2_n_0 ,\mul_ln43_17_reg_2697[31]_i_3_n_0 ,\mul_ln43_17_reg_2697[31]_i_4_n_0 ,\mul_ln43_17_reg_2697[31]_i_5_n_0 ,\mul_ln43_17_reg_2697[31]_i_6_n_0 ,\mul_ln43_17_reg_2697[31]_i_7_n_0 ,\mul_ln43_17_reg_2697[31]_i_8_n_0 ,\mul_ln43_17_reg_2697[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_17_reg_2697_reg[39]_i_1 
       (.CI(\mul_ln43_17_reg_2697_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_17_reg_2697_reg[39]_i_1_n_0 ,\mul_ln43_17_reg_2697_reg[39]_i_1_n_1 ,\mul_ln43_17_reg_2697_reg[39]_i_1_n_2 ,\mul_ln43_17_reg_2697_reg[39]_i_1_n_3 ,\mul_ln43_17_reg_2697_reg[39]_i_1_n_4 ,\mul_ln43_17_reg_2697_reg[39]_i_1_n_5 ,\mul_ln43_17_reg_2697_reg[39]_i_1_n_6 ,\mul_ln43_17_reg_2697_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_17_reg_2697[39]_i_2_n_0 ,\mul_ln43_17_reg_2697[39]_i_3_n_0 ,\mul_ln43_17_reg_2697[39]_i_4_n_0 ,\mul_ln43_17_reg_2697[39]_i_5_n_0 ,\mul_ln43_17_reg_2697[39]_i_6_n_0 ,\mul_ln43_17_reg_2697[39]_i_7_n_0 ,\mul_ln43_17_reg_2697[39]_i_8_n_0 ,\mul_ln43_17_reg_2697[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_17_reg_2697_reg[47]_i_1 
       (.CI(\mul_ln43_17_reg_2697_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_17_reg_2697_reg[47]_i_1_n_0 ,\mul_ln43_17_reg_2697_reg[47]_i_1_n_1 ,\mul_ln43_17_reg_2697_reg[47]_i_1_n_2 ,\mul_ln43_17_reg_2697_reg[47]_i_1_n_3 ,\mul_ln43_17_reg_2697_reg[47]_i_1_n_4 ,\mul_ln43_17_reg_2697_reg[47]_i_1_n_5 ,\mul_ln43_17_reg_2697_reg[47]_i_1_n_6 ,\mul_ln43_17_reg_2697_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_17_reg_2697[47]_i_2_n_0 ,\mul_ln43_17_reg_2697[47]_i_3_n_0 ,\mul_ln43_17_reg_2697[47]_i_4_n_0 ,\mul_ln43_17_reg_2697[47]_i_5_n_0 ,\mul_ln43_17_reg_2697[47]_i_6_n_0 ,\mul_ln43_17_reg_2697[47]_i_7_n_0 ,\mul_ln43_17_reg_2697[47]_i_8_n_0 ,\mul_ln43_17_reg_2697[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_17_reg_2697_reg[48]_i_1 
       (.CI(\mul_ln43_17_reg_2697_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_17_reg_2697_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_17_reg_2697_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_17_reg_2697[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_17_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_17_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_94
   (D,
    DSP_ALU_INST,
    input_B_23_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_18_q0,
    add_ln43_16_fu_1890_p2,
    mul_ln43_19_fu_1109_p2,
    mul_ln43_20_fu_1113_p2);
  output [28:0]D;
  input DSP_ALU_INST;
  input input_B_23_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_18_q0;
  input [28:0]add_ln43_16_fu_1890_p2;
  input [29:0]mul_ln43_19_fu_1109_p2;
  input [29:0]mul_ln43_20_fu_1113_p2;

  wire [28:0]D;
  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]add_ln43_16_fu_1890_p2;
  wire [48:20]add_ln43_17_fu_1918_p2;
  wire [48:20]add_ln43_18_fu_1947_p2;
  wire ap_clk;
  wire [28:0]input_A_18_q0;
  wire input_B_23_ce0;
  wire [48:19]mul_ln43_18_fu_1105_p2;
  wire [29:0]mul_ln43_19_fu_1109_p2;
  wire [29:0]mul_ln43_20_fu_1113_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire \tmp_26_reg_2772[14]_i_10_n_0 ;
  wire \tmp_26_reg_2772[14]_i_12_n_0 ;
  wire \tmp_26_reg_2772[14]_i_13_n_0 ;
  wire \tmp_26_reg_2772[14]_i_14_n_0 ;
  wire \tmp_26_reg_2772[14]_i_15_n_0 ;
  wire \tmp_26_reg_2772[14]_i_16_n_0 ;
  wire \tmp_26_reg_2772[14]_i_17_n_0 ;
  wire \tmp_26_reg_2772[14]_i_18_n_0 ;
  wire \tmp_26_reg_2772[14]_i_19_n_0 ;
  wire \tmp_26_reg_2772[14]_i_21_n_0 ;
  wire \tmp_26_reg_2772[14]_i_22_n_0 ;
  wire \tmp_26_reg_2772[14]_i_23_n_0 ;
  wire \tmp_26_reg_2772[14]_i_24_n_0 ;
  wire \tmp_26_reg_2772[14]_i_25_n_0 ;
  wire \tmp_26_reg_2772[14]_i_26_n_0 ;
  wire \tmp_26_reg_2772[14]_i_27_n_0 ;
  wire \tmp_26_reg_2772[14]_i_28_n_0 ;
  wire \tmp_26_reg_2772[14]_i_3_n_0 ;
  wire \tmp_26_reg_2772[14]_i_4_n_0 ;
  wire \tmp_26_reg_2772[14]_i_5_n_0 ;
  wire \tmp_26_reg_2772[14]_i_6_n_0 ;
  wire \tmp_26_reg_2772[14]_i_7_n_0 ;
  wire \tmp_26_reg_2772[14]_i_8_n_0 ;
  wire \tmp_26_reg_2772[14]_i_9_n_0 ;
  wire \tmp_26_reg_2772[22]_i_10_n_0 ;
  wire \tmp_26_reg_2772[22]_i_12_n_0 ;
  wire \tmp_26_reg_2772[22]_i_13_n_0 ;
  wire \tmp_26_reg_2772[22]_i_14_n_0 ;
  wire \tmp_26_reg_2772[22]_i_15_n_0 ;
  wire \tmp_26_reg_2772[22]_i_16_n_0 ;
  wire \tmp_26_reg_2772[22]_i_17_n_0 ;
  wire \tmp_26_reg_2772[22]_i_18_n_0 ;
  wire \tmp_26_reg_2772[22]_i_19_n_0 ;
  wire \tmp_26_reg_2772[22]_i_21_n_0 ;
  wire \tmp_26_reg_2772[22]_i_22_n_0 ;
  wire \tmp_26_reg_2772[22]_i_23_n_0 ;
  wire \tmp_26_reg_2772[22]_i_24_n_0 ;
  wire \tmp_26_reg_2772[22]_i_25_n_0 ;
  wire \tmp_26_reg_2772[22]_i_26_n_0 ;
  wire \tmp_26_reg_2772[22]_i_27_n_0 ;
  wire \tmp_26_reg_2772[22]_i_28_n_0 ;
  wire \tmp_26_reg_2772[22]_i_3_n_0 ;
  wire \tmp_26_reg_2772[22]_i_4_n_0 ;
  wire \tmp_26_reg_2772[22]_i_5_n_0 ;
  wire \tmp_26_reg_2772[22]_i_6_n_0 ;
  wire \tmp_26_reg_2772[22]_i_7_n_0 ;
  wire \tmp_26_reg_2772[22]_i_8_n_0 ;
  wire \tmp_26_reg_2772[22]_i_9_n_0 ;
  wire \tmp_26_reg_2772[28]_i_10_n_0 ;
  wire \tmp_26_reg_2772[28]_i_11_n_0 ;
  wire \tmp_26_reg_2772[28]_i_12_n_0 ;
  wire \tmp_26_reg_2772[28]_i_13_n_0 ;
  wire \tmp_26_reg_2772[28]_i_14_n_0 ;
  wire \tmp_26_reg_2772[28]_i_15_n_0 ;
  wire \tmp_26_reg_2772[28]_i_17_n_0 ;
  wire \tmp_26_reg_2772[28]_i_18_n_0 ;
  wire \tmp_26_reg_2772[28]_i_19_n_0 ;
  wire \tmp_26_reg_2772[28]_i_20_n_0 ;
  wire \tmp_26_reg_2772[28]_i_21_n_0 ;
  wire \tmp_26_reg_2772[28]_i_22_n_0 ;
  wire \tmp_26_reg_2772[28]_i_3_n_0 ;
  wire \tmp_26_reg_2772[28]_i_4_n_0 ;
  wire \tmp_26_reg_2772[28]_i_5_n_0 ;
  wire \tmp_26_reg_2772[28]_i_6_n_0 ;
  wire \tmp_26_reg_2772[28]_i_7_n_0 ;
  wire \tmp_26_reg_2772[28]_i_8_n_0 ;
  wire \tmp_26_reg_2772[6]_i_11_n_0 ;
  wire \tmp_26_reg_2772[6]_i_12_n_0 ;
  wire \tmp_26_reg_2772[6]_i_13_n_0 ;
  wire \tmp_26_reg_2772[6]_i_14_n_0 ;
  wire \tmp_26_reg_2772[6]_i_15_n_0 ;
  wire \tmp_26_reg_2772[6]_i_16_n_0 ;
  wire \tmp_26_reg_2772[6]_i_17_n_0 ;
  wire \tmp_26_reg_2772[6]_i_19_n_0 ;
  wire \tmp_26_reg_2772[6]_i_20_n_0 ;
  wire \tmp_26_reg_2772[6]_i_21_n_0 ;
  wire \tmp_26_reg_2772[6]_i_22_n_0 ;
  wire \tmp_26_reg_2772[6]_i_23_n_0 ;
  wire \tmp_26_reg_2772[6]_i_24_n_0 ;
  wire \tmp_26_reg_2772[6]_i_25_n_0 ;
  wire \tmp_26_reg_2772[6]_i_3_n_0 ;
  wire \tmp_26_reg_2772[6]_i_4_n_0 ;
  wire \tmp_26_reg_2772[6]_i_5_n_0 ;
  wire \tmp_26_reg_2772[6]_i_6_n_0 ;
  wire \tmp_26_reg_2772[6]_i_7_n_0 ;
  wire \tmp_26_reg_2772[6]_i_8_n_0 ;
  wire \tmp_26_reg_2772[6]_i_9_n_0 ;
  wire \tmp_26_reg_2772_reg[14]_i_11_n_0 ;
  wire \tmp_26_reg_2772_reg[14]_i_11_n_1 ;
  wire \tmp_26_reg_2772_reg[14]_i_11_n_2 ;
  wire \tmp_26_reg_2772_reg[14]_i_11_n_3 ;
  wire \tmp_26_reg_2772_reg[14]_i_11_n_4 ;
  wire \tmp_26_reg_2772_reg[14]_i_11_n_5 ;
  wire \tmp_26_reg_2772_reg[14]_i_11_n_6 ;
  wire \tmp_26_reg_2772_reg[14]_i_11_n_7 ;
  wire \tmp_26_reg_2772_reg[14]_i_1_n_0 ;
  wire \tmp_26_reg_2772_reg[14]_i_1_n_1 ;
  wire \tmp_26_reg_2772_reg[14]_i_1_n_2 ;
  wire \tmp_26_reg_2772_reg[14]_i_1_n_3 ;
  wire \tmp_26_reg_2772_reg[14]_i_1_n_4 ;
  wire \tmp_26_reg_2772_reg[14]_i_1_n_5 ;
  wire \tmp_26_reg_2772_reg[14]_i_1_n_6 ;
  wire \tmp_26_reg_2772_reg[14]_i_1_n_7 ;
  wire \tmp_26_reg_2772_reg[14]_i_2_n_0 ;
  wire \tmp_26_reg_2772_reg[14]_i_2_n_1 ;
  wire \tmp_26_reg_2772_reg[14]_i_2_n_2 ;
  wire \tmp_26_reg_2772_reg[14]_i_2_n_3 ;
  wire \tmp_26_reg_2772_reg[14]_i_2_n_4 ;
  wire \tmp_26_reg_2772_reg[14]_i_2_n_5 ;
  wire \tmp_26_reg_2772_reg[14]_i_2_n_6 ;
  wire \tmp_26_reg_2772_reg[14]_i_2_n_7 ;
  wire \tmp_26_reg_2772_reg[22]_i_11_n_0 ;
  wire \tmp_26_reg_2772_reg[22]_i_11_n_1 ;
  wire \tmp_26_reg_2772_reg[22]_i_11_n_2 ;
  wire \tmp_26_reg_2772_reg[22]_i_11_n_3 ;
  wire \tmp_26_reg_2772_reg[22]_i_11_n_4 ;
  wire \tmp_26_reg_2772_reg[22]_i_11_n_5 ;
  wire \tmp_26_reg_2772_reg[22]_i_11_n_6 ;
  wire \tmp_26_reg_2772_reg[22]_i_11_n_7 ;
  wire \tmp_26_reg_2772_reg[22]_i_1_n_0 ;
  wire \tmp_26_reg_2772_reg[22]_i_1_n_1 ;
  wire \tmp_26_reg_2772_reg[22]_i_1_n_2 ;
  wire \tmp_26_reg_2772_reg[22]_i_1_n_3 ;
  wire \tmp_26_reg_2772_reg[22]_i_1_n_4 ;
  wire \tmp_26_reg_2772_reg[22]_i_1_n_5 ;
  wire \tmp_26_reg_2772_reg[22]_i_1_n_6 ;
  wire \tmp_26_reg_2772_reg[22]_i_1_n_7 ;
  wire \tmp_26_reg_2772_reg[22]_i_2_n_0 ;
  wire \tmp_26_reg_2772_reg[22]_i_2_n_1 ;
  wire \tmp_26_reg_2772_reg[22]_i_2_n_2 ;
  wire \tmp_26_reg_2772_reg[22]_i_2_n_3 ;
  wire \tmp_26_reg_2772_reg[22]_i_2_n_4 ;
  wire \tmp_26_reg_2772_reg[22]_i_2_n_5 ;
  wire \tmp_26_reg_2772_reg[22]_i_2_n_6 ;
  wire \tmp_26_reg_2772_reg[22]_i_2_n_7 ;
  wire \tmp_26_reg_2772_reg[28]_i_1_n_3 ;
  wire \tmp_26_reg_2772_reg[28]_i_1_n_4 ;
  wire \tmp_26_reg_2772_reg[28]_i_1_n_5 ;
  wire \tmp_26_reg_2772_reg[28]_i_1_n_6 ;
  wire \tmp_26_reg_2772_reg[28]_i_1_n_7 ;
  wire \tmp_26_reg_2772_reg[28]_i_2_n_3 ;
  wire \tmp_26_reg_2772_reg[28]_i_2_n_4 ;
  wire \tmp_26_reg_2772_reg[28]_i_2_n_5 ;
  wire \tmp_26_reg_2772_reg[28]_i_2_n_6 ;
  wire \tmp_26_reg_2772_reg[28]_i_2_n_7 ;
  wire \tmp_26_reg_2772_reg[28]_i_9_n_3 ;
  wire \tmp_26_reg_2772_reg[28]_i_9_n_4 ;
  wire \tmp_26_reg_2772_reg[28]_i_9_n_5 ;
  wire \tmp_26_reg_2772_reg[28]_i_9_n_6 ;
  wire \tmp_26_reg_2772_reg[28]_i_9_n_7 ;
  wire \tmp_26_reg_2772_reg[6]_i_10_n_0 ;
  wire \tmp_26_reg_2772_reg[6]_i_10_n_1 ;
  wire \tmp_26_reg_2772_reg[6]_i_10_n_2 ;
  wire \tmp_26_reg_2772_reg[6]_i_10_n_3 ;
  wire \tmp_26_reg_2772_reg[6]_i_10_n_4 ;
  wire \tmp_26_reg_2772_reg[6]_i_10_n_5 ;
  wire \tmp_26_reg_2772_reg[6]_i_10_n_6 ;
  wire \tmp_26_reg_2772_reg[6]_i_10_n_7 ;
  wire \tmp_26_reg_2772_reg[6]_i_1_n_0 ;
  wire \tmp_26_reg_2772_reg[6]_i_1_n_1 ;
  wire \tmp_26_reg_2772_reg[6]_i_1_n_2 ;
  wire \tmp_26_reg_2772_reg[6]_i_1_n_3 ;
  wire \tmp_26_reg_2772_reg[6]_i_1_n_4 ;
  wire \tmp_26_reg_2772_reg[6]_i_1_n_5 ;
  wire \tmp_26_reg_2772_reg[6]_i_1_n_6 ;
  wire \tmp_26_reg_2772_reg[6]_i_1_n_7 ;
  wire \tmp_26_reg_2772_reg[6]_i_2_n_0 ;
  wire \tmp_26_reg_2772_reg[6]_i_2_n_1 ;
  wire \tmp_26_reg_2772_reg[6]_i_2_n_2 ;
  wire \tmp_26_reg_2772_reg[6]_i_2_n_3 ;
  wire \tmp_26_reg_2772_reg[6]_i_2_n_4 ;
  wire \tmp_26_reg_2772_reg[6]_i_2_n_5 ;
  wire \tmp_26_reg_2772_reg[6]_i_2_n_6 ;
  wire \tmp_26_reg_2772_reg[6]_i_2_n_7 ;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__9_n_0;
  wire tmp_product_carry__0_i_2__9_n_0;
  wire tmp_product_carry__0_i_3__9_n_0;
  wire tmp_product_carry__0_i_4__9_n_0;
  wire tmp_product_carry__0_i_5__9_n_0;
  wire tmp_product_carry__0_i_6__9_n_0;
  wire tmp_product_carry__0_i_7__9_n_0;
  wire tmp_product_carry__0_i_8__9_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__9_n_0;
  wire tmp_product_carry__1_i_2__9_n_0;
  wire tmp_product_carry__1_i_3__9_n_0;
  wire tmp_product_carry__1_i_4__9_n_0;
  wire tmp_product_carry__1_i_5__9_n_0;
  wire tmp_product_carry__1_i_6__9_n_0;
  wire tmp_product_carry__1_i_7__9_n_0;
  wire tmp_product_carry__1_i_8__9_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__9_n_0;
  wire tmp_product_carry__2_i_2__9_n_0;
  wire tmp_product_carry__2_i_3__9_n_0;
  wire tmp_product_carry__2_i_4__9_n_0;
  wire tmp_product_carry__2_i_5__9_n_0;
  wire tmp_product_carry__2_i_6__9_n_0;
  wire tmp_product_carry__2_i_7__9_n_0;
  wire tmp_product_carry__2_i_8__9_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__9_n_0;
  wire tmp_product_carry_i_1__9_n_0;
  wire tmp_product_carry_i_2__9_n_0;
  wire tmp_product_carry_i_3__9_n_0;
  wire tmp_product_carry_i_4__9_n_0;
  wire tmp_product_carry_i_5__9_n_0;
  wire tmp_product_carry_i_6__9_n_0;
  wire tmp_product_carry_i_7__9_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [7:5]\NLW_tmp_26_reg_2772_reg[28]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_26_reg_2772_reg[28]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_26_reg_2772_reg[28]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_26_reg_2772_reg[28]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_tmp_26_reg_2772_reg[28]_i_9_CO_UNCONNECTED ;
  wire [7:6]\NLW_tmp_26_reg_2772_reg[28]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_26_reg_2772_reg[6]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_26_reg_2772_reg[6]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_26_reg_2772_reg[6]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_10 
       (.I0(add_ln43_18_fu_1947_p2[27]),
        .I1(mul_ln43_20_fu_1113_p2[8]),
        .O(\tmp_26_reg_2772[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_12 
       (.I0(add_ln43_17_fu_1918_p2[34]),
        .I1(mul_ln43_19_fu_1109_p2[15]),
        .O(\tmp_26_reg_2772[14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_13 
       (.I0(add_ln43_17_fu_1918_p2[33]),
        .I1(mul_ln43_19_fu_1109_p2[14]),
        .O(\tmp_26_reg_2772[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_14 
       (.I0(add_ln43_17_fu_1918_p2[32]),
        .I1(mul_ln43_19_fu_1109_p2[13]),
        .O(\tmp_26_reg_2772[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_15 
       (.I0(add_ln43_17_fu_1918_p2[31]),
        .I1(mul_ln43_19_fu_1109_p2[12]),
        .O(\tmp_26_reg_2772[14]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_16 
       (.I0(add_ln43_17_fu_1918_p2[30]),
        .I1(mul_ln43_19_fu_1109_p2[11]),
        .O(\tmp_26_reg_2772[14]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_17 
       (.I0(add_ln43_17_fu_1918_p2[29]),
        .I1(mul_ln43_19_fu_1109_p2[10]),
        .O(\tmp_26_reg_2772[14]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_18 
       (.I0(add_ln43_17_fu_1918_p2[28]),
        .I1(mul_ln43_19_fu_1109_p2[9]),
        .O(\tmp_26_reg_2772[14]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_19 
       (.I0(add_ln43_17_fu_1918_p2[27]),
        .I1(mul_ln43_19_fu_1109_p2[8]),
        .O(\tmp_26_reg_2772[14]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_21 
       (.I0(add_ln43_16_fu_1890_p2[14]),
        .I1(mul_ln43_18_fu_1105_p2[34]),
        .O(\tmp_26_reg_2772[14]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_22 
       (.I0(add_ln43_16_fu_1890_p2[13]),
        .I1(mul_ln43_18_fu_1105_p2[33]),
        .O(\tmp_26_reg_2772[14]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_23 
       (.I0(add_ln43_16_fu_1890_p2[12]),
        .I1(mul_ln43_18_fu_1105_p2[32]),
        .O(\tmp_26_reg_2772[14]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_24 
       (.I0(add_ln43_16_fu_1890_p2[11]),
        .I1(mul_ln43_18_fu_1105_p2[31]),
        .O(\tmp_26_reg_2772[14]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_25 
       (.I0(add_ln43_16_fu_1890_p2[10]),
        .I1(mul_ln43_18_fu_1105_p2[30]),
        .O(\tmp_26_reg_2772[14]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_26 
       (.I0(add_ln43_16_fu_1890_p2[9]),
        .I1(mul_ln43_18_fu_1105_p2[29]),
        .O(\tmp_26_reg_2772[14]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_27 
       (.I0(add_ln43_16_fu_1890_p2[8]),
        .I1(mul_ln43_18_fu_1105_p2[28]),
        .O(\tmp_26_reg_2772[14]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_28 
       (.I0(add_ln43_16_fu_1890_p2[7]),
        .I1(mul_ln43_18_fu_1105_p2[27]),
        .O(\tmp_26_reg_2772[14]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_3 
       (.I0(add_ln43_18_fu_1947_p2[34]),
        .I1(mul_ln43_20_fu_1113_p2[15]),
        .O(\tmp_26_reg_2772[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_4 
       (.I0(add_ln43_18_fu_1947_p2[33]),
        .I1(mul_ln43_20_fu_1113_p2[14]),
        .O(\tmp_26_reg_2772[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_5 
       (.I0(add_ln43_18_fu_1947_p2[32]),
        .I1(mul_ln43_20_fu_1113_p2[13]),
        .O(\tmp_26_reg_2772[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_6 
       (.I0(add_ln43_18_fu_1947_p2[31]),
        .I1(mul_ln43_20_fu_1113_p2[12]),
        .O(\tmp_26_reg_2772[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_7 
       (.I0(add_ln43_18_fu_1947_p2[30]),
        .I1(mul_ln43_20_fu_1113_p2[11]),
        .O(\tmp_26_reg_2772[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_8 
       (.I0(add_ln43_18_fu_1947_p2[29]),
        .I1(mul_ln43_20_fu_1113_p2[10]),
        .O(\tmp_26_reg_2772[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[14]_i_9 
       (.I0(add_ln43_18_fu_1947_p2[28]),
        .I1(mul_ln43_20_fu_1113_p2[9]),
        .O(\tmp_26_reg_2772[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_10 
       (.I0(add_ln43_18_fu_1947_p2[35]),
        .I1(mul_ln43_20_fu_1113_p2[16]),
        .O(\tmp_26_reg_2772[22]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_12 
       (.I0(add_ln43_17_fu_1918_p2[42]),
        .I1(mul_ln43_19_fu_1109_p2[23]),
        .O(\tmp_26_reg_2772[22]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_13 
       (.I0(add_ln43_17_fu_1918_p2[41]),
        .I1(mul_ln43_19_fu_1109_p2[22]),
        .O(\tmp_26_reg_2772[22]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_14 
       (.I0(add_ln43_17_fu_1918_p2[40]),
        .I1(mul_ln43_19_fu_1109_p2[21]),
        .O(\tmp_26_reg_2772[22]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_15 
       (.I0(add_ln43_17_fu_1918_p2[39]),
        .I1(mul_ln43_19_fu_1109_p2[20]),
        .O(\tmp_26_reg_2772[22]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_16 
       (.I0(add_ln43_17_fu_1918_p2[38]),
        .I1(mul_ln43_19_fu_1109_p2[19]),
        .O(\tmp_26_reg_2772[22]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_17 
       (.I0(add_ln43_17_fu_1918_p2[37]),
        .I1(mul_ln43_19_fu_1109_p2[18]),
        .O(\tmp_26_reg_2772[22]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_18 
       (.I0(add_ln43_17_fu_1918_p2[36]),
        .I1(mul_ln43_19_fu_1109_p2[17]),
        .O(\tmp_26_reg_2772[22]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_19 
       (.I0(add_ln43_17_fu_1918_p2[35]),
        .I1(mul_ln43_19_fu_1109_p2[16]),
        .O(\tmp_26_reg_2772[22]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_21 
       (.I0(add_ln43_16_fu_1890_p2[22]),
        .I1(mul_ln43_18_fu_1105_p2[42]),
        .O(\tmp_26_reg_2772[22]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_22 
       (.I0(add_ln43_16_fu_1890_p2[21]),
        .I1(mul_ln43_18_fu_1105_p2[41]),
        .O(\tmp_26_reg_2772[22]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_23 
       (.I0(add_ln43_16_fu_1890_p2[20]),
        .I1(mul_ln43_18_fu_1105_p2[40]),
        .O(\tmp_26_reg_2772[22]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_24 
       (.I0(add_ln43_16_fu_1890_p2[19]),
        .I1(mul_ln43_18_fu_1105_p2[39]),
        .O(\tmp_26_reg_2772[22]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_25 
       (.I0(add_ln43_16_fu_1890_p2[18]),
        .I1(mul_ln43_18_fu_1105_p2[38]),
        .O(\tmp_26_reg_2772[22]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_26 
       (.I0(add_ln43_16_fu_1890_p2[17]),
        .I1(mul_ln43_18_fu_1105_p2[37]),
        .O(\tmp_26_reg_2772[22]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_27 
       (.I0(add_ln43_16_fu_1890_p2[16]),
        .I1(mul_ln43_18_fu_1105_p2[36]),
        .O(\tmp_26_reg_2772[22]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_28 
       (.I0(add_ln43_16_fu_1890_p2[15]),
        .I1(mul_ln43_18_fu_1105_p2[35]),
        .O(\tmp_26_reg_2772[22]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_3 
       (.I0(add_ln43_18_fu_1947_p2[42]),
        .I1(mul_ln43_20_fu_1113_p2[23]),
        .O(\tmp_26_reg_2772[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_4 
       (.I0(add_ln43_18_fu_1947_p2[41]),
        .I1(mul_ln43_20_fu_1113_p2[22]),
        .O(\tmp_26_reg_2772[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_5 
       (.I0(add_ln43_18_fu_1947_p2[40]),
        .I1(mul_ln43_20_fu_1113_p2[21]),
        .O(\tmp_26_reg_2772[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_6 
       (.I0(add_ln43_18_fu_1947_p2[39]),
        .I1(mul_ln43_20_fu_1113_p2[20]),
        .O(\tmp_26_reg_2772[22]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_7 
       (.I0(add_ln43_18_fu_1947_p2[38]),
        .I1(mul_ln43_20_fu_1113_p2[19]),
        .O(\tmp_26_reg_2772[22]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_8 
       (.I0(add_ln43_18_fu_1947_p2[37]),
        .I1(mul_ln43_20_fu_1113_p2[18]),
        .O(\tmp_26_reg_2772[22]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[22]_i_9 
       (.I0(add_ln43_18_fu_1947_p2[36]),
        .I1(mul_ln43_20_fu_1113_p2[17]),
        .O(\tmp_26_reg_2772[22]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_10 
       (.I0(add_ln43_17_fu_1918_p2[48]),
        .I1(mul_ln43_19_fu_1109_p2[29]),
        .O(\tmp_26_reg_2772[28]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_11 
       (.I0(add_ln43_17_fu_1918_p2[47]),
        .I1(mul_ln43_19_fu_1109_p2[28]),
        .O(\tmp_26_reg_2772[28]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_12 
       (.I0(add_ln43_17_fu_1918_p2[46]),
        .I1(mul_ln43_19_fu_1109_p2[27]),
        .O(\tmp_26_reg_2772[28]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_13 
       (.I0(add_ln43_17_fu_1918_p2[45]),
        .I1(mul_ln43_19_fu_1109_p2[26]),
        .O(\tmp_26_reg_2772[28]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_14 
       (.I0(add_ln43_17_fu_1918_p2[44]),
        .I1(mul_ln43_19_fu_1109_p2[25]),
        .O(\tmp_26_reg_2772[28]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_15 
       (.I0(add_ln43_17_fu_1918_p2[43]),
        .I1(mul_ln43_19_fu_1109_p2[24]),
        .O(\tmp_26_reg_2772[28]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_17 
       (.I0(add_ln43_16_fu_1890_p2[28]),
        .I1(mul_ln43_18_fu_1105_p2[48]),
        .O(\tmp_26_reg_2772[28]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_18 
       (.I0(add_ln43_16_fu_1890_p2[27]),
        .I1(mul_ln43_18_fu_1105_p2[47]),
        .O(\tmp_26_reg_2772[28]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_19 
       (.I0(add_ln43_16_fu_1890_p2[26]),
        .I1(mul_ln43_18_fu_1105_p2[46]),
        .O(\tmp_26_reg_2772[28]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_20 
       (.I0(add_ln43_16_fu_1890_p2[25]),
        .I1(mul_ln43_18_fu_1105_p2[45]),
        .O(\tmp_26_reg_2772[28]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_21 
       (.I0(add_ln43_16_fu_1890_p2[24]),
        .I1(mul_ln43_18_fu_1105_p2[44]),
        .O(\tmp_26_reg_2772[28]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_22 
       (.I0(add_ln43_16_fu_1890_p2[23]),
        .I1(mul_ln43_18_fu_1105_p2[43]),
        .O(\tmp_26_reg_2772[28]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_3 
       (.I0(add_ln43_18_fu_1947_p2[48]),
        .I1(mul_ln43_20_fu_1113_p2[29]),
        .O(\tmp_26_reg_2772[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_4 
       (.I0(add_ln43_18_fu_1947_p2[47]),
        .I1(mul_ln43_20_fu_1113_p2[28]),
        .O(\tmp_26_reg_2772[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_5 
       (.I0(add_ln43_18_fu_1947_p2[46]),
        .I1(mul_ln43_20_fu_1113_p2[27]),
        .O(\tmp_26_reg_2772[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_6 
       (.I0(add_ln43_18_fu_1947_p2[45]),
        .I1(mul_ln43_20_fu_1113_p2[26]),
        .O(\tmp_26_reg_2772[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_7 
       (.I0(add_ln43_18_fu_1947_p2[44]),
        .I1(mul_ln43_20_fu_1113_p2[25]),
        .O(\tmp_26_reg_2772[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[28]_i_8 
       (.I0(add_ln43_18_fu_1947_p2[43]),
        .I1(mul_ln43_20_fu_1113_p2[24]),
        .O(\tmp_26_reg_2772[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_11 
       (.I0(add_ln43_17_fu_1918_p2[26]),
        .I1(mul_ln43_19_fu_1109_p2[7]),
        .O(\tmp_26_reg_2772[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_12 
       (.I0(add_ln43_17_fu_1918_p2[25]),
        .I1(mul_ln43_19_fu_1109_p2[6]),
        .O(\tmp_26_reg_2772[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_13 
       (.I0(add_ln43_17_fu_1918_p2[24]),
        .I1(mul_ln43_19_fu_1109_p2[5]),
        .O(\tmp_26_reg_2772[6]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_14 
       (.I0(add_ln43_17_fu_1918_p2[23]),
        .I1(mul_ln43_19_fu_1109_p2[4]),
        .O(\tmp_26_reg_2772[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_15 
       (.I0(add_ln43_17_fu_1918_p2[22]),
        .I1(mul_ln43_19_fu_1109_p2[3]),
        .O(\tmp_26_reg_2772[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_16 
       (.I0(add_ln43_17_fu_1918_p2[21]),
        .I1(mul_ln43_19_fu_1109_p2[2]),
        .O(\tmp_26_reg_2772[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_17 
       (.I0(add_ln43_17_fu_1918_p2[20]),
        .I1(mul_ln43_19_fu_1109_p2[1]),
        .O(\tmp_26_reg_2772[6]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_19 
       (.I0(add_ln43_16_fu_1890_p2[6]),
        .I1(mul_ln43_18_fu_1105_p2[26]),
        .O(\tmp_26_reg_2772[6]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_20 
       (.I0(add_ln43_16_fu_1890_p2[5]),
        .I1(mul_ln43_18_fu_1105_p2[25]),
        .O(\tmp_26_reg_2772[6]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_21 
       (.I0(add_ln43_16_fu_1890_p2[4]),
        .I1(mul_ln43_18_fu_1105_p2[24]),
        .O(\tmp_26_reg_2772[6]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_22 
       (.I0(add_ln43_16_fu_1890_p2[3]),
        .I1(mul_ln43_18_fu_1105_p2[23]),
        .O(\tmp_26_reg_2772[6]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_23 
       (.I0(add_ln43_16_fu_1890_p2[2]),
        .I1(mul_ln43_18_fu_1105_p2[22]),
        .O(\tmp_26_reg_2772[6]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_24 
       (.I0(add_ln43_16_fu_1890_p2[1]),
        .I1(mul_ln43_18_fu_1105_p2[21]),
        .O(\tmp_26_reg_2772[6]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_25 
       (.I0(add_ln43_16_fu_1890_p2[0]),
        .I1(mul_ln43_18_fu_1105_p2[20]),
        .O(\tmp_26_reg_2772[6]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_3 
       (.I0(add_ln43_18_fu_1947_p2[26]),
        .I1(mul_ln43_20_fu_1113_p2[7]),
        .O(\tmp_26_reg_2772[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_4 
       (.I0(add_ln43_18_fu_1947_p2[25]),
        .I1(mul_ln43_20_fu_1113_p2[6]),
        .O(\tmp_26_reg_2772[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_5 
       (.I0(add_ln43_18_fu_1947_p2[24]),
        .I1(mul_ln43_20_fu_1113_p2[5]),
        .O(\tmp_26_reg_2772[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_6 
       (.I0(add_ln43_18_fu_1947_p2[23]),
        .I1(mul_ln43_20_fu_1113_p2[4]),
        .O(\tmp_26_reg_2772[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_7 
       (.I0(add_ln43_18_fu_1947_p2[22]),
        .I1(mul_ln43_20_fu_1113_p2[3]),
        .O(\tmp_26_reg_2772[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_8 
       (.I0(add_ln43_18_fu_1947_p2[21]),
        .I1(mul_ln43_20_fu_1113_p2[2]),
        .O(\tmp_26_reg_2772[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_26_reg_2772[6]_i_9 
       (.I0(add_ln43_18_fu_1947_p2[20]),
        .I1(mul_ln43_20_fu_1113_p2[1]),
        .O(\tmp_26_reg_2772[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[14]_i_1 
       (.CI(\tmp_26_reg_2772_reg[6]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[14]_i_1_n_0 ,\tmp_26_reg_2772_reg[14]_i_1_n_1 ,\tmp_26_reg_2772_reg[14]_i_1_n_2 ,\tmp_26_reg_2772_reg[14]_i_1_n_3 ,\tmp_26_reg_2772_reg[14]_i_1_n_4 ,\tmp_26_reg_2772_reg[14]_i_1_n_5 ,\tmp_26_reg_2772_reg[14]_i_1_n_6 ,\tmp_26_reg_2772_reg[14]_i_1_n_7 }),
        .DI(add_ln43_18_fu_1947_p2[34:27]),
        .O(D[14:7]),
        .S({\tmp_26_reg_2772[14]_i_3_n_0 ,\tmp_26_reg_2772[14]_i_4_n_0 ,\tmp_26_reg_2772[14]_i_5_n_0 ,\tmp_26_reg_2772[14]_i_6_n_0 ,\tmp_26_reg_2772[14]_i_7_n_0 ,\tmp_26_reg_2772[14]_i_8_n_0 ,\tmp_26_reg_2772[14]_i_9_n_0 ,\tmp_26_reg_2772[14]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[14]_i_11 
       (.CI(\tmp_26_reg_2772_reg[6]_i_10_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[14]_i_11_n_0 ,\tmp_26_reg_2772_reg[14]_i_11_n_1 ,\tmp_26_reg_2772_reg[14]_i_11_n_2 ,\tmp_26_reg_2772_reg[14]_i_11_n_3 ,\tmp_26_reg_2772_reg[14]_i_11_n_4 ,\tmp_26_reg_2772_reg[14]_i_11_n_5 ,\tmp_26_reg_2772_reg[14]_i_11_n_6 ,\tmp_26_reg_2772_reg[14]_i_11_n_7 }),
        .DI(add_ln43_16_fu_1890_p2[14:7]),
        .O(add_ln43_17_fu_1918_p2[34:27]),
        .S({\tmp_26_reg_2772[14]_i_21_n_0 ,\tmp_26_reg_2772[14]_i_22_n_0 ,\tmp_26_reg_2772[14]_i_23_n_0 ,\tmp_26_reg_2772[14]_i_24_n_0 ,\tmp_26_reg_2772[14]_i_25_n_0 ,\tmp_26_reg_2772[14]_i_26_n_0 ,\tmp_26_reg_2772[14]_i_27_n_0 ,\tmp_26_reg_2772[14]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[14]_i_2 
       (.CI(\tmp_26_reg_2772_reg[6]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[14]_i_2_n_0 ,\tmp_26_reg_2772_reg[14]_i_2_n_1 ,\tmp_26_reg_2772_reg[14]_i_2_n_2 ,\tmp_26_reg_2772_reg[14]_i_2_n_3 ,\tmp_26_reg_2772_reg[14]_i_2_n_4 ,\tmp_26_reg_2772_reg[14]_i_2_n_5 ,\tmp_26_reg_2772_reg[14]_i_2_n_6 ,\tmp_26_reg_2772_reg[14]_i_2_n_7 }),
        .DI(add_ln43_17_fu_1918_p2[34:27]),
        .O(add_ln43_18_fu_1947_p2[34:27]),
        .S({\tmp_26_reg_2772[14]_i_12_n_0 ,\tmp_26_reg_2772[14]_i_13_n_0 ,\tmp_26_reg_2772[14]_i_14_n_0 ,\tmp_26_reg_2772[14]_i_15_n_0 ,\tmp_26_reg_2772[14]_i_16_n_0 ,\tmp_26_reg_2772[14]_i_17_n_0 ,\tmp_26_reg_2772[14]_i_18_n_0 ,\tmp_26_reg_2772[14]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[22]_i_1 
       (.CI(\tmp_26_reg_2772_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[22]_i_1_n_0 ,\tmp_26_reg_2772_reg[22]_i_1_n_1 ,\tmp_26_reg_2772_reg[22]_i_1_n_2 ,\tmp_26_reg_2772_reg[22]_i_1_n_3 ,\tmp_26_reg_2772_reg[22]_i_1_n_4 ,\tmp_26_reg_2772_reg[22]_i_1_n_5 ,\tmp_26_reg_2772_reg[22]_i_1_n_6 ,\tmp_26_reg_2772_reg[22]_i_1_n_7 }),
        .DI(add_ln43_18_fu_1947_p2[42:35]),
        .O(D[22:15]),
        .S({\tmp_26_reg_2772[22]_i_3_n_0 ,\tmp_26_reg_2772[22]_i_4_n_0 ,\tmp_26_reg_2772[22]_i_5_n_0 ,\tmp_26_reg_2772[22]_i_6_n_0 ,\tmp_26_reg_2772[22]_i_7_n_0 ,\tmp_26_reg_2772[22]_i_8_n_0 ,\tmp_26_reg_2772[22]_i_9_n_0 ,\tmp_26_reg_2772[22]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[22]_i_11 
       (.CI(\tmp_26_reg_2772_reg[14]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[22]_i_11_n_0 ,\tmp_26_reg_2772_reg[22]_i_11_n_1 ,\tmp_26_reg_2772_reg[22]_i_11_n_2 ,\tmp_26_reg_2772_reg[22]_i_11_n_3 ,\tmp_26_reg_2772_reg[22]_i_11_n_4 ,\tmp_26_reg_2772_reg[22]_i_11_n_5 ,\tmp_26_reg_2772_reg[22]_i_11_n_6 ,\tmp_26_reg_2772_reg[22]_i_11_n_7 }),
        .DI(add_ln43_16_fu_1890_p2[22:15]),
        .O(add_ln43_17_fu_1918_p2[42:35]),
        .S({\tmp_26_reg_2772[22]_i_21_n_0 ,\tmp_26_reg_2772[22]_i_22_n_0 ,\tmp_26_reg_2772[22]_i_23_n_0 ,\tmp_26_reg_2772[22]_i_24_n_0 ,\tmp_26_reg_2772[22]_i_25_n_0 ,\tmp_26_reg_2772[22]_i_26_n_0 ,\tmp_26_reg_2772[22]_i_27_n_0 ,\tmp_26_reg_2772[22]_i_28_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[22]_i_2 
       (.CI(\tmp_26_reg_2772_reg[14]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[22]_i_2_n_0 ,\tmp_26_reg_2772_reg[22]_i_2_n_1 ,\tmp_26_reg_2772_reg[22]_i_2_n_2 ,\tmp_26_reg_2772_reg[22]_i_2_n_3 ,\tmp_26_reg_2772_reg[22]_i_2_n_4 ,\tmp_26_reg_2772_reg[22]_i_2_n_5 ,\tmp_26_reg_2772_reg[22]_i_2_n_6 ,\tmp_26_reg_2772_reg[22]_i_2_n_7 }),
        .DI(add_ln43_17_fu_1918_p2[42:35]),
        .O(add_ln43_18_fu_1947_p2[42:35]),
        .S({\tmp_26_reg_2772[22]_i_12_n_0 ,\tmp_26_reg_2772[22]_i_13_n_0 ,\tmp_26_reg_2772[22]_i_14_n_0 ,\tmp_26_reg_2772[22]_i_15_n_0 ,\tmp_26_reg_2772[22]_i_16_n_0 ,\tmp_26_reg_2772[22]_i_17_n_0 ,\tmp_26_reg_2772[22]_i_18_n_0 ,\tmp_26_reg_2772[22]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[28]_i_1 
       (.CI(\tmp_26_reg_2772_reg[22]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_26_reg_2772_reg[28]_i_1_CO_UNCONNECTED [7:5],\tmp_26_reg_2772_reg[28]_i_1_n_3 ,\tmp_26_reg_2772_reg[28]_i_1_n_4 ,\tmp_26_reg_2772_reg[28]_i_1_n_5 ,\tmp_26_reg_2772_reg[28]_i_1_n_6 ,\tmp_26_reg_2772_reg[28]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_18_fu_1947_p2[47:43]}),
        .O({\NLW_tmp_26_reg_2772_reg[28]_i_1_O_UNCONNECTED [7:6],D[28:23]}),
        .S({1'b0,1'b0,\tmp_26_reg_2772[28]_i_3_n_0 ,\tmp_26_reg_2772[28]_i_4_n_0 ,\tmp_26_reg_2772[28]_i_5_n_0 ,\tmp_26_reg_2772[28]_i_6_n_0 ,\tmp_26_reg_2772[28]_i_7_n_0 ,\tmp_26_reg_2772[28]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[28]_i_2 
       (.CI(\tmp_26_reg_2772_reg[22]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_26_reg_2772_reg[28]_i_2_CO_UNCONNECTED [7:5],\tmp_26_reg_2772_reg[28]_i_2_n_3 ,\tmp_26_reg_2772_reg[28]_i_2_n_4 ,\tmp_26_reg_2772_reg[28]_i_2_n_5 ,\tmp_26_reg_2772_reg[28]_i_2_n_6 ,\tmp_26_reg_2772_reg[28]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_17_fu_1918_p2[47:43]}),
        .O({\NLW_tmp_26_reg_2772_reg[28]_i_2_O_UNCONNECTED [7:6],add_ln43_18_fu_1947_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_26_reg_2772[28]_i_10_n_0 ,\tmp_26_reg_2772[28]_i_11_n_0 ,\tmp_26_reg_2772[28]_i_12_n_0 ,\tmp_26_reg_2772[28]_i_13_n_0 ,\tmp_26_reg_2772[28]_i_14_n_0 ,\tmp_26_reg_2772[28]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[28]_i_9 
       (.CI(\tmp_26_reg_2772_reg[22]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_26_reg_2772_reg[28]_i_9_CO_UNCONNECTED [7:5],\tmp_26_reg_2772_reg[28]_i_9_n_3 ,\tmp_26_reg_2772_reg[28]_i_9_n_4 ,\tmp_26_reg_2772_reg[28]_i_9_n_5 ,\tmp_26_reg_2772_reg[28]_i_9_n_6 ,\tmp_26_reg_2772_reg[28]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,add_ln43_16_fu_1890_p2[27:23]}),
        .O({\NLW_tmp_26_reg_2772_reg[28]_i_9_O_UNCONNECTED [7:6],add_ln43_17_fu_1918_p2[48:43]}),
        .S({1'b0,1'b0,\tmp_26_reg_2772[28]_i_17_n_0 ,\tmp_26_reg_2772[28]_i_18_n_0 ,\tmp_26_reg_2772[28]_i_19_n_0 ,\tmp_26_reg_2772[28]_i_20_n_0 ,\tmp_26_reg_2772[28]_i_21_n_0 ,\tmp_26_reg_2772[28]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[6]_i_1_n_0 ,\tmp_26_reg_2772_reg[6]_i_1_n_1 ,\tmp_26_reg_2772_reg[6]_i_1_n_2 ,\tmp_26_reg_2772_reg[6]_i_1_n_3 ,\tmp_26_reg_2772_reg[6]_i_1_n_4 ,\tmp_26_reg_2772_reg[6]_i_1_n_5 ,\tmp_26_reg_2772_reg[6]_i_1_n_6 ,\tmp_26_reg_2772_reg[6]_i_1_n_7 }),
        .DI({add_ln43_18_fu_1947_p2[26:20],1'b0}),
        .O({D[6:0],\NLW_tmp_26_reg_2772_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_26_reg_2772[6]_i_3_n_0 ,\tmp_26_reg_2772[6]_i_4_n_0 ,\tmp_26_reg_2772[6]_i_5_n_0 ,\tmp_26_reg_2772[6]_i_6_n_0 ,\tmp_26_reg_2772[6]_i_7_n_0 ,\tmp_26_reg_2772[6]_i_8_n_0 ,\tmp_26_reg_2772[6]_i_9_n_0 ,mul_ln43_20_fu_1113_p2[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[6]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[6]_i_10_n_0 ,\tmp_26_reg_2772_reg[6]_i_10_n_1 ,\tmp_26_reg_2772_reg[6]_i_10_n_2 ,\tmp_26_reg_2772_reg[6]_i_10_n_3 ,\tmp_26_reg_2772_reg[6]_i_10_n_4 ,\tmp_26_reg_2772_reg[6]_i_10_n_5 ,\tmp_26_reg_2772_reg[6]_i_10_n_6 ,\tmp_26_reg_2772_reg[6]_i_10_n_7 }),
        .DI({add_ln43_16_fu_1890_p2[6:0],1'b0}),
        .O({add_ln43_17_fu_1918_p2[26:20],\NLW_tmp_26_reg_2772_reg[6]_i_10_O_UNCONNECTED [0]}),
        .S({\tmp_26_reg_2772[6]_i_19_n_0 ,\tmp_26_reg_2772[6]_i_20_n_0 ,\tmp_26_reg_2772[6]_i_21_n_0 ,\tmp_26_reg_2772[6]_i_22_n_0 ,\tmp_26_reg_2772[6]_i_23_n_0 ,\tmp_26_reg_2772[6]_i_24_n_0 ,\tmp_26_reg_2772[6]_i_25_n_0 ,mul_ln43_18_fu_1105_p2[19]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_26_reg_2772_reg[6]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_26_reg_2772_reg[6]_i_2_n_0 ,\tmp_26_reg_2772_reg[6]_i_2_n_1 ,\tmp_26_reg_2772_reg[6]_i_2_n_2 ,\tmp_26_reg_2772_reg[6]_i_2_n_3 ,\tmp_26_reg_2772_reg[6]_i_2_n_4 ,\tmp_26_reg_2772_reg[6]_i_2_n_5 ,\tmp_26_reg_2772_reg[6]_i_2_n_6 ,\tmp_26_reg_2772_reg[6]_i_2_n_7 }),
        .DI({add_ln43_17_fu_1918_p2[26:20],1'b0}),
        .O({add_ln43_18_fu_1947_p2[26:20],\NLW_tmp_26_reg_2772_reg[6]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp_26_reg_2772[6]_i_11_n_0 ,\tmp_26_reg_2772[6]_i_12_n_0 ,\tmp_26_reg_2772[6]_i_13_n_0 ,\tmp_26_reg_2772[6]_i_14_n_0 ,\tmp_26_reg_2772[6]_i_15_n_0 ,\tmp_26_reg_2772[6]_i_16_n_0 ,\tmp_26_reg_2772[6]_i_17_n_0 ,mul_ln43_19_fu_1109_p2[0]}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_18_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_23_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_18_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28],input_A_18_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_18_fu_1105_p2[23:19],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__9_n_0,tmp_product_carry_i_2__9_n_0,tmp_product_carry_i_3__9_n_0,tmp_product_carry_i_4__9_n_0,tmp_product_carry_i_5__9_n_0,tmp_product_carry_i_6__9_n_0,tmp_product_carry_i_7__9_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_18_fu_1105_p2[31:24]),
        .S({tmp_product_carry__0_i_1__9_n_0,tmp_product_carry__0_i_2__9_n_0,tmp_product_carry__0_i_3__9_n_0,tmp_product_carry__0_i_4__9_n_0,tmp_product_carry__0_i_5__9_n_0,tmp_product_carry__0_i_6__9_n_0,tmp_product_carry__0_i_7__9_n_0,tmp_product_carry__0_i_8__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__9
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__9
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__9
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__9
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__9
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__9
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__9
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__9
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_18_fu_1105_p2[39:32]),
        .S({tmp_product_carry__1_i_1__9_n_0,tmp_product_carry__1_i_2__9_n_0,tmp_product_carry__1_i_3__9_n_0,tmp_product_carry__1_i_4__9_n_0,tmp_product_carry__1_i_5__9_n_0,tmp_product_carry__1_i_6__9_n_0,tmp_product_carry__1_i_7__9_n_0,tmp_product_carry__1_i_8__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__9
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__9
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__9
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__9
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__9
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__9
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__9
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__9
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_18_fu_1105_p2[47:40]),
        .S({tmp_product_carry__2_i_1__9_n_0,tmp_product_carry__2_i_2__9_n_0,tmp_product_carry__2_i_3__9_n_0,tmp_product_carry__2_i_4__9_n_0,tmp_product_carry__2_i_5__9_n_0,tmp_product_carry__2_i_6__9_n_0,tmp_product_carry__2_i_7__9_n_0,tmp_product_carry__2_i_8__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__9
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__9
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__9
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__9
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__9
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__9
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__9
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__9
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_18_fu_1105_p2[48]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__9
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__9
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__9
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__9
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__9
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__9
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__9
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__9
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__9_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_95
   (mul_ln43_19_fu_1109_p2,
    DSP_ALU_INST,
    input_B_23_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_19_q0);
  output [29:0]mul_ln43_19_fu_1109_p2;
  input DSP_ALU_INST;
  input input_B_23_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_19_q0;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire ap_clk;
  wire [28:0]input_A_19_q0;
  wire input_B_23_ce0;
  wire [29:0]mul_ln43_19_fu_1109_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__10_n_0;
  wire tmp_product_carry__0_i_2__10_n_0;
  wire tmp_product_carry__0_i_3__10_n_0;
  wire tmp_product_carry__0_i_4__10_n_0;
  wire tmp_product_carry__0_i_5__10_n_0;
  wire tmp_product_carry__0_i_6__10_n_0;
  wire tmp_product_carry__0_i_7__10_n_0;
  wire tmp_product_carry__0_i_8__10_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__10_n_0;
  wire tmp_product_carry__1_i_2__10_n_0;
  wire tmp_product_carry__1_i_3__10_n_0;
  wire tmp_product_carry__1_i_4__10_n_0;
  wire tmp_product_carry__1_i_5__10_n_0;
  wire tmp_product_carry__1_i_6__10_n_0;
  wire tmp_product_carry__1_i_7__10_n_0;
  wire tmp_product_carry__1_i_8__10_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__10_n_0;
  wire tmp_product_carry__2_i_2__10_n_0;
  wire tmp_product_carry__2_i_3__10_n_0;
  wire tmp_product_carry__2_i_4__10_n_0;
  wire tmp_product_carry__2_i_5__10_n_0;
  wire tmp_product_carry__2_i_6__10_n_0;
  wire tmp_product_carry__2_i_7__10_n_0;
  wire tmp_product_carry__2_i_8__10_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__10_n_0;
  wire tmp_product_carry_i_1__10_n_0;
  wire tmp_product_carry_i_2__10_n_0;
  wire tmp_product_carry_i_3__10_n_0;
  wire tmp_product_carry_i_4__10_n_0;
  wire tmp_product_carry_i_5__10_n_0;
  wire tmp_product_carry_i_6__10_n_0;
  wire tmp_product_carry_i_7__10_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_19_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_23_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_19_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28],input_A_19_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_19_fu_1109_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__10_n_0,tmp_product_carry_i_2__10_n_0,tmp_product_carry_i_3__10_n_0,tmp_product_carry_i_4__10_n_0,tmp_product_carry_i_5__10_n_0,tmp_product_carry_i_6__10_n_0,tmp_product_carry_i_7__10_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_19_fu_1109_p2[12:5]),
        .S({tmp_product_carry__0_i_1__10_n_0,tmp_product_carry__0_i_2__10_n_0,tmp_product_carry__0_i_3__10_n_0,tmp_product_carry__0_i_4__10_n_0,tmp_product_carry__0_i_5__10_n_0,tmp_product_carry__0_i_6__10_n_0,tmp_product_carry__0_i_7__10_n_0,tmp_product_carry__0_i_8__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__10
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__10
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__10
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__10
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__10
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__10
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__10
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__10
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__10_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_19_fu_1109_p2[20:13]),
        .S({tmp_product_carry__1_i_1__10_n_0,tmp_product_carry__1_i_2__10_n_0,tmp_product_carry__1_i_3__10_n_0,tmp_product_carry__1_i_4__10_n_0,tmp_product_carry__1_i_5__10_n_0,tmp_product_carry__1_i_6__10_n_0,tmp_product_carry__1_i_7__10_n_0,tmp_product_carry__1_i_8__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__10
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__10
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__10
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__10
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__10
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__10
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__10
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__10
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__10_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_19_fu_1109_p2[28:21]),
        .S({tmp_product_carry__2_i_1__10_n_0,tmp_product_carry__2_i_2__10_n_0,tmp_product_carry__2_i_3__10_n_0,tmp_product_carry__2_i_4__10_n_0,tmp_product_carry__2_i_5__10_n_0,tmp_product_carry__2_i_6__10_n_0,tmp_product_carry__2_i_7__10_n_0,tmp_product_carry__2_i_8__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__10
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__10
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__10
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__10
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__10
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__10
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__10
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__10
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__10_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_19_fu_1109_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__10
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__10
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__10
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__10
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__10
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__10
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__10
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__10
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__10_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_96
   (mul_ln43_20_fu_1113_p2,
    DSP_ALU_INST,
    input_B_23_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    input_A_20_q0);
  output [29:0]mul_ln43_20_fu_1113_p2;
  input DSP_ALU_INST;
  input input_B_23_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]input_A_20_q0;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire ap_clk;
  wire [28:0]input_A_20_q0;
  wire input_B_23_ce0;
  wire [29:0]mul_ln43_20_fu_1113_p2;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_carry__0_i_1__11_n_0;
  wire tmp_product_carry__0_i_2__11_n_0;
  wire tmp_product_carry__0_i_3__11_n_0;
  wire tmp_product_carry__0_i_4__11_n_0;
  wire tmp_product_carry__0_i_5__11_n_0;
  wire tmp_product_carry__0_i_6__11_n_0;
  wire tmp_product_carry__0_i_7__11_n_0;
  wire tmp_product_carry__0_i_8__11_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1__11_n_0;
  wire tmp_product_carry__1_i_2__11_n_0;
  wire tmp_product_carry__1_i_3__11_n_0;
  wire tmp_product_carry__1_i_4__11_n_0;
  wire tmp_product_carry__1_i_5__11_n_0;
  wire tmp_product_carry__1_i_6__11_n_0;
  wire tmp_product_carry__1_i_7__11_n_0;
  wire tmp_product_carry__1_i_8__11_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__11_n_0;
  wire tmp_product_carry__2_i_2__11_n_0;
  wire tmp_product_carry__2_i_3__11_n_0;
  wire tmp_product_carry__2_i_4__11_n_0;
  wire tmp_product_carry__2_i_5__11_n_0;
  wire tmp_product_carry__2_i_6__11_n_0;
  wire tmp_product_carry__2_i_7__11_n_0;
  wire tmp_product_carry__2_i_8__11_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__11_n_0;
  wire tmp_product_carry_i_1__11_n_0;
  wire tmp_product_carry_i_2__11_n_0;
  wire tmp_product_carry_i_3__11_n_0;
  wire tmp_product_carry_i_4__11_n_0;
  wire tmp_product_carry_i_5__11_n_0;
  wire tmp_product_carry_i_6__11_n_0;
  wire tmp_product_carry_i_7__11_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;
  wire [2:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [7:0]NLW_tmp_product_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_tmp_product_carry__3_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_A_20_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_23_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,input_A_20_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28],input_A_20_q0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .DI({p_1_in[23:17],1'b0}),
        .O({mul_ln43_20_fu_1113_p2[4:0],NLW_tmp_product_carry_O_UNCONNECTED[2:0]}),
        .S({tmp_product_carry_i_1__11_n_0,tmp_product_carry_i_2__11_n_0,tmp_product_carry_i_3__11_n_0,tmp_product_carry_i_4__11_n_0,tmp_product_carry_i_5__11_n_0,tmp_product_carry_i_6__11_n_0,tmp_product_carry_i_7__11_n_0,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3,tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .DI(p_1_in[31:24]),
        .O(mul_ln43_20_fu_1113_p2[12:5]),
        .S({tmp_product_carry__0_i_1__11_n_0,tmp_product_carry__0_i_2__11_n_0,tmp_product_carry__0_i_3__11_n_0,tmp_product_carry__0_i_4__11_n_0,tmp_product_carry__0_i_5__11_n_0,tmp_product_carry__0_i_6__11_n_0,tmp_product_carry__0_i_7__11_n_0,tmp_product_carry__0_i_8__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_1__11
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(tmp_product_carry__0_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_2__11
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(tmp_product_carry__0_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_3__11
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(tmp_product_carry__0_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_4__11
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(tmp_product_carry__0_i_4__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_5__11
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(tmp_product_carry__0_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_6__11
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(tmp_product_carry__0_i_6__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_7__11
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(tmp_product_carry__0_i_7__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__0_i_8__11
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(tmp_product_carry__0_i_8__11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3,tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .DI(p_1_in[39:32]),
        .O(mul_ln43_20_fu_1113_p2[20:13]),
        .S({tmp_product_carry__1_i_1__11_n_0,tmp_product_carry__1_i_2__11_n_0,tmp_product_carry__1_i_3__11_n_0,tmp_product_carry__1_i_4__11_n_0,tmp_product_carry__1_i_5__11_n_0,tmp_product_carry__1_i_6__11_n_0,tmp_product_carry__1_i_7__11_n_0,tmp_product_carry__1_i_8__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_1__11
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(tmp_product_carry__1_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_2__11
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(tmp_product_carry__1_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_3__11
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(tmp_product_carry__1_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_4__11
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(tmp_product_carry__1_i_4__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_5__11
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(tmp_product_carry__1_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_6__11
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(tmp_product_carry__1_i_6__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_7__11
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(tmp_product_carry__1_i_7__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__1_i_8__11
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(tmp_product_carry__1_i_8__11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3,tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .DI(p_1_in[47:40]),
        .O(mul_ln43_20_fu_1113_p2[28:21]),
        .S({tmp_product_carry__2_i_1__11_n_0,tmp_product_carry__2_i_2__11_n_0,tmp_product_carry__2_i_3__11_n_0,tmp_product_carry__2_i_4__11_n_0,tmp_product_carry__2_i_5__11_n_0,tmp_product_carry__2_i_6__11_n_0,tmp_product_carry__2_i_7__11_n_0,tmp_product_carry__2_i_8__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_1__11
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(tmp_product_carry__2_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_2__11
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(tmp_product_carry__2_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_3__11
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(tmp_product_carry__2_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_4__11
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(tmp_product_carry__2_i_4__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_5__11
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(tmp_product_carry__2_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_6__11
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(tmp_product_carry__2_i_6__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_7__11
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(tmp_product_carry__2_i_7__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__2_i_8__11
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(tmp_product_carry__2_i_8__11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_tmp_product_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_carry__3_O_UNCONNECTED[7:1],mul_ln43_20_fu_1113_p2[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_carry__3_i_1__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__3_i_1__11
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(tmp_product_carry__3_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_1__11
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(tmp_product_carry_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_2__11
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(tmp_product_carry_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_3__11
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(tmp_product_carry_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4__11
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(tmp_product_carry_i_4__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_5__11
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(tmp_product_carry_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_6__11
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(tmp_product_carry_i_6__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_7__11
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(tmp_product_carry_i_7__11_n_0));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_mul_29s_29s_49_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_mul_29s_29s_49_1_1_97
   (dout,
    DSP_ALU_INST,
    input_B_23_ce0,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1);
  output [29:0]dout;
  input DSP_ALU_INST;
  input input_B_23_ce0;
  input ap_clk;
  input [28:0]DSP_ALU_INST_0;
  input [28:0]DSP_ALU_INST_1;

  wire DSP_ALU_INST;
  wire [28:0]DSP_ALU_INST_0;
  wire [28:0]DSP_ALU_INST_1;
  wire ap_clk;
  wire [29:0]dout;
  wire input_B_23_ce0;
  wire \mul_ln43_21_reg_2767[23]_i_2_n_0 ;
  wire \mul_ln43_21_reg_2767[23]_i_3_n_0 ;
  wire \mul_ln43_21_reg_2767[23]_i_4_n_0 ;
  wire \mul_ln43_21_reg_2767[23]_i_5_n_0 ;
  wire \mul_ln43_21_reg_2767[23]_i_6_n_0 ;
  wire \mul_ln43_21_reg_2767[23]_i_7_n_0 ;
  wire \mul_ln43_21_reg_2767[23]_i_8_n_0 ;
  wire \mul_ln43_21_reg_2767[31]_i_2_n_0 ;
  wire \mul_ln43_21_reg_2767[31]_i_3_n_0 ;
  wire \mul_ln43_21_reg_2767[31]_i_4_n_0 ;
  wire \mul_ln43_21_reg_2767[31]_i_5_n_0 ;
  wire \mul_ln43_21_reg_2767[31]_i_6_n_0 ;
  wire \mul_ln43_21_reg_2767[31]_i_7_n_0 ;
  wire \mul_ln43_21_reg_2767[31]_i_8_n_0 ;
  wire \mul_ln43_21_reg_2767[31]_i_9_n_0 ;
  wire \mul_ln43_21_reg_2767[39]_i_2_n_0 ;
  wire \mul_ln43_21_reg_2767[39]_i_3_n_0 ;
  wire \mul_ln43_21_reg_2767[39]_i_4_n_0 ;
  wire \mul_ln43_21_reg_2767[39]_i_5_n_0 ;
  wire \mul_ln43_21_reg_2767[39]_i_6_n_0 ;
  wire \mul_ln43_21_reg_2767[39]_i_7_n_0 ;
  wire \mul_ln43_21_reg_2767[39]_i_8_n_0 ;
  wire \mul_ln43_21_reg_2767[39]_i_9_n_0 ;
  wire \mul_ln43_21_reg_2767[47]_i_2_n_0 ;
  wire \mul_ln43_21_reg_2767[47]_i_3_n_0 ;
  wire \mul_ln43_21_reg_2767[47]_i_4_n_0 ;
  wire \mul_ln43_21_reg_2767[47]_i_5_n_0 ;
  wire \mul_ln43_21_reg_2767[47]_i_6_n_0 ;
  wire \mul_ln43_21_reg_2767[47]_i_7_n_0 ;
  wire \mul_ln43_21_reg_2767[47]_i_8_n_0 ;
  wire \mul_ln43_21_reg_2767[47]_i_9_n_0 ;
  wire \mul_ln43_21_reg_2767[48]_i_2_n_0 ;
  wire \mul_ln43_21_reg_2767_reg[23]_i_1_n_0 ;
  wire \mul_ln43_21_reg_2767_reg[23]_i_1_n_1 ;
  wire \mul_ln43_21_reg_2767_reg[23]_i_1_n_2 ;
  wire \mul_ln43_21_reg_2767_reg[23]_i_1_n_3 ;
  wire \mul_ln43_21_reg_2767_reg[23]_i_1_n_4 ;
  wire \mul_ln43_21_reg_2767_reg[23]_i_1_n_5 ;
  wire \mul_ln43_21_reg_2767_reg[23]_i_1_n_6 ;
  wire \mul_ln43_21_reg_2767_reg[23]_i_1_n_7 ;
  wire \mul_ln43_21_reg_2767_reg[31]_i_1_n_0 ;
  wire \mul_ln43_21_reg_2767_reg[31]_i_1_n_1 ;
  wire \mul_ln43_21_reg_2767_reg[31]_i_1_n_2 ;
  wire \mul_ln43_21_reg_2767_reg[31]_i_1_n_3 ;
  wire \mul_ln43_21_reg_2767_reg[31]_i_1_n_4 ;
  wire \mul_ln43_21_reg_2767_reg[31]_i_1_n_5 ;
  wire \mul_ln43_21_reg_2767_reg[31]_i_1_n_6 ;
  wire \mul_ln43_21_reg_2767_reg[31]_i_1_n_7 ;
  wire \mul_ln43_21_reg_2767_reg[39]_i_1_n_0 ;
  wire \mul_ln43_21_reg_2767_reg[39]_i_1_n_1 ;
  wire \mul_ln43_21_reg_2767_reg[39]_i_1_n_2 ;
  wire \mul_ln43_21_reg_2767_reg[39]_i_1_n_3 ;
  wire \mul_ln43_21_reg_2767_reg[39]_i_1_n_4 ;
  wire \mul_ln43_21_reg_2767_reg[39]_i_1_n_5 ;
  wire \mul_ln43_21_reg_2767_reg[39]_i_1_n_6 ;
  wire \mul_ln43_21_reg_2767_reg[39]_i_1_n_7 ;
  wire \mul_ln43_21_reg_2767_reg[47]_i_1_n_0 ;
  wire \mul_ln43_21_reg_2767_reg[47]_i_1_n_1 ;
  wire \mul_ln43_21_reg_2767_reg[47]_i_1_n_2 ;
  wire \mul_ln43_21_reg_2767_reg[47]_i_1_n_3 ;
  wire \mul_ln43_21_reg_2767_reg[47]_i_1_n_4 ;
  wire \mul_ln43_21_reg_2767_reg[47]_i_1_n_5 ;
  wire \mul_ln43_21_reg_2767_reg[47]_i_1_n_6 ;
  wire \mul_ln43_21_reg_2767_reg[47]_i_1_n_7 ;
  wire [48:17]p_0_in;
  wire [48:16]p_1_in;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_24;
  wire tmp_product__1_n_25;
  wire tmp_product__1_n_26;
  wire tmp_product__1_n_27;
  wire tmp_product__1_n_28;
  wire tmp_product__1_n_29;
  wire tmp_product__1_n_30;
  wire tmp_product__1_n_31;
  wire tmp_product__1_n_32;
  wire tmp_product__1_n_33;
  wire tmp_product__1_n_34;
  wire tmp_product__1_n_35;
  wire tmp_product__1_n_36;
  wire tmp_product__1_n_37;
  wire tmp_product__1_n_38;
  wire tmp_product__1_n_39;
  wire tmp_product__1_n_40;
  wire tmp_product__1_n_41;
  wire tmp_product__1_n_42;
  wire tmp_product__1_n_43;
  wire tmp_product__1_n_44;
  wire tmp_product__1_n_45;
  wire tmp_product__1_n_46;
  wire tmp_product__1_n_47;
  wire tmp_product__1_n_48;
  wire tmp_product__1_n_49;
  wire tmp_product__1_n_50;
  wire tmp_product__1_n_51;
  wire tmp_product__1_n_52;
  wire tmp_product__1_n_53;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire [2:0]\NLW_mul_ln43_21_reg_2767_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_mul_ln43_21_reg_2767_reg[48]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln43_21_reg_2767_reg[48]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_product__0_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__0_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__1_XOROUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product__2_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product__2_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[23]_i_2 
       (.I0(p_1_in[23]),
        .I1(p_0_in[23]),
        .O(\mul_ln43_21_reg_2767[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[23]_i_3 
       (.I0(p_1_in[22]),
        .I1(p_0_in[22]),
        .O(\mul_ln43_21_reg_2767[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[23]_i_4 
       (.I0(p_1_in[21]),
        .I1(p_0_in[21]),
        .O(\mul_ln43_21_reg_2767[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[23]_i_5 
       (.I0(p_1_in[20]),
        .I1(p_0_in[20]),
        .O(\mul_ln43_21_reg_2767[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[23]_i_6 
       (.I0(p_1_in[19]),
        .I1(p_0_in[19]),
        .O(\mul_ln43_21_reg_2767[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[23]_i_7 
       (.I0(p_1_in[18]),
        .I1(p_0_in[18]),
        .O(\mul_ln43_21_reg_2767[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[23]_i_8 
       (.I0(p_1_in[17]),
        .I1(p_0_in[17]),
        .O(\mul_ln43_21_reg_2767[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[31]_i_2 
       (.I0(p_1_in[31]),
        .I1(p_0_in[31]),
        .O(\mul_ln43_21_reg_2767[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[31]_i_3 
       (.I0(p_1_in[30]),
        .I1(p_0_in[30]),
        .O(\mul_ln43_21_reg_2767[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[31]_i_4 
       (.I0(p_1_in[29]),
        .I1(p_0_in[29]),
        .O(\mul_ln43_21_reg_2767[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[31]_i_5 
       (.I0(p_1_in[28]),
        .I1(p_0_in[28]),
        .O(\mul_ln43_21_reg_2767[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[31]_i_6 
       (.I0(p_1_in[27]),
        .I1(p_0_in[27]),
        .O(\mul_ln43_21_reg_2767[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[31]_i_7 
       (.I0(p_1_in[26]),
        .I1(p_0_in[26]),
        .O(\mul_ln43_21_reg_2767[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[31]_i_8 
       (.I0(p_1_in[25]),
        .I1(p_0_in[25]),
        .O(\mul_ln43_21_reg_2767[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[31]_i_9 
       (.I0(p_1_in[24]),
        .I1(p_0_in[24]),
        .O(\mul_ln43_21_reg_2767[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[39]_i_2 
       (.I0(p_1_in[39]),
        .I1(p_0_in[39]),
        .O(\mul_ln43_21_reg_2767[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[39]_i_3 
       (.I0(p_1_in[38]),
        .I1(p_0_in[38]),
        .O(\mul_ln43_21_reg_2767[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[39]_i_4 
       (.I0(p_1_in[37]),
        .I1(p_0_in[37]),
        .O(\mul_ln43_21_reg_2767[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[39]_i_5 
       (.I0(p_1_in[36]),
        .I1(p_0_in[36]),
        .O(\mul_ln43_21_reg_2767[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[39]_i_6 
       (.I0(p_1_in[35]),
        .I1(p_0_in[35]),
        .O(\mul_ln43_21_reg_2767[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[39]_i_7 
       (.I0(p_1_in[34]),
        .I1(p_0_in[34]),
        .O(\mul_ln43_21_reg_2767[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[39]_i_8 
       (.I0(p_1_in[33]),
        .I1(p_0_in[33]),
        .O(\mul_ln43_21_reg_2767[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[39]_i_9 
       (.I0(p_1_in[32]),
        .I1(p_0_in[32]),
        .O(\mul_ln43_21_reg_2767[39]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[47]_i_2 
       (.I0(p_1_in[47]),
        .I1(p_0_in[47]),
        .O(\mul_ln43_21_reg_2767[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[47]_i_3 
       (.I0(p_1_in[46]),
        .I1(p_0_in[46]),
        .O(\mul_ln43_21_reg_2767[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[47]_i_4 
       (.I0(p_1_in[45]),
        .I1(p_0_in[45]),
        .O(\mul_ln43_21_reg_2767[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[47]_i_5 
       (.I0(p_1_in[44]),
        .I1(p_0_in[44]),
        .O(\mul_ln43_21_reg_2767[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[47]_i_6 
       (.I0(p_1_in[43]),
        .I1(p_0_in[43]),
        .O(\mul_ln43_21_reg_2767[47]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[47]_i_7 
       (.I0(p_1_in[42]),
        .I1(p_0_in[42]),
        .O(\mul_ln43_21_reg_2767[47]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[47]_i_8 
       (.I0(p_1_in[41]),
        .I1(p_0_in[41]),
        .O(\mul_ln43_21_reg_2767[47]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[47]_i_9 
       (.I0(p_1_in[40]),
        .I1(p_0_in[40]),
        .O(\mul_ln43_21_reg_2767[47]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln43_21_reg_2767[48]_i_2 
       (.I0(p_1_in[48]),
        .I1(p_0_in[48]),
        .O(\mul_ln43_21_reg_2767[48]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_21_reg_2767_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_21_reg_2767_reg[23]_i_1_n_0 ,\mul_ln43_21_reg_2767_reg[23]_i_1_n_1 ,\mul_ln43_21_reg_2767_reg[23]_i_1_n_2 ,\mul_ln43_21_reg_2767_reg[23]_i_1_n_3 ,\mul_ln43_21_reg_2767_reg[23]_i_1_n_4 ,\mul_ln43_21_reg_2767_reg[23]_i_1_n_5 ,\mul_ln43_21_reg_2767_reg[23]_i_1_n_6 ,\mul_ln43_21_reg_2767_reg[23]_i_1_n_7 }),
        .DI({p_1_in[23:17],1'b0}),
        .O({dout[4:0],\NLW_mul_ln43_21_reg_2767_reg[23]_i_1_O_UNCONNECTED [2:0]}),
        .S({\mul_ln43_21_reg_2767[23]_i_2_n_0 ,\mul_ln43_21_reg_2767[23]_i_3_n_0 ,\mul_ln43_21_reg_2767[23]_i_4_n_0 ,\mul_ln43_21_reg_2767[23]_i_5_n_0 ,\mul_ln43_21_reg_2767[23]_i_6_n_0 ,\mul_ln43_21_reg_2767[23]_i_7_n_0 ,\mul_ln43_21_reg_2767[23]_i_8_n_0 ,p_1_in[16]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_21_reg_2767_reg[31]_i_1 
       (.CI(\mul_ln43_21_reg_2767_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_21_reg_2767_reg[31]_i_1_n_0 ,\mul_ln43_21_reg_2767_reg[31]_i_1_n_1 ,\mul_ln43_21_reg_2767_reg[31]_i_1_n_2 ,\mul_ln43_21_reg_2767_reg[31]_i_1_n_3 ,\mul_ln43_21_reg_2767_reg[31]_i_1_n_4 ,\mul_ln43_21_reg_2767_reg[31]_i_1_n_5 ,\mul_ln43_21_reg_2767_reg[31]_i_1_n_6 ,\mul_ln43_21_reg_2767_reg[31]_i_1_n_7 }),
        .DI(p_1_in[31:24]),
        .O(dout[12:5]),
        .S({\mul_ln43_21_reg_2767[31]_i_2_n_0 ,\mul_ln43_21_reg_2767[31]_i_3_n_0 ,\mul_ln43_21_reg_2767[31]_i_4_n_0 ,\mul_ln43_21_reg_2767[31]_i_5_n_0 ,\mul_ln43_21_reg_2767[31]_i_6_n_0 ,\mul_ln43_21_reg_2767[31]_i_7_n_0 ,\mul_ln43_21_reg_2767[31]_i_8_n_0 ,\mul_ln43_21_reg_2767[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_21_reg_2767_reg[39]_i_1 
       (.CI(\mul_ln43_21_reg_2767_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_21_reg_2767_reg[39]_i_1_n_0 ,\mul_ln43_21_reg_2767_reg[39]_i_1_n_1 ,\mul_ln43_21_reg_2767_reg[39]_i_1_n_2 ,\mul_ln43_21_reg_2767_reg[39]_i_1_n_3 ,\mul_ln43_21_reg_2767_reg[39]_i_1_n_4 ,\mul_ln43_21_reg_2767_reg[39]_i_1_n_5 ,\mul_ln43_21_reg_2767_reg[39]_i_1_n_6 ,\mul_ln43_21_reg_2767_reg[39]_i_1_n_7 }),
        .DI(p_1_in[39:32]),
        .O(dout[20:13]),
        .S({\mul_ln43_21_reg_2767[39]_i_2_n_0 ,\mul_ln43_21_reg_2767[39]_i_3_n_0 ,\mul_ln43_21_reg_2767[39]_i_4_n_0 ,\mul_ln43_21_reg_2767[39]_i_5_n_0 ,\mul_ln43_21_reg_2767[39]_i_6_n_0 ,\mul_ln43_21_reg_2767[39]_i_7_n_0 ,\mul_ln43_21_reg_2767[39]_i_8_n_0 ,\mul_ln43_21_reg_2767[39]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_21_reg_2767_reg[47]_i_1 
       (.CI(\mul_ln43_21_reg_2767_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\mul_ln43_21_reg_2767_reg[47]_i_1_n_0 ,\mul_ln43_21_reg_2767_reg[47]_i_1_n_1 ,\mul_ln43_21_reg_2767_reg[47]_i_1_n_2 ,\mul_ln43_21_reg_2767_reg[47]_i_1_n_3 ,\mul_ln43_21_reg_2767_reg[47]_i_1_n_4 ,\mul_ln43_21_reg_2767_reg[47]_i_1_n_5 ,\mul_ln43_21_reg_2767_reg[47]_i_1_n_6 ,\mul_ln43_21_reg_2767_reg[47]_i_1_n_7 }),
        .DI(p_1_in[47:40]),
        .O(dout[28:21]),
        .S({\mul_ln43_21_reg_2767[47]_i_2_n_0 ,\mul_ln43_21_reg_2767[47]_i_3_n_0 ,\mul_ln43_21_reg_2767[47]_i_4_n_0 ,\mul_ln43_21_reg_2767[47]_i_5_n_0 ,\mul_ln43_21_reg_2767[47]_i_6_n_0 ,\mul_ln43_21_reg_2767[47]_i_7_n_0 ,\mul_ln43_21_reg_2767[47]_i_8_n_0 ,\mul_ln43_21_reg_2767[47]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \mul_ln43_21_reg_2767_reg[48]_i_1 
       (.CI(\mul_ln43_21_reg_2767_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_mul_ln43_21_reg_2767_reg[48]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln43_21_reg_2767_reg[48]_i_1_O_UNCONNECTED [7:1],dout[29]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln43_21_reg_2767[48]_i_2_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(input_B_23_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,p_0_in[33:17]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 12x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__0
       (.A({DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28],DSP_ALU_INST_0[28:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__0_P_UNCONNECTED[47:15],p_0_in[48:34]}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_tmp_product__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,DSP_ALU_INST_1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(input_B_23_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,p_1_in[16],tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__1_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__1_n_24,tmp_product__1_n_25,tmp_product__1_n_26,tmp_product__1_n_27,tmp_product__1_n_28,tmp_product__1_n_29,tmp_product__1_n_30,tmp_product__1_n_31,tmp_product__1_n_32,tmp_product__1_n_33,tmp_product__1_n_34,tmp_product__1_n_35,tmp_product__1_n_36,tmp_product__1_n_37,tmp_product__1_n_38,tmp_product__1_n_39,tmp_product__1_n_40,tmp_product__1_n_41,tmp_product__1_n_42,tmp_product__1_n_43,tmp_product__1_n_44,tmp_product__1_n_45,tmp_product__1_n_46,tmp_product__1_n_47,tmp_product__1_n_48,tmp_product__1_n_49,tmp_product__1_n_50,tmp_product__1_n_51,tmp_product__1_n_52,tmp_product__1_n_53}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28],DSP_ALU_INST_1[28:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product__2_P_UNCONNECTED[47:32],p_1_in[48:17]}),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_tmp_product__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product__2_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_output_C_RAM_AUTO_1R1W
   (DOUTADOUT,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    or_ln54_fu_433_p2,
    ram_reg_bram_0_4,
    icmp_ln54_3_fu_439_p2,
    ap_clk,
    output_C_ce0,
    ADDRARDADDR,
    output_C_d0,
    WEA,
    \icmp_ln54_reg_613_reg[0] ,
    ap_block_pp0_stage0_11001);
  output [1:0]DOUTADOUT;
  output ram_reg_bram_0_0;
  output [3:0]ram_reg_bram_0_1;
  output [3:0]ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output or_ln54_fu_433_p2;
  output [27:0]ram_reg_bram_0_4;
  output icmp_ln54_3_fu_439_p2;
  input ap_clk;
  input output_C_ce0;
  input [9:0]ADDRARDADDR;
  input [28:0]output_C_d0;
  input [0:0]WEA;
  input \icmp_ln54_reg_613_reg[0] ;
  input ap_block_pp0_stage0_11001;

  wire [9:0]ADDRARDADDR;
  wire [1:0]DOUTADOUT;
  wire [0:0]WEA;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire [28:1]\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 ;
  wire icmp_ln54_3_fu_439_p2;
  wire \icmp_ln54_3_reg_644[0]_i_10_n_0 ;
  wire \icmp_ln54_3_reg_644[0]_i_3_n_0 ;
  wire \icmp_ln54_3_reg_644[0]_i_4_n_0 ;
  wire \icmp_ln54_3_reg_644[0]_i_5_n_0 ;
  wire \icmp_ln54_3_reg_644[0]_i_6_n_0 ;
  wire \icmp_ln54_3_reg_644[0]_i_7_n_0 ;
  wire \icmp_ln54_3_reg_644[0]_i_8_n_0 ;
  wire \icmp_ln54_3_reg_644[0]_i_9_n_0 ;
  wire \icmp_ln54_3_reg_644_reg[0]_i_2_n_0 ;
  wire \icmp_ln54_3_reg_644_reg[0]_i_2_n_1 ;
  wire \icmp_ln54_3_reg_644_reg[0]_i_2_n_2 ;
  wire \icmp_ln54_3_reg_644_reg[0]_i_2_n_3 ;
  wire \icmp_ln54_3_reg_644_reg[0]_i_2_n_4 ;
  wire \icmp_ln54_3_reg_644_reg[0]_i_2_n_5 ;
  wire \icmp_ln54_3_reg_644_reg[0]_i_2_n_6 ;
  wire \icmp_ln54_3_reg_644_reg[0]_i_2_n_7 ;
  wire \icmp_ln54_reg_613[0]_i_2_n_0 ;
  wire \icmp_ln54_reg_613[0]_i_3_n_0 ;
  wire \icmp_ln54_reg_613_reg[0] ;
  wire or_ln54_fu_433_p2;
  wire \or_ln54_reg_639[0]_i_10_n_0 ;
  wire \or_ln54_reg_639[0]_i_11_n_0 ;
  wire \or_ln54_reg_639[0]_i_12_n_0 ;
  wire \or_ln54_reg_639[0]_i_3_n_0 ;
  wire \or_ln54_reg_639[0]_i_4_n_0 ;
  wire \or_ln54_reg_639[0]_i_5_n_0 ;
  wire \or_ln54_reg_639[0]_i_6_n_0 ;
  wire \or_ln54_reg_639[0]_i_7_n_0 ;
  wire \or_ln54_reg_639[0]_i_8_n_0 ;
  wire \or_ln54_reg_639[0]_i_9_n_0 ;
  wire output_C_ce0;
  wire [28:0]output_C_d0;
  wire [27:1]output_C_q0;
  wire ram_reg_bram_0_0;
  wire [3:0]ram_reg_bram_0_1;
  wire [3:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [27:0]ram_reg_bram_0_4;
  wire \select_ln54_reg_623[16]_i_10_n_0 ;
  wire \select_ln54_reg_623[16]_i_3_n_0 ;
  wire \select_ln54_reg_623[16]_i_4_n_0 ;
  wire \select_ln54_reg_623[16]_i_5_n_0 ;
  wire \select_ln54_reg_623[16]_i_6_n_0 ;
  wire \select_ln54_reg_623[16]_i_7_n_0 ;
  wire \select_ln54_reg_623[16]_i_8_n_0 ;
  wire \select_ln54_reg_623[16]_i_9_n_0 ;
  wire \select_ln54_reg_623[8]_i_10_n_0 ;
  wire \select_ln54_reg_623[8]_i_11_n_0 ;
  wire \select_ln54_reg_623[8]_i_3_n_0 ;
  wire \select_ln54_reg_623[8]_i_4_n_0 ;
  wire \select_ln54_reg_623[8]_i_5_n_0 ;
  wire \select_ln54_reg_623[8]_i_6_n_0 ;
  wire \select_ln54_reg_623[8]_i_7_n_0 ;
  wire \select_ln54_reg_623[8]_i_8_n_0 ;
  wire \select_ln54_reg_623[8]_i_9_n_0 ;
  wire \select_ln54_reg_623_reg[16]_i_2_n_0 ;
  wire \select_ln54_reg_623_reg[16]_i_2_n_1 ;
  wire \select_ln54_reg_623_reg[16]_i_2_n_2 ;
  wire \select_ln54_reg_623_reg[16]_i_2_n_3 ;
  wire \select_ln54_reg_623_reg[16]_i_2_n_4 ;
  wire \select_ln54_reg_623_reg[16]_i_2_n_5 ;
  wire \select_ln54_reg_623_reg[16]_i_2_n_6 ;
  wire \select_ln54_reg_623_reg[16]_i_2_n_7 ;
  wire \select_ln54_reg_623_reg[8]_i_2_n_0 ;
  wire \select_ln54_reg_623_reg[8]_i_2_n_1 ;
  wire \select_ln54_reg_623_reg[8]_i_2_n_2 ;
  wire \select_ln54_reg_623_reg[8]_i_2_n_3 ;
  wire \select_ln54_reg_623_reg[8]_i_2_n_4 ;
  wire \select_ln54_reg_623_reg[8]_i_2_n_5 ;
  wire \select_ln54_reg_623_reg[8]_i_2_n_6 ;
  wire \select_ln54_reg_623_reg[8]_i_2_n_7 ;
  wire \trunc_ln54_2_reg_628[0]_i_2_n_0 ;
  wire \trunc_ln54_2_reg_628[0]_i_3_n_0 ;
  wire \trunc_ln54_2_reg_628[0]_i_4_n_0 ;
  wire \trunc_ln54_2_reg_628[0]_i_5_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_10_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_11_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_12_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_13_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_14_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_2_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_3_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_4_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_5_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_6_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_7_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_8_n_0 ;
  wire \trunc_ln54_2_reg_628[1]_i_9_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_10_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_11_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_12_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_13_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_14_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_15_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_2_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_3_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_4_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_5_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_6_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_7_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_8_n_0 ;
  wire \trunc_ln54_2_reg_628[2]_i_9_n_0 ;
  wire \trunc_ln54_2_reg_628[3]_i_2_n_0 ;
  wire \trunc_ln54_2_reg_628[3]_i_3_n_0 ;
  wire \trunc_ln54_2_reg_628[3]_i_4_n_0 ;
  wire \trunc_ln54_2_reg_628[3]_i_5_n_0 ;
  wire \trunc_ln54_2_reg_628[3]_i_6_n_0 ;
  wire \trunc_ln54_2_reg_628[3]_i_7_n_0 ;
  wire \trunc_ln54_2_reg_628[3]_i_8_n_0 ;
  wire \trunc_ln54_2_reg_628[4]_i_2_n_0 ;
  wire \trunc_ln54_2_reg_628[4]_i_3_n_0 ;
  wire \trunc_ln54_2_reg_628[4]_i_4_n_0 ;
  wire \zext_ln54_reg_633[0]_i_10_n_0 ;
  wire \zext_ln54_reg_633[0]_i_11_n_0 ;
  wire \zext_ln54_reg_633[0]_i_12_n_0 ;
  wire \zext_ln54_reg_633[0]_i_13_n_0 ;
  wire \zext_ln54_reg_633[0]_i_14_n_0 ;
  wire \zext_ln54_reg_633[0]_i_15_n_0 ;
  wire \zext_ln54_reg_633[0]_i_16_n_0 ;
  wire \zext_ln54_reg_633[0]_i_17_n_0 ;
  wire \zext_ln54_reg_633[0]_i_18_n_0 ;
  wire \zext_ln54_reg_633[0]_i_19_n_0 ;
  wire \zext_ln54_reg_633[0]_i_20_n_0 ;
  wire \zext_ln54_reg_633[0]_i_2_n_0 ;
  wire \zext_ln54_reg_633[0]_i_3_n_0 ;
  wire \zext_ln54_reg_633[0]_i_4_n_0 ;
  wire \zext_ln54_reg_633[0]_i_5_n_0 ;
  wire \zext_ln54_reg_633[0]_i_6_n_0 ;
  wire \zext_ln54_reg_633[0]_i_8_n_0 ;
  wire \zext_ln54_reg_633[0]_i_9_n_0 ;
  wire \zext_ln54_reg_633[2]_i_10_n_0 ;
  wire \zext_ln54_reg_633[2]_i_11_n_0 ;
  wire \zext_ln54_reg_633[2]_i_12_n_0 ;
  wire \zext_ln54_reg_633[2]_i_13_n_0 ;
  wire \zext_ln54_reg_633[2]_i_2_n_0 ;
  wire \zext_ln54_reg_633[2]_i_3_n_0 ;
  wire \zext_ln54_reg_633[2]_i_4_n_0 ;
  wire \zext_ln54_reg_633[2]_i_5_n_0 ;
  wire \zext_ln54_reg_633[2]_i_6_n_0 ;
  wire \zext_ln54_reg_633[2]_i_7_n_0 ;
  wire \zext_ln54_reg_633[2]_i_8_n_0 ;
  wire \zext_ln54_reg_633[2]_i_9_n_0 ;
  wire \zext_ln54_reg_633[3]_i_2_n_0 ;
  wire \zext_ln54_reg_633[3]_i_3_n_0 ;
  wire \zext_ln54_reg_633[3]_i_4_n_0 ;
  wire \zext_ln54_reg_633[3]_i_5_n_0 ;
  wire \zext_ln54_reg_633[3]_i_6_n_0 ;
  wire \zext_ln54_reg_633[3]_i_7_n_0 ;
  wire \zext_ln54_reg_633[3]_i_8_n_0 ;
  wire \zext_ln54_reg_633[3]_i_9_n_0 ;
  wire \zext_ln54_reg_633[4]_i_2_n_0 ;
  wire \zext_ln54_reg_633[4]_i_3_n_0 ;
  wire \zext_ln54_reg_633[4]_i_4_n_0 ;
  wire \zext_ln54_reg_633[4]_i_5_n_0 ;
  wire \zext_ln54_reg_633_reg[0]_i_7_n_5 ;
  wire \zext_ln54_reg_633_reg[0]_i_7_n_6 ;
  wire \zext_ln54_reg_633_reg[0]_i_7_n_7 ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:29]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [7:3]\NLW_zext_ln54_reg_633_reg[0]_i_7_CO_UNCONNECTED ;
  wire [7:4]\NLW_zext_ln54_reg_633_reg[0]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAFFFE)) 
    \icmp_ln54_3_reg_644[0]_i_1 
       (.I0(\or_ln54_reg_639[0]_i_4_n_0 ),
        .I1(output_C_q0[26]),
        .I2(output_C_q0[25]),
        .I3(output_C_q0[24]),
        .I4(DOUTADOUT[1]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .O(icmp_ln54_3_fu_439_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln54_3_reg_644[0]_i_10 
       (.I0(output_C_q0[17]),
        .O(\icmp_ln54_3_reg_644[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln54_3_reg_644[0]_i_3 
       (.I0(output_C_q0[24]),
        .O(\icmp_ln54_3_reg_644[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln54_3_reg_644[0]_i_4 
       (.I0(output_C_q0[23]),
        .O(\icmp_ln54_3_reg_644[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln54_3_reg_644[0]_i_5 
       (.I0(output_C_q0[22]),
        .O(\icmp_ln54_3_reg_644[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln54_3_reg_644[0]_i_6 
       (.I0(output_C_q0[21]),
        .O(\icmp_ln54_3_reg_644[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln54_3_reg_644[0]_i_7 
       (.I0(output_C_q0[20]),
        .O(\icmp_ln54_3_reg_644[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln54_3_reg_644[0]_i_8 
       (.I0(output_C_q0[19]),
        .O(\icmp_ln54_3_reg_644[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln54_3_reg_644[0]_i_9 
       (.I0(output_C_q0[18]),
        .O(\icmp_ln54_3_reg_644[0]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \icmp_ln54_3_reg_644_reg[0]_i_2 
       (.CI(\select_ln54_reg_623_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\icmp_ln54_3_reg_644_reg[0]_i_2_n_0 ,\icmp_ln54_3_reg_644_reg[0]_i_2_n_1 ,\icmp_ln54_3_reg_644_reg[0]_i_2_n_2 ,\icmp_ln54_3_reg_644_reg[0]_i_2_n_3 ,\icmp_ln54_3_reg_644_reg[0]_i_2_n_4 ,\icmp_ln54_3_reg_644_reg[0]_i_2_n_5 ,\icmp_ln54_3_reg_644_reg[0]_i_2_n_6 ,\icmp_ln54_3_reg_644_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24:17]),
        .S({\icmp_ln54_3_reg_644[0]_i_3_n_0 ,\icmp_ln54_3_reg_644[0]_i_4_n_0 ,\icmp_ln54_3_reg_644[0]_i_5_n_0 ,\icmp_ln54_3_reg_644[0]_i_6_n_0 ,\icmp_ln54_3_reg_644[0]_i_7_n_0 ,\icmp_ln54_3_reg_644[0]_i_8_n_0 ,\icmp_ln54_3_reg_644[0]_i_9_n_0 ,\icmp_ln54_3_reg_644[0]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'hFFFF000004000400)) 
    \icmp_ln54_reg_613[0]_i_1 
       (.I0(DOUTADOUT[0]),
        .I1(\icmp_ln54_reg_613[0]_i_2_n_0 ),
        .I2(\zext_ln54_reg_633[4]_i_2_n_0 ),
        .I3(\icmp_ln54_reg_613[0]_i_3_n_0 ),
        .I4(\icmp_ln54_reg_613_reg[0] ),
        .I5(ap_block_pp0_stage0_11001),
        .O(ram_reg_bram_0_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln54_reg_613[0]_i_2 
       (.I0(output_C_q0[9]),
        .I1(output_C_q0[10]),
        .I2(output_C_q0[1]),
        .I3(output_C_q0[2]),
        .I4(output_C_q0[4]),
        .I5(output_C_q0[3]),
        .O(\icmp_ln54_reg_613[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln54_reg_613[0]_i_3 
       (.I0(\zext_ln54_reg_633[3]_i_8_n_0 ),
        .I1(output_C_q0[8]),
        .I2(output_C_q0[7]),
        .I3(output_C_q0[6]),
        .I4(output_C_q0[5]),
        .I5(\trunc_ln54_2_reg_628[4]_i_4_n_0 ),
        .O(\icmp_ln54_reg_613[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2222000000F00000)) 
    \or_ln54_reg_639[0]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [23]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .I2(output_C_q0[23]),
        .I3(output_C_q0[24]),
        .I4(DOUTADOUT[0]),
        .I5(DOUTADOUT[1]),
        .O(\or_ln54_reg_639[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F400)) 
    \or_ln54_reg_639[0]_i_11 
       (.I0(output_C_q0[25]),
        .I1(output_C_q0[24]),
        .I2(output_C_q0[26]),
        .I3(output_C_q0[1]),
        .I4(DOUTADOUT[1]),
        .I5(\or_ln54_reg_639[0]_i_12_n_0 ),
        .O(\or_ln54_reg_639[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0044004400F00000)) 
    \or_ln54_reg_639[0]_i_12 
       (.I0(output_C_q0[27]),
        .I1(output_C_q0[3]),
        .I2(output_C_q0[25]),
        .I3(DOUTADOUT[1]),
        .I4(output_C_q0[2]),
        .I5(output_C_q0[26]),
        .O(\or_ln54_reg_639[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEAAAA)) 
    \or_ln54_reg_639[0]_i_2 
       (.I0(\or_ln54_reg_639[0]_i_3_n_0 ),
        .I1(\or_ln54_reg_639[0]_i_4_n_0 ),
        .I2(\or_ln54_reg_639[0]_i_5_n_0 ),
        .I3(DOUTADOUT[1]),
        .I4(DOUTADOUT[0]),
        .I5(\or_ln54_reg_639[0]_i_6_n_0 ),
        .O(or_ln54_fu_433_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFAFFFA)) 
    \or_ln54_reg_639[0]_i_3 
       (.I0(\or_ln54_reg_639[0]_i_7_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [5]),
        .I2(\or_ln54_reg_639[0]_i_8_n_0 ),
        .I3(\or_ln54_reg_639[0]_i_9_n_0 ),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [3]),
        .I5(ram_reg_bram_0_4[27]),
        .O(\or_ln54_reg_639[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FEFEFF00)) 
    \or_ln54_reg_639[0]_i_4 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [27]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .I3(output_C_q0[27]),
        .I4(DOUTADOUT[1]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [26]),
        .O(\or_ln54_reg_639[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln54_reg_639[0]_i_5 
       (.I0(output_C_q0[25]),
        .I1(output_C_q0[26]),
        .O(\or_ln54_reg_639[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFAAAEA)) 
    \or_ln54_reg_639[0]_i_6 
       (.I0(\or_ln54_reg_639[0]_i_10_n_0 ),
        .I1(output_C_q0[4]),
        .I2(output_C_q0[27]),
        .I3(DOUTADOUT[1]),
        .I4(output_C_q0[1]),
        .I5(output_C_q0[2]),
        .O(\or_ln54_reg_639[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAAAAAAAAAA)) 
    \or_ln54_reg_639[0]_i_7 
       (.I0(\or_ln54_reg_639[0]_i_11_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [1]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [2]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [27]),
        .I5(DOUTADOUT[1]),
        .O(\or_ln54_reg_639[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00F0888800000000)) 
    \or_ln54_reg_639[0]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [3]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [26]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [4]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [27]),
        .I5(DOUTADOUT[1]),
        .O(\or_ln54_reg_639[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC0F0C000C080C080)) 
    \or_ln54_reg_639[0]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [1]),
        .I2(DOUTADOUT[1]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [26]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [2]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .O(\or_ln54_reg_639[0]_i_9_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d29" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "29696" *) 
  (* RTL_RAM_NAME = "matrixmul_32_opt/output_C_U/ram_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,output_C_d0}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:29],DOUTADOUT[1],output_C_q0,DOUTADOUT[0]}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_C_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[10]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [10]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[10]),
        .O(ram_reg_bram_0_4[9]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[11]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [11]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[11]),
        .O(ram_reg_bram_0_4[10]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[12]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [12]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[12]),
        .O(ram_reg_bram_0_4[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[13]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [13]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[13]),
        .O(ram_reg_bram_0_4[12]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[14]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [14]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[14]),
        .O(ram_reg_bram_0_4[13]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[15]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [15]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[15]),
        .O(ram_reg_bram_0_4[14]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[16]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [16]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[16]),
        .O(ram_reg_bram_0_4[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[16]_i_10 
       (.I0(output_C_q0[9]),
        .O(\select_ln54_reg_623[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[16]_i_3 
       (.I0(output_C_q0[16]),
        .O(\select_ln54_reg_623[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[16]_i_4 
       (.I0(output_C_q0[15]),
        .O(\select_ln54_reg_623[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[16]_i_5 
       (.I0(output_C_q0[14]),
        .O(\select_ln54_reg_623[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[16]_i_6 
       (.I0(output_C_q0[13]),
        .O(\select_ln54_reg_623[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[16]_i_7 
       (.I0(output_C_q0[12]),
        .O(\select_ln54_reg_623[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[16]_i_8 
       (.I0(output_C_q0[11]),
        .O(\select_ln54_reg_623[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[16]_i_9 
       (.I0(output_C_q0[10]),
        .O(\select_ln54_reg_623[16]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[17]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [17]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[17]),
        .O(ram_reg_bram_0_4[16]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[18]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [18]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[18]),
        .O(ram_reg_bram_0_4[17]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[19]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [19]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[19]),
        .O(ram_reg_bram_0_4[18]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[1]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [1]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[1]),
        .O(ram_reg_bram_0_4[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[20]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [20]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[20]),
        .O(ram_reg_bram_0_4[19]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[21]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [21]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[21]),
        .O(ram_reg_bram_0_4[20]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[22]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [22]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[22]),
        .O(ram_reg_bram_0_4[21]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[23]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [23]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[23]),
        .O(ram_reg_bram_0_4[22]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[24]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[24]),
        .O(ram_reg_bram_0_4[23]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[25]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[25]),
        .O(ram_reg_bram_0_4[24]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[26]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [26]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[26]),
        .O(ram_reg_bram_0_4[25]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[27]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [27]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[27]),
        .O(ram_reg_bram_0_4[26]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln54_reg_623[28]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .I1(DOUTADOUT[1]),
        .O(ram_reg_bram_0_4[27]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[2]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [2]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[2]),
        .O(ram_reg_bram_0_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[3]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [3]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[3]),
        .O(ram_reg_bram_0_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[4]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [4]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[4]),
        .O(ram_reg_bram_0_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[5]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [5]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[5]),
        .O(ram_reg_bram_0_4[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[6]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [6]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[6]),
        .O(ram_reg_bram_0_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[7]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [7]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[7]),
        .O(ram_reg_bram_0_4[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[8]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [8]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[8]),
        .O(ram_reg_bram_0_4[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[8]_i_10 
       (.I0(output_C_q0[2]),
        .O(\select_ln54_reg_623[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[8]_i_11 
       (.I0(output_C_q0[1]),
        .O(\select_ln54_reg_623[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[8]_i_3 
       (.I0(DOUTADOUT[0]),
        .O(\select_ln54_reg_623[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[8]_i_4 
       (.I0(output_C_q0[8]),
        .O(\select_ln54_reg_623[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[8]_i_5 
       (.I0(output_C_q0[7]),
        .O(\select_ln54_reg_623[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[8]_i_6 
       (.I0(output_C_q0[6]),
        .O(\select_ln54_reg_623[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[8]_i_7 
       (.I0(output_C_q0[5]),
        .O(\select_ln54_reg_623[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[8]_i_8 
       (.I0(output_C_q0[4]),
        .O(\select_ln54_reg_623[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_623[8]_i_9 
       (.I0(output_C_q0[3]),
        .O(\select_ln54_reg_623[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_623[9]_i_1 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [9]),
        .I1(DOUTADOUT[1]),
        .I2(output_C_q0[9]),
        .O(ram_reg_bram_0_4[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln54_reg_623_reg[16]_i_2 
       (.CI(\select_ln54_reg_623_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\select_ln54_reg_623_reg[16]_i_2_n_0 ,\select_ln54_reg_623_reg[16]_i_2_n_1 ,\select_ln54_reg_623_reg[16]_i_2_n_2 ,\select_ln54_reg_623_reg[16]_i_2_n_3 ,\select_ln54_reg_623_reg[16]_i_2_n_4 ,\select_ln54_reg_623_reg[16]_i_2_n_5 ,\select_ln54_reg_623_reg[16]_i_2_n_6 ,\select_ln54_reg_623_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [16:9]),
        .S({\select_ln54_reg_623[16]_i_3_n_0 ,\select_ln54_reg_623[16]_i_4_n_0 ,\select_ln54_reg_623[16]_i_5_n_0 ,\select_ln54_reg_623[16]_i_6_n_0 ,\select_ln54_reg_623[16]_i_7_n_0 ,\select_ln54_reg_623[16]_i_8_n_0 ,\select_ln54_reg_623[16]_i_9_n_0 ,\select_ln54_reg_623[16]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln54_reg_623_reg[8]_i_2 
       (.CI(\select_ln54_reg_623[8]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\select_ln54_reg_623_reg[8]_i_2_n_0 ,\select_ln54_reg_623_reg[8]_i_2_n_1 ,\select_ln54_reg_623_reg[8]_i_2_n_2 ,\select_ln54_reg_623_reg[8]_i_2_n_3 ,\select_ln54_reg_623_reg[8]_i_2_n_4 ,\select_ln54_reg_623_reg[8]_i_2_n_5 ,\select_ln54_reg_623_reg[8]_i_2_n_6 ,\select_ln54_reg_623_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [8:1]),
        .S({\select_ln54_reg_623[8]_i_4_n_0 ,\select_ln54_reg_623[8]_i_5_n_0 ,\select_ln54_reg_623[8]_i_6_n_0 ,\select_ln54_reg_623[8]_i_7_n_0 ,\select_ln54_reg_623[8]_i_8_n_0 ,\select_ln54_reg_623[8]_i_9_n_0 ,\select_ln54_reg_623[8]_i_10_n_0 ,\select_ln54_reg_623[8]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFF888F8888)) 
    \trunc_ln54_2_reg_628[0]_i_1 
       (.I0(\trunc_ln54_2_reg_628[0]_i_2_n_0 ),
        .I1(\trunc_ln54_2_reg_628[0]_i_3_n_0 ),
        .I2(output_C_q0[26]),
        .I3(DOUTADOUT[1]),
        .I4(\trunc_ln54_2_reg_628[0]_i_4_n_0 ),
        .I5(\trunc_ln54_2_reg_628[0]_i_5_n_0 ),
        .O(ram_reg_bram_0_2[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44445455)) 
    \trunc_ln54_2_reg_628[0]_i_2 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [23]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [21]),
        .I3(\zext_ln54_reg_633[0]_i_10_n_0 ),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [22]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .O(\trunc_ln54_2_reg_628[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln54_2_reg_628[0]_i_3 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [26]),
        .I1(DOUTADOUT[1]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .O(\trunc_ln54_2_reg_628[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44445455)) 
    \trunc_ln54_2_reg_628[0]_i_4 
       (.I0(output_C_q0[24]),
        .I1(output_C_q0[23]),
        .I2(output_C_q0[21]),
        .I3(\zext_ln54_reg_633[0]_i_9_n_0 ),
        .I4(output_C_q0[22]),
        .I5(output_C_q0[25]),
        .O(\trunc_ln54_2_reg_628[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \trunc_ln54_2_reg_628[0]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [27]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .I2(DOUTADOUT[1]),
        .I3(output_C_q0[27]),
        .O(\trunc_ln54_2_reg_628[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFAEA)) 
    \trunc_ln54_2_reg_628[1]_i_1 
       (.I0(\trunc_ln54_2_reg_628[1]_i_2_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .I2(\trunc_ln54_2_reg_628[1]_i_3_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [26]),
        .I4(\trunc_ln54_2_reg_628[1]_i_4_n_0 ),
        .O(ram_reg_bram_0_3));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[1]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [13]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [14]),
        .O(\trunc_ln54_2_reg_628[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    \trunc_ln54_2_reg_628[1]_i_11 
       (.I0(output_C_q0[13]),
        .I1(output_C_q0[14]),
        .I2(\trunc_ln54_2_reg_628[1]_i_12_n_0 ),
        .I3(output_C_q0[16]),
        .I4(output_C_q0[15]),
        .O(\trunc_ln54_2_reg_628[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    \trunc_ln54_2_reg_628[1]_i_12 
       (.I0(\trunc_ln54_2_reg_628[1]_i_13_n_0 ),
        .I1(\trunc_ln54_2_reg_628[1]_i_14_n_0 ),
        .I2(output_C_q0[8]),
        .I3(output_C_q0[7]),
        .I4(output_C_q0[12]),
        .I5(output_C_q0[11]),
        .O(\trunc_ln54_2_reg_628[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[1]_i_13 
       (.I0(output_C_q0[9]),
        .I1(output_C_q0[10]),
        .O(\trunc_ln54_2_reg_628[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \trunc_ln54_2_reg_628[1]_i_14 
       (.I0(output_C_q0[3]),
        .I1(output_C_q0[4]),
        .I2(output_C_q0[1]),
        .I3(output_C_q0[2]),
        .I4(output_C_q0[6]),
        .I5(output_C_q0[5]),
        .O(\trunc_ln54_2_reg_628[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222F200000000)) 
    \trunc_ln54_2_reg_628[1]_i_2 
       (.I0(\trunc_ln54_2_reg_628[1]_i_5_n_0 ),
        .I1(\zext_ln54_reg_633[3]_i_3_n_0 ),
        .I2(\trunc_ln54_2_reg_628[1]_i_6_n_0 ),
        .I3(\zext_ln54_reg_633[2]_i_10_n_0 ),
        .I4(\zext_ln54_reg_633[2]_i_5_n_0 ),
        .I5(\trunc_ln54_2_reg_628[1]_i_3_n_0 ),
        .O(\trunc_ln54_2_reg_628[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \trunc_ln54_2_reg_628[1]_i_3 
       (.I0(DOUTADOUT[1]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [27]),
        .O(\trunc_ln54_2_reg_628[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEE00EE00EE00FE00)) 
    \trunc_ln54_2_reg_628[1]_i_4 
       (.I0(output_C_q0[25]),
        .I1(output_C_q0[26]),
        .I2(\trunc_ln54_2_reg_628[1]_i_7_n_0 ),
        .I3(\zext_ln54_reg_633[0]_i_8_n_0 ),
        .I4(output_C_q0[24]),
        .I5(output_C_q0[23]),
        .O(\trunc_ln54_2_reg_628[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \trunc_ln54_2_reg_628[1]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [19]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [20]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [17]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [18]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [22]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [21]),
        .O(\trunc_ln54_2_reg_628[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55550100)) 
    \trunc_ln54_2_reg_628[1]_i_6 
       (.I0(\trunc_ln54_2_reg_628[3]_i_4_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [7]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [8]),
        .I3(\trunc_ln54_2_reg_628[1]_i_8_n_0 ),
        .I4(\trunc_ln54_2_reg_628[1]_i_9_n_0 ),
        .I5(\trunc_ln54_2_reg_628[1]_i_10_n_0 ),
        .O(\trunc_ln54_2_reg_628[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    \trunc_ln54_2_reg_628[1]_i_7 
       (.I0(output_C_q0[19]),
        .I1(output_C_q0[20]),
        .I2(\trunc_ln54_2_reg_628[1]_i_11_n_0 ),
        .I3(output_C_q0[18]),
        .I4(output_C_q0[17]),
        .I5(\trunc_ln54_2_reg_628[2]_i_2_n_0 ),
        .O(\trunc_ln54_2_reg_628[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \trunc_ln54_2_reg_628[1]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [3]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [4]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [1]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [2]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [6]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [5]),
        .O(\trunc_ln54_2_reg_628[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[1]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [9]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [10]),
        .O(\trunc_ln54_2_reg_628[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFC0FFEAFFC0)) 
    \trunc_ln54_2_reg_628[2]_i_1 
       (.I0(\trunc_ln54_2_reg_628[2]_i_2_n_0 ),
        .I1(\trunc_ln54_2_reg_628[2]_i_3_n_0 ),
        .I2(\trunc_ln54_2_reg_628[4]_i_2_n_0 ),
        .I3(\trunc_ln54_2_reg_628[2]_i_4_n_0 ),
        .I4(\trunc_ln54_2_reg_628[2]_i_5_n_0 ),
        .I5(\trunc_ln54_2_reg_628[2]_i_6_n_0 ),
        .O(ram_reg_bram_0_2[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \trunc_ln54_2_reg_628[2]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [1]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [2]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [3]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [4]),
        .I4(\trunc_ln54_2_reg_628[2]_i_14_n_0 ),
        .I5(\trunc_ln54_2_reg_628[2]_i_15_n_0 ),
        .O(\trunc_ln54_2_reg_628[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[2]_i_11 
       (.I0(output_C_q0[1]),
        .I1(output_C_q0[2]),
        .O(\trunc_ln54_2_reg_628[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[2]_i_12 
       (.I0(output_C_q0[3]),
        .I1(output_C_q0[4]),
        .O(\trunc_ln54_2_reg_628[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[2]_i_13 
       (.I0(output_C_q0[13]),
        .I1(output_C_q0[14]),
        .O(\trunc_ln54_2_reg_628[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[2]_i_14 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [5]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [6]),
        .O(\trunc_ln54_2_reg_628[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[2]_i_15 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [7]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [8]),
        .O(\trunc_ln54_2_reg_628[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[2]_i_2 
       (.I0(output_C_q0[21]),
        .I1(output_C_q0[22]),
        .O(\trunc_ln54_2_reg_628[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln54_2_reg_628[2]_i_3 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [22]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [21]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [23]),
        .O(\trunc_ln54_2_reg_628[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \trunc_ln54_2_reg_628[2]_i_4 
       (.I0(\trunc_ln54_2_reg_628[2]_i_7_n_0 ),
        .I1(\trunc_ln54_2_reg_628[4]_i_2_n_0 ),
        .I2(\trunc_ln54_2_reg_628[3]_i_5_n_0 ),
        .I3(\trunc_ln54_2_reg_628[2]_i_8_n_0 ),
        .I4(\trunc_ln54_2_reg_628[2]_i_5_n_0 ),
        .I5(\trunc_ln54_2_reg_628[2]_i_9_n_0 ),
        .O(\trunc_ln54_2_reg_628[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln54_2_reg_628[2]_i_5 
       (.I0(DOUTADOUT[1]),
        .I1(output_C_q0[27]),
        .I2(output_C_q0[26]),
        .I3(output_C_q0[25]),
        .O(\trunc_ln54_2_reg_628[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[2]_i_6 
       (.I0(output_C_q0[23]),
        .I1(output_C_q0[24]),
        .O(\trunc_ln54_2_reg_628[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \trunc_ln54_2_reg_628[2]_i_7 
       (.I0(\trunc_ln54_2_reg_628[2]_i_10_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [10]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [9]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [12]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [11]),
        .I5(\trunc_ln54_2_reg_628[3]_i_6_n_0 ),
        .O(\trunc_ln54_2_reg_628[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \trunc_ln54_2_reg_628[2]_i_8 
       (.I0(\trunc_ln54_2_reg_628[2]_i_11_n_0 ),
        .I1(\trunc_ln54_2_reg_628[2]_i_12_n_0 ),
        .I2(\trunc_ln54_2_reg_628[3]_i_8_n_0 ),
        .I3(\trunc_ln54_2_reg_628[3]_i_7_n_0 ),
        .I4(\zext_ln54_reg_633[2]_i_12_n_0 ),
        .I5(\trunc_ln54_2_reg_628[2]_i_13_n_0 ),
        .O(\trunc_ln54_2_reg_628[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln54_2_reg_628[2]_i_9 
       (.I0(output_C_q0[18]),
        .I1(output_C_q0[17]),
        .I2(output_C_q0[20]),
        .I3(output_C_q0[19]),
        .O(\trunc_ln54_2_reg_628[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \trunc_ln54_2_reg_628[3]_i_1 
       (.I0(\trunc_ln54_2_reg_628[3]_i_2_n_0 ),
        .I1(\trunc_ln54_2_reg_628[4]_i_2_n_0 ),
        .I2(\zext_ln54_reg_633[3]_i_3_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [21]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [22]),
        .I5(\trunc_ln54_2_reg_628[3]_i_3_n_0 ),
        .O(ram_reg_bram_0_2[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    \trunc_ln54_2_reg_628[3]_i_2 
       (.I0(\zext_ln54_reg_633[3]_i_7_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [6]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [5]),
        .I3(\trunc_ln54_2_reg_628[3]_i_4_n_0 ),
        .I4(\trunc_ln54_2_reg_628[3]_i_5_n_0 ),
        .I5(\trunc_ln54_2_reg_628[3]_i_6_n_0 ),
        .O(\trunc_ln54_2_reg_628[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FE00FF00FE00)) 
    \trunc_ln54_2_reg_628[3]_i_3 
       (.I0(\zext_ln54_reg_633[4]_i_2_n_0 ),
        .I1(output_C_q0[14]),
        .I2(output_C_q0[13]),
        .I3(\trunc_ln54_2_reg_628[4]_i_4_n_0 ),
        .I4(\trunc_ln54_2_reg_628[3]_i_7_n_0 ),
        .I5(\trunc_ln54_2_reg_628[3]_i_8_n_0 ),
        .O(\trunc_ln54_2_reg_628[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln54_2_reg_628[3]_i_4 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [11]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [12]),
        .O(\trunc_ln54_2_reg_628[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln54_2_reg_628[3]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [18]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [17]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [20]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [19]),
        .O(\trunc_ln54_2_reg_628[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln54_2_reg_628[3]_i_6 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [16]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [15]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [14]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [13]),
        .O(\trunc_ln54_2_reg_628[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln54_2_reg_628[3]_i_7 
       (.I0(output_C_q0[10]),
        .I1(output_C_q0[9]),
        .I2(output_C_q0[12]),
        .I3(output_C_q0[11]),
        .O(\trunc_ln54_2_reg_628[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln54_2_reg_628[3]_i_8 
       (.I0(output_C_q0[8]),
        .I1(output_C_q0[7]),
        .I2(output_C_q0[6]),
        .I3(output_C_q0[5]),
        .O(\trunc_ln54_2_reg_628[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040004)) 
    \trunc_ln54_2_reg_628[4]_i_1 
       (.I0(\zext_ln54_reg_633[4]_i_3_n_0 ),
        .I1(\trunc_ln54_2_reg_628[4]_i_2_n_0 ),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [14]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [13]),
        .I4(\trunc_ln54_2_reg_628[4]_i_3_n_0 ),
        .I5(\trunc_ln54_2_reg_628[4]_i_4_n_0 ),
        .O(ram_reg_bram_0_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \trunc_ln54_2_reg_628[4]_i_2 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [26]),
        .I1(DOUTADOUT[1]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [27]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .O(\trunc_ln54_2_reg_628[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \trunc_ln54_2_reg_628[4]_i_3 
       (.I0(\zext_ln54_reg_633[4]_i_2_n_0 ),
        .I1(output_C_q0[14]),
        .I2(output_C_q0[13]),
        .O(\trunc_ln54_2_reg_628[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \trunc_ln54_2_reg_628[4]_i_4 
       (.I0(DOUTADOUT[1]),
        .I1(output_C_q0[27]),
        .I2(output_C_q0[21]),
        .I3(output_C_q0[22]),
        .I4(\zext_ln54_reg_633[3]_i_4_n_0 ),
        .O(\trunc_ln54_2_reg_628[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFEEEFEEEFEFE)) 
    \zext_ln54_reg_633[0]_i_1 
       (.I0(\zext_ln54_reg_633[0]_i_2_n_0 ),
        .I1(\zext_ln54_reg_633[0]_i_3_n_0 ),
        .I2(\zext_ln54_reg_633[0]_i_4_n_0 ),
        .I3(\zext_ln54_reg_633[0]_i_5_n_0 ),
        .I4(\zext_ln54_reg_633[0]_i_6_n_0 ),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .O(ram_reg_bram_0_1[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEFEFF)) 
    \zext_ln54_reg_633[0]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [20]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [18]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [16]),
        .I3(\zext_ln54_reg_633[0]_i_16_n_0 ),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [17]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [19]),
        .O(\zext_ln54_reg_633[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln54_reg_633[0]_i_11 
       (.I0(DOUTADOUT[1]),
        .O(\zext_ln54_reg_633[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln54_reg_633[0]_i_12 
       (.I0(output_C_q0[27]),
        .O(\zext_ln54_reg_633[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln54_reg_633[0]_i_13 
       (.I0(output_C_q0[26]),
        .O(\zext_ln54_reg_633[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln54_reg_633[0]_i_14 
       (.I0(output_C_q0[25]),
        .O(\zext_ln54_reg_633[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEFEFF)) 
    \zext_ln54_reg_633[0]_i_15 
       (.I0(output_C_q0[15]),
        .I1(output_C_q0[13]),
        .I2(output_C_q0[11]),
        .I3(\zext_ln54_reg_633[0]_i_17_n_0 ),
        .I4(output_C_q0[12]),
        .I5(output_C_q0[14]),
        .O(\zext_ln54_reg_633[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEFEFF)) 
    \zext_ln54_reg_633[0]_i_16 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [15]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [13]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [11]),
        .I3(\zext_ln54_reg_633[0]_i_18_n_0 ),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [12]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [14]),
        .O(\zext_ln54_reg_633[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEFEFF)) 
    \zext_ln54_reg_633[0]_i_17 
       (.I0(output_C_q0[10]),
        .I1(output_C_q0[8]),
        .I2(output_C_q0[6]),
        .I3(\zext_ln54_reg_633[0]_i_19_n_0 ),
        .I4(output_C_q0[7]),
        .I5(output_C_q0[9]),
        .O(\zext_ln54_reg_633[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEFEFF)) 
    \zext_ln54_reg_633[0]_i_18 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [10]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [8]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [6]),
        .I3(\zext_ln54_reg_633[0]_i_20_n_0 ),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [7]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [9]),
        .O(\zext_ln54_reg_633[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEFEFF)) 
    \zext_ln54_reg_633[0]_i_19 
       (.I0(output_C_q0[5]),
        .I1(output_C_q0[3]),
        .I2(output_C_q0[1]),
        .I3(DOUTADOUT[0]),
        .I4(output_C_q0[2]),
        .I5(output_C_q0[4]),
        .O(\zext_ln54_reg_633[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF551000005510)) 
    \zext_ln54_reg_633[0]_i_2 
       (.I0(output_C_q0[27]),
        .I1(output_C_q0[25]),
        .I2(output_C_q0[24]),
        .I3(output_C_q0[26]),
        .I4(DOUTADOUT[1]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .O(\zext_ln54_reg_633[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEFEFF)) 
    \zext_ln54_reg_633[0]_i_20 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [5]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [3]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [1]),
        .I3(DOUTADOUT[0]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [2]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [4]),
        .O(\zext_ln54_reg_633[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040404440)) 
    \zext_ln54_reg_633[0]_i_3 
       (.I0(output_C_q0[25]),
        .I1(\zext_ln54_reg_633[0]_i_8_n_0 ),
        .I2(output_C_q0[22]),
        .I3(\zext_ln54_reg_633[0]_i_9_n_0 ),
        .I4(output_C_q0[21]),
        .I5(output_C_q0[23]),
        .O(\zext_ln54_reg_633[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln54_reg_633[0]_i_4 
       (.I0(DOUTADOUT[1]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [27]),
        .O(\zext_ln54_reg_633[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \zext_ln54_reg_633[0]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [26]),
        .O(\zext_ln54_reg_633[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hAAEF)) 
    \zext_ln54_reg_633[0]_i_6 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [23]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [21]),
        .I2(\zext_ln54_reg_633[0]_i_10_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [22]),
        .O(\zext_ln54_reg_633[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \zext_ln54_reg_633[0]_i_8 
       (.I0(output_C_q0[27]),
        .I1(DOUTADOUT[1]),
        .O(\zext_ln54_reg_633[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEFEFF)) 
    \zext_ln54_reg_633[0]_i_9 
       (.I0(output_C_q0[20]),
        .I1(output_C_q0[18]),
        .I2(output_C_q0[16]),
        .I3(\zext_ln54_reg_633[0]_i_15_n_0 ),
        .I4(output_C_q0[17]),
        .I5(output_C_q0[19]),
        .O(\zext_ln54_reg_633[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFEFEFFFE)) 
    \zext_ln54_reg_633[2]_i_1 
       (.I0(\zext_ln54_reg_633[2]_i_2_n_0 ),
        .I1(output_C_q0[27]),
        .I2(\zext_ln54_reg_633[2]_i_3_n_0 ),
        .I3(\zext_ln54_reg_633[2]_i_4_n_0 ),
        .I4(\zext_ln54_reg_633[3]_i_4_n_0 ),
        .I5(DOUTADOUT[1]),
        .O(ram_reg_bram_0_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln54_reg_633[2]_i_10 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [19]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [20]),
        .O(\zext_ln54_reg_633[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    \zext_ln54_reg_633[2]_i_11 
       (.I0(\zext_ln54_reg_633[3]_i_9_n_0 ),
        .I1(output_C_q0[4]),
        .I2(output_C_q0[3]),
        .I3(output_C_q0[6]),
        .I4(output_C_q0[5]),
        .I5(\zext_ln54_reg_633[3]_i_8_n_0 ),
        .O(\zext_ln54_reg_633[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln54_reg_633[2]_i_12 
       (.I0(output_C_q0[15]),
        .I1(output_C_q0[16]),
        .O(\zext_ln54_reg_633[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln54_reg_633[2]_i_13 
       (.I0(output_C_q0[19]),
        .I1(output_C_q0[20]),
        .O(\zext_ln54_reg_633[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \zext_ln54_reg_633[2]_i_2 
       (.I0(\zext_ln54_reg_633[2]_i_5_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [17]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [18]),
        .I4(\zext_ln54_reg_633[2]_i_6_n_0 ),
        .I5(\zext_ln54_reg_633[2]_i_7_n_0 ),
        .O(\zext_ln54_reg_633[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAAAA)) 
    \zext_ln54_reg_633[2]_i_3 
       (.I0(\zext_ln54_reg_633[2]_i_8_n_0 ),
        .I1(\zext_ln54_reg_633[2]_i_9_n_0 ),
        .I2(\zext_ln54_reg_633[2]_i_10_n_0 ),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [25]),
        .I4(\zext_ln54_reg_633[3]_i_3_n_0 ),
        .I5(\zext_ln54_reg_633[2]_i_6_n_0 ),
        .O(\zext_ln54_reg_633[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0002)) 
    \zext_ln54_reg_633[2]_i_4 
       (.I0(\zext_ln54_reg_633[2]_i_11_n_0 ),
        .I1(output_C_q0[18]),
        .I2(output_C_q0[17]),
        .I3(\zext_ln54_reg_633[2]_i_12_n_0 ),
        .I4(\zext_ln54_reg_633[2]_i_13_n_0 ),
        .I5(\trunc_ln54_2_reg_628[2]_i_2_n_0 ),
        .O(\zext_ln54_reg_633[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zext_ln54_reg_633[2]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [23]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [16]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [15]),
        .O(\zext_ln54_reg_633[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln54_reg_633[2]_i_6 
       (.I0(DOUTADOUT[1]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [26]),
        .O(\zext_ln54_reg_633[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    \zext_ln54_reg_633[2]_i_7 
       (.I0(\zext_ln54_reg_633[3]_i_7_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [4]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [3]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [6]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [5]),
        .I5(\zext_ln54_reg_633[3]_i_6_n_0 ),
        .O(\zext_ln54_reg_633[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \zext_ln54_reg_633[2]_i_8 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [27]),
        .I2(DOUTADOUT[1]),
        .O(\zext_ln54_reg_633[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln54_reg_633[2]_i_9 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [21]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [22]),
        .O(\zext_ln54_reg_633[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \zext_ln54_reg_633[3]_i_1 
       (.I0(\or_ln54_reg_639[0]_i_4_n_0 ),
        .I1(\zext_ln54_reg_633[3]_i_2_n_0 ),
        .I2(\zext_ln54_reg_633[3]_i_3_n_0 ),
        .I3(DOUTADOUT[1]),
        .I4(\zext_ln54_reg_633[3]_i_4_n_0 ),
        .I5(\zext_ln54_reg_633[3]_i_5_n_0 ),
        .O(ram_reg_bram_0_1[2]));
  LUT6 #(
    .INIT(64'h0004000400040000)) 
    \zext_ln54_reg_633[3]_i_2 
       (.I0(\zext_ln54_reg_633[4]_i_5_n_0 ),
        .I1(DOUTADOUT[1]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [16]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [15]),
        .I4(\zext_ln54_reg_633[3]_i_6_n_0 ),
        .I5(\zext_ln54_reg_633[3]_i_7_n_0 ),
        .O(\zext_ln54_reg_633[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \zext_ln54_reg_633[3]_i_3 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [23]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .O(\zext_ln54_reg_633[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zext_ln54_reg_633[3]_i_4 
       (.I0(output_C_q0[24]),
        .I1(output_C_q0[23]),
        .I2(output_C_q0[26]),
        .I3(output_C_q0[25]),
        .O(\zext_ln54_reg_633[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \zext_ln54_reg_633[3]_i_5 
       (.I0(\zext_ln54_reg_633[4]_i_2_n_0 ),
        .I1(output_C_q0[22]),
        .I2(output_C_q0[21]),
        .I3(DOUTADOUT[1]),
        .I4(\zext_ln54_reg_633[3]_i_8_n_0 ),
        .I5(\zext_ln54_reg_633[3]_i_9_n_0 ),
        .O(\zext_ln54_reg_633[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zext_ln54_reg_633[3]_i_6 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [12]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [11]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [14]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [13]),
        .O(\zext_ln54_reg_633[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zext_ln54_reg_633[3]_i_7 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [10]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [9]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [8]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [7]),
        .O(\zext_ln54_reg_633[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zext_ln54_reg_633[3]_i_8 
       (.I0(output_C_q0[12]),
        .I1(output_C_q0[11]),
        .I2(output_C_q0[14]),
        .I3(output_C_q0[13]),
        .O(\zext_ln54_reg_633[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zext_ln54_reg_633[3]_i_9 
       (.I0(output_C_q0[10]),
        .I1(output_C_q0[9]),
        .I2(output_C_q0[8]),
        .I3(output_C_q0[7]),
        .O(\zext_ln54_reg_633[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFCFCFFFA)) 
    \zext_ln54_reg_633[4]_i_1 
       (.I0(\zext_ln54_reg_633[4]_i_2_n_0 ),
        .I1(\zext_ln54_reg_633[4]_i_3_n_0 ),
        .I2(\or_ln54_reg_639[0]_i_4_n_0 ),
        .I3(\zext_ln54_reg_633[4]_i_4_n_0 ),
        .I4(DOUTADOUT[1]),
        .O(ram_reg_bram_0_1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \zext_ln54_reg_633[4]_i_2 
       (.I0(output_C_q0[19]),
        .I1(output_C_q0[20]),
        .I2(output_C_q0[17]),
        .I3(output_C_q0[18]),
        .I4(output_C_q0[16]),
        .I5(output_C_q0[15]),
        .O(\zext_ln54_reg_633[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \zext_ln54_reg_633[4]_i_3 
       (.I0(\zext_ln54_reg_633[4]_i_5_n_0 ),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [15]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [16]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [23]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [24]),
        .O(\zext_ln54_reg_633[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \zext_ln54_reg_633[4]_i_4 
       (.I0(output_C_q0[25]),
        .I1(output_C_q0[26]),
        .I2(output_C_q0[23]),
        .I3(output_C_q0[24]),
        .I4(output_C_q0[22]),
        .I5(output_C_q0[21]),
        .O(\zext_ln54_reg_633[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \zext_ln54_reg_633[4]_i_5 
       (.I0(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [19]),
        .I1(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [20]),
        .I2(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [17]),
        .I3(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [18]),
        .I4(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [22]),
        .I5(\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [21]),
        .O(\zext_ln54_reg_633[4]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zext_ln54_reg_633_reg[0]_i_7 
       (.CI(\icmp_ln54_3_reg_644_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zext_ln54_reg_633_reg[0]_i_7_CO_UNCONNECTED [7:3],\zext_ln54_reg_633_reg[0]_i_7_n_5 ,\zext_ln54_reg_633_reg[0]_i_7_n_6 ,\zext_ln54_reg_633_reg[0]_i_7_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln54_reg_633_reg[0]_i_7_O_UNCONNECTED [7:4],\grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473/sub_ln54_fu_305_p2 [28:25]}),
        .S({1'b0,1'b0,1'b0,1'b0,\zext_ln54_reg_633[0]_i_11_n_0 ,\zext_ln54_reg_633[0]_i_12_n_0 ,\zext_ln54_reg_633[0]_i_13_n_0 ,\zext_ln54_reg_633[0]_i_14_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_regslice_both
   (grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce,
    vld_out,
    grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce,
    data_out,
    ack_in_t_reg_0,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_0,
    in_A_TREADY_int_regslice,
    in_A_TVALID,
    SR,
    ap_clk,
    in_A_TDATA);
  output grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce;
  output vld_out;
  output grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce;
  output [31:0]data_out;
  output ack_in_t_reg_0;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter1_0;
  input in_A_TREADY_int_regslice;
  input in_A_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [31:0]in_A_TDATA;

  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire [0:0]SR;
  wire ack_in_t_i_2_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire [31:0]data_out;
  wire [31:0]data_p2;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce;
  wire grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce;
  wire [31:0]in_A_TDATA;
  wire in_A_TREADY_int_regslice;
  wire in_A_TVALID;
  wire load_p1;
  wire load_p2;
  wire [31:0]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire vld_out;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(in_A_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(in_A_TVALID),
        .I3(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(in_A_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(in_A_TVALID),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state__0[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_2
       (.I0(in_A_TREADY_int_regslice),
        .I1(in_A_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_2_n_0),
        .Q(ack_in_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(vld_out),
        .I1(ap_enable_reg_pp0_iter1),
        .O(grp_matrixmul_32_opt_Pipeline_loop_input_A1_loop_input_A2_fu_316_grp_fu_486_p_ce));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(vld_out),
        .I1(ap_enable_reg_pp0_iter1_0),
        .O(grp_matrixmul_32_opt_Pipeline_loop_input_B1_loop_input_B2_fu_360_grp_fu_486_p_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(in_A_TDATA[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(in_A_TDATA[10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(in_A_TDATA[11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(in_A_TDATA[12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(in_A_TDATA[13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(in_A_TDATA[14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(in_A_TDATA[15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(in_A_TDATA[16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(in_A_TDATA[17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(in_A_TDATA[18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(in_A_TDATA[19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(in_A_TDATA[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(in_A_TDATA[20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(in_A_TDATA[21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(in_A_TDATA[22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(in_A_TDATA[23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(in_A_TDATA[24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(in_A_TDATA[25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(in_A_TDATA[26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(in_A_TDATA[27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(in_A_TDATA[28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(in_A_TDATA[29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(in_A_TDATA[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(in_A_TDATA[30]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(in_A_TVALID),
        .I3(in_A_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(in_A_TDATA[31]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(in_A_TDATA[3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(in_A_TDATA[4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(in_A_TDATA[5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(in_A_TDATA[6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(in_A_TDATA[7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(in_A_TDATA[8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(in_A_TDATA[9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(data_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(data_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(data_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(data_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(data_out[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(data_out[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(data_out[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(data_out[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(data_out[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(data_out[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(data_out[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(data_out[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(data_out[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(data_out[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(data_out[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(data_out[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(data_out[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(data_out[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(data_out[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(data_out[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(data_out[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(data_out[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(data_out[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(data_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(data_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(data_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(data_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(data_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(data_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(data_out[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(in_A_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_A_TDATA[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1 
       (.I0(in_A_TREADY_int_regslice),
        .I1(vld_out),
        .I2(state),
        .I3(ack_in_t_reg_0),
        .I4(in_A_TVALID),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1 
       (.I0(in_A_TREADY_int_regslice),
        .I1(state),
        .I2(in_A_TVALID),
        .I3(vld_out),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(vld_out),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_regslice_both_63
   (out_C_TREADY_int_regslice,
    E,
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID,
    out_C_TVALID,
    \data_p2_reg[31]_0 ,
    \ap_CS_fsm_reg[8] ,
    output_C_ce0,
    \FSM_sequential_state_reg[1]_0 ,
    out_C_TDATA,
    SR,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter2,
    out_C_TREADY,
    D,
    \data_p2_reg[31]_1 ,
    ap_NS_fsm1,
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg,
    ram_reg_bram_0,
    \data_p2_reg[0]_0 );
  output out_C_TREADY_int_regslice;
  output [0:0]E;
  output grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID;
  output out_C_TVALID;
  output [28:0]\data_p2_reg[31]_0 ;
  output [1:0]\ap_CS_fsm_reg[8] ;
  output output_C_ce0;
  output \FSM_sequential_state_reg[1]_0 ;
  output [31:0]out_C_TDATA;
  input [0:0]SR;
  input ap_clk;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input out_C_TREADY;
  input [29:0]D;
  input [30:0]\data_p2_reg[31]_1 ;
  input ap_NS_fsm1;
  input grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg;
  input ram_reg_bram_0;
  input [0:0]\data_p2_reg[0]_0 ;

  wire [29:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ack_in_t_i_1_n_0;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [24:23]data_p2;
  wire [0:0]\data_p2_reg[0]_0 ;
  wire [28:0]\data_p2_reg[31]_0 ;
  wire [30:0]\data_p2_reg[31]_1 ;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID;
  wire load_p1;
  wire [31:0]out_C_TDATA;
  wire out_C_TREADY;
  wire out_C_TREADY_int_regslice;
  wire out_C_TVALID;
  wire output_C_ce0;
  wire [24:23]p_0_in;
  wire ram_reg_bram_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(out_C_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(out_C_TREADY_int_regslice),
        .I5(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(out_C_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(out_C_TREADY_int_regslice),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\FSM_sequential_state[1]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__2_n_0 ),
        .Q(state__0[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__0_n_0 ),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBF00FFFFFFAAFF00)) 
    ack_in_t_i_1
       (.I0(out_C_TREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[1]),
        .I3(out_C_TREADY_int_regslice),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(ack_in_t_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_0),
        .Q(out_C_TREADY_int_regslice),
        .R(SR));
  LUT4 #(
    .INIT(16'h8F00)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(out_C_TREADY),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT6 #(
    .INIT(64'h8888F888F888F888)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(out_C_TREADY),
        .O(\ap_CS_fsm_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p1[0]_i_3 
       (.I0(out_C_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(\data_p2_reg[31]_1 [23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(\data_p2_reg[31]_1 [24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[24]));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[31]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(out_C_TREADY_int_regslice),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_C_TREADY),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[31]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[0]),
        .Q(out_C_TDATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[10]),
        .Q(out_C_TDATA[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[11]),
        .Q(out_C_TDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[12]),
        .Q(out_C_TDATA[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[13]),
        .Q(out_C_TDATA[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[14]),
        .Q(out_C_TDATA[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[15]),
        .Q(out_C_TDATA[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[16]),
        .Q(out_C_TDATA[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[17]),
        .Q(out_C_TDATA[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[18]),
        .Q(out_C_TDATA[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[19]),
        .Q(out_C_TDATA[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[1]),
        .Q(out_C_TDATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[20]),
        .Q(out_C_TDATA[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[21]),
        .Q(out_C_TDATA[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[22]),
        .Q(out_C_TDATA[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(out_C_TDATA[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(out_C_TDATA[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[23]),
        .Q(out_C_TDATA[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[24]),
        .Q(out_C_TDATA[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[25]),
        .Q(out_C_TDATA[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[26]),
        .Q(out_C_TDATA[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[27]),
        .Q(out_C_TDATA[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[2]),
        .Q(out_C_TDATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[28]),
        .Q(out_C_TDATA[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[29]),
        .Q(out_C_TDATA[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[3]),
        .Q(out_C_TDATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[4]),
        .Q(out_C_TDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[5]),
        .Q(out_C_TDATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[6]),
        .Q(out_C_TDATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[7]),
        .Q(out_C_TDATA[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[8]),
        .Q(out_C_TDATA[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(D[9]),
        .Q(out_C_TDATA[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [0]),
        .Q(\data_p2_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [10]),
        .Q(\data_p2_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [11]),
        .Q(\data_p2_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [12]),
        .Q(\data_p2_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [13]),
        .Q(\data_p2_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [14]),
        .Q(\data_p2_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [15]),
        .Q(\data_p2_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [16]),
        .Q(\data_p2_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [17]),
        .Q(\data_p2_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [18]),
        .Q(\data_p2_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [19]),
        .Q(\data_p2_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [1]),
        .Q(\data_p2_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [20]),
        .Q(\data_p2_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [21]),
        .Q(\data_p2_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [22]),
        .Q(\data_p2_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [25]),
        .Q(\data_p2_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [26]),
        .Q(\data_p2_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [27]),
        .Q(\data_p2_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [28]),
        .Q(\data_p2_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [2]),
        .Q(\data_p2_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [29]),
        .Q(\data_p2_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [30]),
        .Q(\data_p2_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [3]),
        .Q(\data_p2_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [4]),
        .Q(\data_p2_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [5]),
        .Q(\data_p2_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [6]),
        .Q(\data_p2_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [7]),
        .Q(\data_p2_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [8]),
        .Q(\data_p2_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[31]_1 [9]),
        .Q(\data_p2_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \or_ln54_reg_639[0]_i_1 
       (.I0(out_C_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(E));
  LUT6 #(
    .INIT(64'h8AFF8A008A008A00)) 
    ram_reg_bram_0_i_1
       (.I0(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_ap_start_reg),
        .I1(out_C_TREADY_int_regslice),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_bram_0),
        .O(output_C_ce0));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__0 
       (.I0(out_C_TREADY),
        .I1(out_C_TVALID),
        .I2(state),
        .I3(out_C_TREADY_int_regslice),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \state[1]_i_1__0 
       (.I0(out_C_TREADY),
        .I1(state),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .I4(out_C_TREADY_int_regslice),
        .I5(out_C_TVALID),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(out_C_TVALID),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_regslice_both__parameterized0
   (out_C_TKEEP,
    ack_in_t_reg_0,
    ap_clk,
    SR,
    out_C_TREADY_int_regslice,
    Q,
    ap_enable_reg_pp0_iter2,
    out_C_TREADY,
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID,
    load_p2);
  output [0:0]out_C_TKEEP;
  output ack_in_t_reg_0;
  input ap_clk;
  input [0:0]SR;
  input out_C_TREADY_int_regslice;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter2;
  input out_C_TREADY;
  input grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID;
  input load_p2;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in_t_i_1__0_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \data_p1[3]_i_2_n_0 ;
  wire [3:3]data_p2;
  wire \data_p2[3]_i_1_n_0 ;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [0:0]out_C_TKEEP;
  wire out_C_TREADY;
  wire out_C_TREADY_int_regslice;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(out_C_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q),
        .I4(out_C_TREADY_int_regslice),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(out_C_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__0
       (.I0(out_C_TREADY),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_0),
        .Q(ack_in_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hE222222240000000)) 
    \data_p1[3]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(out_C_TREADY_int_regslice),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_C_TREADY),
        .O(load_p1));
  LUT3 #(
    .INIT(8'hEF)) 
    \data_p1[3]_i_2 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(\data_p1[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_0 ),
        .Q(out_C_TKEEP),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(out_C_TREADY_int_regslice),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\data_p2[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(1'b1),
        .Q(data_p2),
        .S(\data_p2[3]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "matrixmul_32_opt_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_32_opt_regslice_both__parameterized1
   (out_C_TLAST,
    out_C_TREADY,
    ap_enable_reg_pp0_iter2,
    Q,
    out_C_TREADY_int_regslice,
    SR,
    ap_clk,
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST,
    \data_p1_reg[0]_0 ,
    out_C_TLAST_reg,
    grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID);
  output [0:0]out_C_TLAST;
  input out_C_TREADY;
  input ap_enable_reg_pp0_iter2;
  input [0:0]Q;
  input out_C_TREADY_int_regslice;
  input [0:0]SR;
  input ap_clk;
  input grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST;
  input [0:0]\data_p1_reg[0]_0 ;
  input out_C_TLAST_reg;
  input grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in_t_i_1__1_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[0]_i_2_n_0 ;
  wire [0:0]\data_p1_reg[0]_0 ;
  wire data_p2;
  wire \data_p2[0]_i_1_n_0 ;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST;
  wire grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID;
  wire [1:0]next__0;
  wire [0:0]out_C_TLAST;
  wire out_C_TLAST_reg;
  wire out_C_TREADY;
  wire out_C_TREADY_int_regslice;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'hAEEEEEEEFFFFFFFF)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(out_C_TREADY),
        .I1(state__0[0]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q),
        .I4(out_C_TREADY_int_regslice),
        .I5(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(out_C_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__1
       (.I0(out_C_TREADY),
        .I1(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1[0]_i_2_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID),
        .I4(out_C_TREADY),
        .I5(out_C_TLAST),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_2 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST),
        .I4(\data_p1_reg[0]_0 ),
        .I5(out_C_TLAST_reg),
        .O(\data_p1[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(out_C_TLAST),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1 
       (.I0(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TLAST),
        .I1(Q),
        .I2(out_C_TLAST_reg),
        .I3(grp_matrixmul_32_opt_Pipeline_loop_output_C1_loop_output_C2_fu_473_out_C_TVALID),
        .I4(ack_in_t_reg_n_0),
        .I5(data_p2),
        .O(\data_p2[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1_n_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
da1GNRu3KynPex2lAaRolehy0vjLyB4A0uTGDqaSTNAdKJNhBXRWMq3FFPbnLfpdzqxCT0GYniYW
kYpwZ4jUDH2mBGmT5itoK/sYfco3m7OZBFQQgOd79tyeFbpL2t3dqI2vD/GAQxfaUTLjK9d0Pt0P
t8h4DNnZw2Fc6W6OKkU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
pFyYae5IKQfWGOFibf99+e3exWrC8d+044GgAMc+LygCQSQnk9WFsWdNIVlenbVw97ogAkTbkHJX
aH/vHdmXyDo/QiAITSdESty4pBNKPu4maP4XOTqUe+JzRZK8G7Jf//B8PcvT96y7RPujxCG0tZ9T
mE6WYJgrdnfalRwRMec6acS6kT70GIruASIr2zcU+z3DTqK6FVo86PJC1J6gPSHBsoYYSgHypbpN
q+zbEQuTcB+h3NTnANKpUE661r2FVnO1QxCTepvRMkpGpx8f0r4pak9Xafm+DSlSXty6NSkr+2tH
64nnfT+PlkF0U/ldDtZkJ23dWyhmSFLMkixCAw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
VhRQAcU0/c3gS22ZHfjs1xOkniC3SxgfLSXE2grzzyQFlnuyT7hOwcT+Kw1mcdAzy0GpDlOIgWpY
cx8xaDN4MObYMgKssACd+Z6da8zvCNnmLvdeY+gp41/BvM0BoZW47Igz2jEoVLZfy4FUhk62atnS
ZReMtwE47qlkZKLswgE=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QZSdWUGoTYjnfavBJGvNU++bxBGPy1CDih26yj3x71R1Nvk6TfE7SVrTtaXODdRvc0DTkVFqyjZu
p5Fbw7Gj8mXvNmmNoL/FwcdLVoeFEPP9KwZ+Bp8WFen1jefe13gaJXLllBA2BQOOsOKJrT08eCDR
54xXBySqu20fGG5oxshLmIQbe/qngvomXuF11hqygMXFBqRqM/ssryN8QdM3391ZxShhCWopw8ff
kvIl3G6e71HGQJwQ3Fm8TTTNqx4nZvXay3+eXaEUBhLTsXuWIQBLjc6EvlHeMr8j49oyqk2ygDp0
QNtAzy4aXwvbycaxxUpuD3nLm/0wB5nUbo5yxw==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
JTK4TVtVEg3UyzC1XJGjcqCEJr7Pj73fWkp+W7pyYlN8BPspUPu4GkDubycWzhw183847hEMmW0u
BS1fDQhvUaH8m+G8V0vFdKDoBK2aYBZ/8elHN4ekF6ocKnDHZG+1y+zTnA24iTyol9pVucc1OGVq
9YY4bCwiJmer+m34mnU27zJexmj1KvbCqM6qC3V7hpM9d0f2/tXwbhqv8Dov+9WrUWO3JFC4NAvk
NP7inFo7d8c144/vRbRFdp0D6njxKp1FFb7IgC1qTe+Xw4KPWXM3qiTon0sMCuge82X3X7u3w6da
yhJc/gEESyjSnXyFgOiOD1+7wbLHg759kCfblg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ci2JmDmJqNnbvFwRuCVrv0v9AIunJt1i/zTWM/e8eyEFfVkFe+8WtVy1a/QDtTW1scSd5y3vxN4m
KqoA8AeMg+0aCDmd9jM6Kq92lHC7AxR/xKfVho2w/PznEX+oHCNmFYoKaCRFU+YnHGK9Iw7Bl5r1
Nh+cGXWJZSRHR7dpfZClM/joIhKm5aPUumvtm5VEAm3deQf4tgEDwnuzExss7680BOJZrgXvKTsY
ZzDbPMZbpQRMsG2VAQ4Fgm/rT+9EdUFziden1EzI3ACfW6DDa+1Gm307FvEyzr7XMWEyxRLnztyH
fyiqiCd7LErRZSCyIN8mfPWBw2eHxE7EwJ/RXA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
C+0NZQG6P6Z7zA1xaEOXIAowIBwOZfkgF4sPjIyaGNYgPIuioo11KbfmwZQtYrvfii/1ltVNvYz4
GUnyoJeTxwD4mnqWD0NhPTu95hb8eu0wUZoG+pkedPZeACg5P6QjrZM1fQaJEHIGEbOi9w+K2Ibq
kZ/+T/yRntq0mtw6RHJGmcIKkyz/sAaifnV/zRcv5x1+DM9dqqev4aHf+QSvbPQz8SMNkJpFETyc
WWx6stIywso5zK7uGccul/oi3J2jbavQok7W8kGW1hY10BNU8dU+ULkXcYm/oi+Z+KZVgOxgw5um
eSEdp6ytZyOg3K0PGUlvnTdcFdK9q6xmvae3eA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
g8DYstZZyfCu38LR2Hw3PshadrVqci8TpZkAvGbaUsB+g6RvyyvNld/xB5uDL6A35ojVdsTYsAR1
l9ZH9O83MvDYSMabX1bHQUPvAi58iEdvrPG96lBdsh0HJj9f2SYucjWOc2rG4agocuGmcFj2TUSY
ika2Q27tFP4vuu9vE9vdL5Wygh2kQvZ5ZKIXTlIn0qnpXt4JIxDhiBrgUsSPqj5fZjxcGefam+lr
KtPSDRR1a0flrxGxsvtxS3CCmu5hRt+ETFuQpCZcrH/BYnXMxh8Mj0BFb2P24Fm+4Of60EioHnah
YuMknAO55LwSIFJB7B1ndMT99YJXS25T1rJ5RR1B/Om623dM950DpFf13SWv7VBCELN7C5dgd2Ui
iis+TN9r2X/ShV/6/pbe0C02Gbl/NaWhUYAa46hCfX1tXFInzVak2E9OxW2K9FaGtQJZur5zRfNO
blxRZ0thcJlcIC1+dk+U6BhOTo6KzDX2b7D6vIKFpiEXvITD01VwZYN3

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
H0csN8Q2j0I4H7d65RP2jrExnDrHA+ILjywT/LOvWqbtgbS8LQZiT2XWFu4ezqt8fWg0zpV4yXs6
kaPzBkYVA6bZSehNOEKdiggp8RDbQrrU7bQdswhwip2nodT199mtMJoJK5hwpdYleCOyFb+ZgQ6n
ZjA50qhllQK+ooznVSJr3QcQcT8fIvXcquk2xtZscBUsWY7tMSLm4JZRE6fbbJbr5v9kRPP3BTMf
iX7oac0945lWAd1A6oULTge54QX/ev4zxwvb8YlMsSmOerJscsRWdkqisdqGvI+E9LyCr7+gbNjV
wJZs79STOsFDWb3XYCI3R0IHAfya3O6hiScmjQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
m2UbiEkWtEdl/rWJlKm/x80v/icGJEP0YbJb9krXkEDAjTLX3NLcgx94Yao6ICMYji0U9yHmD6rR
qk06eWZBN0c0/cUuNcSxz8ZuYpzouccQYBD4MaV+z+Kjk63RYYqbmqNtdhr7Dtpl/sBHvaKRndUv
eT2l6w+4EUmWSkyhz8jSRdIeVq2YStneACAFdkZeoxM5ouoTehSoARhP7HjTdkZtBEpgi2k3X2jV
Npdb3xEtDYi7nH6UOsEXI7CsCbTYo2kJc+7pev07l7xQbts3+fmVXkj1huMJh4SzgnME7AkUwZ9m
P56299Ohgho8EBswQJJ/nVqhzOudSKCbC4TThQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
OW2EtwXZlB6SZMDASO0kP+VgsEUYarQnATFstS1EfMKTnrNuZlsIYI84T16+21yL3OWs7t5S1cbb
/IZ3KqBtpK+CCUjMAvmwBVCu54lPZBlOT9+k/YTSAszOt/8x3O4IXy8aO5jJazvaADIYEieGxBuo
vMcJeRxWC1K2VqgIcAyWEx4cjckPLTlZrtgTVB+hD+3ErAmTenV1pIm/BcnZFl8QwY2FN17WUOe/
p+Aekn+jKlXFZ6U0S/DFP2hfAHCrKsSrLKTsTpR8xYjititvvSiZ/Y0WAiZmJlxZzhEzEjRiMTLi
lxaRwHPwZI9jQKhQPDJQyz5PISBQdjGlSFjJNw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 9072)
`pragma protect data_block
uY8Lx7CbtPD4WUo7fVLVo/dgIigsuiyGmi5i3OmuaYe3PiDpEnJH2XybRlbv7Us4kpurgzUM5FO0
KSJOYkqkzCdYZE48i/iVdP14CjMuR3TLb5aKZDwMeQG4Js//zA+X8CR+a5neOY6oAUegzpfPL111
7zeIkvOoFsWKvk6+V6GCkBcoalqnHeDb6GNm6kMXu4xjEp9766G0OZZdqC43bgFsIxnsbOQdInVZ
1hFlMOY2M5WUQCDCP1Kwi8LjanKzmNJzT0hY/Dl/VEtXZfG7UBlXNgAB5zTEHlobbVkJrn3Tz91a
zM9dOjEpw4fygzfa2qD3I4zXNAJY0lR7p3xOfJ5QV+OXzpj8INNhCn+DQY41po85DF7titDWqSHC
d7OdrGpF0RMhHifCHEN2EbZ24QV7XFa3mqYAvYZATEMRs8Q0HwSONoGIR13dVA5szPXYOOS1+CHT
V84+GCX1NfOFFwibrX6P5LIsWrtVlwp9LBikc5Jwh+nhyFLSMc3lZ2SC7nvEmaar3h2HAwkM1fHi
TJWgwUWH2hWc9TDXM4yGsyEWfQG/FEvZBSVXFfahsndtpqkoj16jsJ7OCMGjaEpoFUC8Pv5kw0vE
fG+zJ5CHFI82i4p8CTvEQ7nGkwukKSipKdG66DE2/OANJQ/yFZAXWKO2rzrfL5BNMEX0waHVa/g/
ZjXNPc+NLUGwgrNTPt6Cv4vBhQPFlaG5Lg1CkAXoo02N1OKST4mntAwWQoIpzHhamKdNnQhHk+tB
LpO546x37Ek1WQf2IO1c7Ez9WacgYNB39sc/STsyJvLybswhgQ41jEc2tA7zOJK7Jd1j9Z+K9Hjq
PHkARLFpn+XWHaqa5r+n61v8CvKDxeTkbWILujK9UNxqAQg8YKKFTu44+OMdlwufnyvOfWllpWFv
Djc6wQmtGFhTlAXGgOv6gNyUSerL1aM1MyPaljmKMU/1lAC60m/lV4WuiCSbye13x/zBtWx4FM87
FB2GgZJaNLUTbCaPAMZ0O4ANKtdo36/hOwoswkzODzq/i8c3NYBeccExCaOTnSO+pufpomrHzS1X
3MDQJ1/UPFTIithZcgg4vSKMjCSpVNkFycgqTnxBdXTWTm2UWDFYHQsPJhd1ThWQQTz20eejTbMK
3qyXL/+gzSiPn1y3F4vIuiL6rfMBRaRoErp1olRNw51qH23+wFaW5Kzt2Zmpd1peXF0YjOSdjAA6
SRyG3jFOTW9nXEOmAfzwttirlDH4YBbQw+OrSwZQabAqfBMJxs7dmB5HOkTmEy4mA8x3xuJNTjJ4
fgQxrr3VNO4BPfYHA+jJy7ZU0Dty+46IlCHwmOIvoAcajvnD6lwPPOqmRn6XfsBC/vkMiRJBDSp4
m8OSaJ1TL4216bOZaeSOg5SCEfIOFRtInwYI2fg445oGGqa4yCMSe9QExB38Y75YyeSKo4AC65Ot
qtwwnz9ST6Zw5Nre8kOpFcGIxfQ73Zm/a5PkxIr+q7CZNa4mi9u8KR/fsw+JK3Ds0Uh00qxGN5/Y
MS0BVFIMaf3RWEJNIL3GhZYY3ob001Gzik5CHn2fWzWf6w44z1fMdmQAYMtQbWREKUNajHuWvEJq
HsxwGDN7iu3izC4rzioW39Ns/XKlRBtfGvD+SVFkGK8swZXkAzPKis7HvA8dH4Guzr8TcLD5nabk
t7Xq/TSIgyRIxpikYrJB6j+Mne4oeLW68a9nXiHi4bYHIgzT1U6YdMPa11tfMcDjkzILC58CzxXT
+GOPtJyAQ0nTzMAEXbc0E3LdjAAzZ+qBnA2JsBeirgzJpMhNdbUM4/Ii88XYfaGW70FCuDy80b0L
35dBygRI1kvW9kT5RF0EUBXDh4TyiSjrMoc0GTAyfa7F1Et9S0rrqonl4+0yrkSB8qlrBSBywxIN
zKiPNhSV1wo6f1zWicVcKc/3O3k0eL+NfkgLJMoINqNYrLN9hyNfAGG0sMo13D0eVoxI1On8zLG3
a9mXJtid0qJFkBwOxU5ei8wQWA9mIb/EEI1nanj3G9s2iWqF8hH9uZxXCIsT89WuH14Y5Ms7bZDz
MD/FLZxYLSgQ97zMy27CbhH24v9Au+3gQkgZakHdzoLPMz7hJuMHiIXJgVNscxGy7FJZWfeKJz2P
HjlWKyE43udzyq5A8N3gzPmjEt3wJ0BtCY+9OQAtbO6j93NlpezXPOw1zmFOABzaTHauE6nVmPoR
1ggkF9eQojaYTIdY7dw2+On1cehUh8sjZ2uQ89/QB1p7ndTWNojsrceADsr6ONPLNOOaIbhnLAXH
nS2+YCIY/xSvCEqsHwE9SMfCMYlO6vbfwZJsy5CYowHwVnut8Iz5lrjcqmIOJIm8QZyYaGC03A74
KCBbs7wEW8ipiaj0qNRVf4H4vQoNksHzvvN+ldbqOitiNcNdJAceaxLLGY0PymVQkcDrCjmQd3An
TAVSZelYOh4FH69/6FZ+N5b84rLeY3atW7W4YQZCUMg3/YtcqtoIEuZgn2EJ2QSi8elzsLnIDwc5
7cVazJTb1CAIlg28BIX65B2AOxJSLsgtnoCRWo8MIYQ9xgz/dPjZ0gDXe3u1p0xxKIW2OVF1mIle
Pf3z8GGn0Mnr8/3PqqrXSaomOCU2na/IRX0JCM2xx60nqc5rXZrMbSPOaFcARnnZ/g+i1srs3/U1
yF03UfB7fkrpR0VTA5UNF8pmnFZxECrrsK2T54XNIycnNQjDuU250Nkm3uNuPiRuqLPw1r9vrp0T
3QyRcu1YOcHJxrf8OxuApi2u37YJ7kE1qaLwm1oWc3yKYCj4C+6Wa1g3G+u6EJPY2Mb9bBOuCMQ1
gUVSlsCmqgX6JPtoH9Zf2hcEdVQzJ3+St6V3s8YAYbgzEWEO/vhJCmjRfdZ/LhU/JeyIGw72qqmq
xJ1tg7KO/w/RBX+JdWNXaJ0vH70N1MLbMcRApT9dMCq61BA50PH/A/hDLKclmy2n2JJ34nXUknCf
RLMWLl4PMzskpfP6PmNJGTvgQ5AIgrPbLSsKZTiihrrEOmk0p/eckoGJEstpMjj55OPuWmtZKG1o
sGXzEv122lN5pEr0oECfDMQHLsXpqVf020kUID3GQmQ+zFwHo9DFNs0S62Fg3XMYI3DVT9V5TWtk
xzMtZ7QReJuIzqJAgJuh2xqvCtvPscFLST6CXX4wNViCXptHKc7sGghSrbzqdilCpbZYVnqjIcD/
XqhgDrygXwnxgBbmcR7uFpoFnL35xZ6MJdyePumMDCNRUwDXQVyVPKSeA0do6LPX388DBOfCi6CS
eKKdMIv83WcgahODzcQKu1L2SV7G3NGcZYyBSEfDgr0j+FQPDUJ238IfYVGHLe9ky+zUHLqes2rA
wHg/OUtE9A5GTM7KvmNR0l19r/j6T/3/T9G4/ohGYVYviBtfRdIY1pz9rmVapkh1hQN/u3X///ne
CSHjum/7soTdWkikhYpVs6VmJ1aiLfWBqqfZn6MtTvFjIUy027E1Xz1YcRS+QiPD19XX9ErHVdm5
nFeXwbOMvOtYUiDiWp8CdYxGgZ5LbeR9WKLWumgw4Pu8ZI1rZa/5LnydYtmHR4B6h0Ln23Fk4Q3B
B3jQEVHCMWKKakOl8WqVKhatFLpS86rcg58XX7fEP/FvvNBmjQtNVxraQFl4EcctyP7rJ5cVzKV5
jtHWPKDadXirAB9c51luNZThLuUrzEOW1K0aMGOG4gPe0DddnZb9kDyz+yq7H6ozzHzd0QZoeSYv
weuPV99/aXUOqyVbXFjTFHj+4vMwF7h1WBWAVNXW5RpHT/m/B/euOIFin0B49fq1ZUblrqwh7KkT
/OSL0wyqt1P05T6A2W7th4P9C+J2tI6sYexCbvMZtep12oD81BBHAHkX4vgy8YMdylYZSxnwZk4a
ay/RE5vg1Shiqfi8jqvAXPISHfDVxe8yO6yW0jPw5DoT5eddIrx2ImV26AflaTFdC3TB0X9CZ7HO
y2119OIZkuo0zeXzidmrApWWPVjbQ0sS+c9zdjBGg++NRw/0ktE26hu2jcy9hf2Ccg1xLIuVowNA
DJGAEJ4VXwLi7tQ2hqMAgduc7+gQkBu2lxrN+QkV+B1kBMzHYsTUnGgL1O7LgrOfSVIqJXOt5UT+
3F5NWMheCB9MfNhGloXt02ea63U85iVuhJUD5IvCLdUocMKWkT9dHfoOfRokeG7/q7gRt6yO+Mbj
u4fMDfL3r7XUdXRo5Ur/1/T2HQJGeoptpb/rZXeNI+uh+rhV1me+4q/aqxtIoz6EEjh7oCnM8gEQ
fd4VUuteRJlNoQqeYVxRHq6IaLTpa1HpHHsyObeRBW7FgjRohDmx/7sL3Um24Laz0dVloUmq9Rr8
HPaQnqhWMzYiSRkCDuy9rJVOlzrNdtVFzDg5hPgYVI+A6GQ6UnH9ZCWe1fpZ8fR2SHlF1cBVE4TI
SWQ3Ao1buTYviiKF2NeboU7uXuuspF3ylgdnKOvL6eoP+MVhjlCi2/1zXH3tt3acd59Aqli6EdHL
Y29U4e2F++qBoFjdktzC0+fggSq6FrmtH+KYf2AU7XstAkcg4jJu+n1jSt6McwPXEgtAj1k6GZPn
lxtIKf3tH6Z/8fyOAIIkrlH1FWq1IAjYm1UsPCxXgelhmv9D4/AxRoPiuhTQlkfA4MxIamWEN/ph
HfBXujmS/k3fDt5pFgSb+qY0Ktq95ndWtHc7XmVMJ/BpiwCj+sNbE2A+Io0tCBs6JLXAV4XHWXue
PCN7m1VjKUVTvj+yFLlXv/E/Z+y6BDoNuocOKjkIkIcWjN9YnaRZzlOEjEHMIHVQmO1riIFSkEXH
JP1gNEzhiBjn9SU2wvhcg+k7uwIMr6nCd+bsBsCgy0XVhabzVFEkZCrSTC8l4RnQRgxeUFezFTlV
QhYI9dsIeVCMxzUM5oyoYvf6+4mvEVohMbpSS3IRBjVTB57lHSPgcorHw30AiU4tXrrvbv2kbAra
zabUGx7NfBJQZSdBlfK10Pz7wqnjzyxLEPfVxJaRLBuDm5Y2AeUmPLFnyUK1bKXKuul0dmTEXFJl
yspgKFanvzxLImc7bW/FyQFaqbv3VwUNAXzkoL1S4BEgqVkoZgAQEWD+FPDNiynIbtrVjAU4GGEF
k7kGjvXMgFVjndLmAZXmlnxBhxYQGq9eyLuvDKMRe/fZCM5dxMglRWX2kBDOeOJ5txDxnqAZ/9NW
olBSJIYqWD/eIHyMwlcAc42FPgEFoCV5W1/OmTwySeo3gvAV/HFnme4CEIZgtYneA+fNJ/e0ML1V
a20zoMjggl+5FnWwHAgHeeapGuhpMuUfhV8tevYIhBdLUXDIeRwG38u37lELx7maOGOjPC6qVyci
XVoWYDXfOX9NEwVTMtkGx/VreKy2IdZ/wtlBb7FMjEC4NvVKTGVB2bSDzBFDuLey4MF/+z3uqrfL
LxHPpvOqoXrVDwin6qPXZvjcgJmL9TgvuKuUpIymU2oLjk/wV7UCfHeUWn8ZDNzPHF/cqLqImKeG
T5M0y9KBZWatwzOU/Acb2jv7O0AR4ty/iizQcuCQ+tohhB9lojQEXHnyl7RUo+l7MlJNAREPehNs
bEYc6kPFOESv5k0xYtYjWTgKjq0V5Iri1ZnRO1ut6hfwapaBkcps1vHFbu6Mq198jXdHZhtXHpuR
rmdPs0otl2+mVrPPB/KLtX8C7uJnTqUcTYbibf/d4JR3c3ig+6HR8/pC+T+ymlszE64jm8T7uohE
Y1lrRMcFYHYSbQlLsaZ0zH1OHc1PlCGRwk1o+8evO4mesI6hQz5Y3bfEJuoWmHtiMbhEqFHDFkSi
t6eBIFUzFHCHpbS6p6djrCR921COYE7A9uZFYvSuDHFQIXYfLYr97mReuBUcw0LueSw34nYXfPoH
l+p+46IQep4HOnkqhsHWxGS/oJK2mgFyFy4I4LpUAzB8psr+U36gOy7qOVd+gcZvWsC6l9GOyZhk
mb1HW/Sw0Zc1slokVitgtUNtbl7Oz2dbaf/oZOzNCvwkAriXZJEgJVhwiRoGM69vYjj3jAsCxnkW
P+Y1BmqGKyU+OLQMnpYzc1oII9WHSvGqraypFg7CCAmLNG2fLWvbd0QBbWJSz2akr07IzH6eeouR
XDVBenYzjuTjUTjpM0JDjz6bFEkWpB/eLTSQJFcGBPvoikQY0M+shT4kUKpceg7bkrFYEQY5Ion6
g+Jg7XaUBcqEsVy5/ko59z16DnLRlTzIrxAEPu9IC/9IkYXb7EiUqmY/C3SNBdU0WfZ8A7FQ5Vpo
NeJiKsUw1cMSmmXLgLZx6nWkQsU3OY/wR8KxkrvMoGSwU0BHSU3my/wnqTWnognQ2RIpenF6wwzE
8I4LrVlGhOJRlX/4/XAgLNmlzpR55zjhQH0ZQn+WM2S16674V+e/XZ5L5tz0mKU5TgmNa2vu2pkd
rm/nURVlqmdTl/xxCOsu7HyHCT0ceKtYX+v3ygCScQEbLOCNkzQAVnc1MR4iFCKwZp5CQ7ImKmrs
VAqpgVhEeN1pR0a7vk+ZRrWPh5dto+xQ72FQIUnBnc1QheEwKIVvOTP3cyhRHPpFpFQBil/eSZx9
dUXWGy3oZAlSAKQm9V0Y+s6VTUdyTqjoyrz3bGDHe1/5WWhaAsYtw9SWordwhZWMSFMKZgwu3p8S
2Y5TTtOrHbyX56Yy4g57Au5XUMjJoxdP4A1xwiSVv/jk8uPJ6OdmVdvZC7SpWqTrUuzOsruxOCyT
GzfhhcgE8qVH4FxoTkvesBmBa02cbaRY4NHJzSbIFLcZXN4LKEkJAAco0iRnGRoUlISwNlUplA/A
DDNln3o7XsPE9GoeaAh4645d+XO10ffeaUr8TtFrdWZ4cbWDnU10YmrX11lMQqPdNvcR8rZh/9da
ZzcytFIZau34+TT+ey0fQrP9jMudY/wIDC76eBAzE+uu80Dy9rnLN4mSWGmmDMGfIRA2efqHY1JK
rEczKnzvjIRhn/fNEYrbU8mTC4HSHrRpOxpUW3nBkK5Dcge61z7+XK/gQ9vvcj/yvfldIcA4n76P
ORlpZkp//gRUVR/M3sIB6+9wTkrKOLg/2ZPSEjPt02nb8Z5ewYLmXs1mahLrzhVNhKDP0qDgHiYU
Vydm9EsHW9yrg562CWQ2qrXYMIQv84CnyFuCYxuCKld5GdMIPAAgkkb65z4rE8wuSF9KhYJO3+zV
ddLIT7bpypRbktutdjLLF/H43xaRyKx2RvsAEoFm2dbTvV8588HVmO0HpPbX4ZXz7gA+s39lc9kq
Fe0GHLtb+GSN0LqkxbMNIy2Ni886JJzHrDAFiyelUWXRc35/w324DDAKeHJ9f9Mnodaee/2kzj8a
zJAqvcZjc2M1QId9W5//OLrzNt4XQ3yQepRoU3aXkJ5e8ivzLAD2lxrLYMYPvgfOUkE7wiLiETy8
wjBiOEbGevJBe2E8j+5O0hChZqopJZxSHFurbEAqYBZ00VYp5Gb0nHtblsgxjv8P0negCopdzjiz
WjcQos0FGdJanMZfaNVW1y9MuH18KIAMb0K214TPZPyju4hoJTD0vq0JvP4QRMi1c2nFu5iP0Rvo
N7aqdjNP28SVctZQ0gYpV+dEKo+D1Myq+M2lWgmbYGWfZDyPz9s5zVjBpD+O2fqO98Pq0aQ6sTKM
lc4M5/R1Sb4ITsYpiv95ksoXb0MCVv6QXA1fTBHH6Dv37f+OVCm9/DCG2AyU8rCVlVl3IrJnt3vk
KbCud599c4E3xTUxLZpSmWsC0aMWnK4LG2aDdtN/lUxC7ReikkAQyQOIthZTJiMKunlOcXyOepB9
ILW4hmDONV99xJ5twrq44mz9ZAGwEMR6qeXK3gMrsiAkzzmKKBG1LeM+Kv6vvIv/viN7ZZTzOdfZ
uQm8bjD/dEcBSotCVldl+l/oa7YI1IWUpXl5vYcoYAAh+5Q10bWtiEMo1wVp1Dl6ctJmnB0rR5NV
jdip6MsBwR5YUCV8qYx9Is0r8kBpR3GCeG+fI65PgOBOIHEvnmR/5hlztV1rPslChpRreDH/KufT
7X3EMaeZ78unhejNzYDh2mtnZD3D7Xy8XoyP99AQ7kFKAqnAydobqD9HqsmXdDt0ErAHrqZX4rNB
JBwXIGhCYq1QiBhXjX1RwWUQZS7rdhKOVaRnwuESVpwxnmyck4qDcaoB+IdiROzZDmdAIBCZDCi1
M61QxODGJJa3RpqpMEgAD4DIu6qZGy9/NdzFYdEk30XQnwRIOc2BsXWLAzi8i7VSCtt3Jn3QbBXN
rjA11o3xGafxr0AvCUYq8kwQE5LsSyjzJxdaqeZ1nHq+/rdboE4SIaaOKV/qA42Ww9z5Qkxnu7oG
s6zFmjx8GpdUcMfc+by4/vFSz7jHQEiH/lJ4p81tff+ZM4LKQLCJUR88jENQfpZL9CrCngbo19Q4
XWcBScHOLdftR9HRnu4BjTFKsn7KnKR/mBBG4xIxEPU1hLTi57uarUpoT4+Og3t2LRmpBlqKl69I
t6SX1M3rV2Cw5Eh93VgROxvoLiwyKlh7yXGc1AlGYHkffMw4rrfmNdO7AhQtoP+8ayEveY/aK527
BPmxTpbLgJ5BsYXRIyAWa1GMeU5oj5SPBfCb98/8pHjGebc1UR5zA0KVxYp57Ogl4HigkHNpmknT
Btym6ONUnh8lbT4jnSNRcARPwWP4zXp+YdNm4QwQSvVW531pE2vXIMukZewb0l+jxgQhz4UaWQ1h
GIo59LyjuInn0TZUkXj+QwIa8S1f3BznehFZXDpoa+iN2ws7bBjK1A2b8dt5WLAryKI/VadHDcwf
ZxzsoXws2wKyJdK5R1fVWL348Hg8sftpOZm2hKc576w+lD6WJdJn+0Rb1Xn97PVd6CiwfCITjq4O
ZcGgdmWhjW7DlYKzAs2e/MNKXbm+Gy0jxSbmfRCJJixkt3S2wchP7/7SarLEK8g9WVqMIp0CMZ3W
9Y2Cujshnje8LoF+3x13AAs654X+PEhgTEKMnnl8L22vOut/MLkjJji+kRLNdxO9XucFZAqDYtjC
KhwEuScwOhNWfhELDbgDH4NaYRpSvZj8xUSOOjTgegFs2fxc3TTM/QbZrvpKUnPuEZ++Z21isyx2
qpGtcEIu8RIMcenmWzN0U7EY1kG63cVrWuzXdA5pRTOnLYUdB0r+v+Md1uTmQlAlyr2RlTil0AN1
v2ZEX15NrBeag7zv3UprPnuYImBbzxQZEX9sdCCYVCW5nP77UNoB8js+cdKyoE9ZN7Go6Yo0gZvB
sBMxR9YYXbaohqpstWSwsexp+cybHn9dNB6PF8te20O5Edl3ZKd2i3CxC+7zttWKSBNi5/3sPWJJ
1253iAO0BuyUpjF3QNWP7Tdqavlx/y5mG7WmC3qiX/SH1IPk2bptZL7CLnXU0aySXBBQgWLGS2k7
CYNa3OI0MXpOTJ2utwv540VUeimrJEzE1Xuqk2ym1JyFa+urpPJf0fUW8DuHBHw2+R1Rk3gsKdzN
+5HTrd1VjKOpknoVOuwqGHNiXurkhN5EDfBo8NH5N2x763XKzdLtJQNa9JsG0LWS7ueycOri3neO
ckALIOo1Xy/j730iwBSczOq/9Mh3aF2yjQKS2oRU/LGEGR1hdyhmDnZ2jsXyvUdBxR2lXk27dtcD
d9yrX1lHBBP/RcCm/5ZrtxFTRvECMflKvjNBEn9910yTpAgLl5H6Ctj851b7/POb1fZKkJ5riEdW
BdIbvCxOX3kFRB7yWX4uGCsV5LfdTUTm1C9MBeL71WCsIZcskqRTCBtD7vpKYRVw8prjpwyRcH+t
V6qJUASEHktmIoDR3Kv/eytgkPsIMghRXPBPvckOVMPVZEg8Ms6XynDn35dQ2uq/+cyFnDRzl40a
43m7t9OWGLygz0xg37MwFQ0ibmT0r3xWSe+Jv/+1gcdpRtr2KxH0tdurQ8m11JqFCpAu/A3P4AUH
x+ZxPy7LUDDDEeaqvw2Z8wefoZwJCEaCvvVLh0wXzo0NS2eD47tWiI1NEcTUnj9juwPaBx2WgXLr
DPXcNRoit9X0FEITjITrQp6AU/w4/Rjy24lAYD8XlmfqFmYLUS2dg7p0irudKSgf5AymDB3e55ov
5eFWgS4eE74QhXE4J2O5WDun7olafAwYKaZOp7YeiPmRnSzROVucSPKM1sEV39jMROWN5oNYdidA
ZUbgVAYlPGtjZ2uTQUg6fORz+grX1qvG8mFhF732rT8QMZROKcbqcsfMbhBGT70Yu8eivkEqJlbo
kRhxfGnAnkEVPgXOp8eRVqVfC9yShPfzHtUIUVtJ63dCj90kk7XLqVfyMHfWEtpNB9GWBZmfZdya
WfyL/adq0lmCpQN2/GN7xyM0LtEyRYwtmVagfNSJRVUvbawoFH9b7fSMcfWB+6ofb/RuUC2VH+t5
meiqWjLUPm9nbXIC9gX3W9HOacbifFOIzVizdHoNbSLMzKuw1E4WS1XATz3KSpQrQT4kk7Iktz1+
qVInCP8F0/n9dVc5K/TS0JUd5M0DRcVPe6oxym/7PrUoC5XUWy/UaT0brdVv5Bt4YWb3fLnHu00T
Z5gmxDO//S9o39vHpdcwe5MJ3k4WAPhPIHroxhMIjrXAkpDLU1kTrfGBZ9RBTgYaxGhiIVmmGxFK
sg0mQpEHvxfgPjmO3fn4MMktTZc/9H1t8NcvRiAubVZ4fKDtOOcFAN20BdyU9nDUITl5M/BHoSWy
GNdFcifw7n/69R7gepfxQnfw4MzzoW/9zsp+oKvoHwbY03//hBpPUddBaYMo8LfHv2mDg7fRtuGy
qiXZJ6WPBol+X/620EFrxZYB8M2MAdcwDqIZUvYkWVVQrtE3eaXaceB3hSWMS2FkMC3CeQS16PNb
vq3Ma93AVNJA6TLNglKI0imuSxwlYufcUDzstnGqsdTh9BB5SVdqx3Hz8yxuOvMTnQpUZqDyhJV3
SrVRNR07psB/CPkSjiO3mdkcI98Y6q6G0Cirb5+4+CHdF/QEwwrraOK1Fo9pw1xV/IXrdrETbNwG
V9R1F5Gxqtk3rCapDc06+gEUBSs52n+Se+kxryYpWqMM0EFAStXMpm5F0U2ghOcgZvg3dL+zmC5z
4o7CLynA7KnYs05ztoF75s4aA4RjKxRIdVpxsqV/eum0O7G+Di+5863Ai8nAc0LPEwrEt3ik1Myj
7od/pOSJm9IxQR/1WoFAUDuGOyz86GI9KmKWPaliMgo//lT5+UkN4f+OIMsgjFTymtxjlmUIbdlA
s825guDyPf9OOsPwzFdu64tQgVjdWcz4kD7AUBkD+kx7/LyBF3MdZVhkTuI23UfWUVMTd3mUY/z1
M/MTOJncDvPyZp3RE0Z5rtvxn+iV7gzg/11DsVY7k9DiMi96bYijvNbk17QzPz8E6iEKnXpjDzc8
fuiM4qXRmekiDTh+a3Y8q8UQezDvPSp/CabdOzGoDAGjGLluuK5wxlKlLeWJG0IPH8GU6XEzzcps
vLKBXJS8SSG4rktLoPV8oHh1xY9kg8jVbzs3fJVRUdUv7nORtsa5QIASwuTECuokrNZd6ed4jnBZ
wxDetr3iyAu4dyF6a0Tc+NcavqJ1tUtzg3IfmuEifTJy9TEziYbc214kRbrGfd9u0RoKQgVzEJN6
34EKo6MXYulnrpqxvE92VFoMhryH0SHnJKZgXWs9kWnDjZkj238d0BtuxfLS0c7O/pC0x4cqTJot
rpcqRQdaAxtOxROHvBH0A4cWrCkIdtpT0IWsG/jGLjJUF9u5EN4NlMjrGa4X/oi1rG7hY1bRXoZW
onP5FdUX8Ol/x1jMVLzWM7dM3vjlAZcMQV1L47+igRzV4WfrVPMK2QockGjPdmtSY74b4hlwJ6wg
drshMGwjI88oLOWolfif9ootI2zlUyV7syhB7v+N51hmon9fQe2Hfg9kkWDKb+JIT5kjqx7CCYTo
+PFrPdtOgOf086/NsG+aRl3rw/Vby7XWz95YVyJj/kmzmGvu4yUm0hXKijDAtQfoq9UYR1oo7umx
pEA9Qv+haN0iEeRgeyk6sbBs9DZKSSv3DNVeljt3x2ip5eXrKCeuqxa40ot94m2NOJNBkoj+WFrS
kavrQNSvpR6qFC+TcxNI5f8cOcZg4plF2W7jZ/8A0QNHMGT0+UwYfS5r2YikopZ66jXvcHohtlot
ZLa71kBWmd86
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
da1GNRu3KynPex2lAaRolehy0vjLyB4A0uTGDqaSTNAdKJNhBXRWMq3FFPbnLfpdzqxCT0GYniYW
kYpwZ4jUDH2mBGmT5itoK/sYfco3m7OZBFQQgOd79tyeFbpL2t3dqI2vD/GAQxfaUTLjK9d0Pt0P
t8h4DNnZw2Fc6W6OKkU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
pFyYae5IKQfWGOFibf99+e3exWrC8d+044GgAMc+LygCQSQnk9WFsWdNIVlenbVw97ogAkTbkHJX
aH/vHdmXyDo/QiAITSdESty4pBNKPu4maP4XOTqUe+JzRZK8G7Jf//B8PcvT96y7RPujxCG0tZ9T
mE6WYJgrdnfalRwRMec6acS6kT70GIruASIr2zcU+z3DTqK6FVo86PJC1J6gPSHBsoYYSgHypbpN
q+zbEQuTcB+h3NTnANKpUE661r2FVnO1QxCTepvRMkpGpx8f0r4pak9Xafm+DSlSXty6NSkr+2tH
64nnfT+PlkF0U/ldDtZkJ23dWyhmSFLMkixCAw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
VhRQAcU0/c3gS22ZHfjs1xOkniC3SxgfLSXE2grzzyQFlnuyT7hOwcT+Kw1mcdAzy0GpDlOIgWpY
cx8xaDN4MObYMgKssACd+Z6da8zvCNnmLvdeY+gp41/BvM0BoZW47Igz2jEoVLZfy4FUhk62atnS
ZReMtwE47qlkZKLswgE=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QZSdWUGoTYjnfavBJGvNU++bxBGPy1CDih26yj3x71R1Nvk6TfE7SVrTtaXODdRvc0DTkVFqyjZu
p5Fbw7Gj8mXvNmmNoL/FwcdLVoeFEPP9KwZ+Bp8WFen1jefe13gaJXLllBA2BQOOsOKJrT08eCDR
54xXBySqu20fGG5oxshLmIQbe/qngvomXuF11hqygMXFBqRqM/ssryN8QdM3391ZxShhCWopw8ff
kvIl3G6e71HGQJwQ3Fm8TTTNqx4nZvXay3+eXaEUBhLTsXuWIQBLjc6EvlHeMr8j49oyqk2ygDp0
QNtAzy4aXwvbycaxxUpuD3nLm/0wB5nUbo5yxw==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
JTK4TVtVEg3UyzC1XJGjcqCEJr7Pj73fWkp+W7pyYlN8BPspUPu4GkDubycWzhw183847hEMmW0u
BS1fDQhvUaH8m+G8V0vFdKDoBK2aYBZ/8elHN4ekF6ocKnDHZG+1y+zTnA24iTyol9pVucc1OGVq
9YY4bCwiJmer+m34mnU27zJexmj1KvbCqM6qC3V7hpM9d0f2/tXwbhqv8Dov+9WrUWO3JFC4NAvk
NP7inFo7d8c144/vRbRFdp0D6njxKp1FFb7IgC1qTe+Xw4KPWXM3qiTon0sMCuge82X3X7u3w6da
yhJc/gEESyjSnXyFgOiOD1+7wbLHg759kCfblg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ci2JmDmJqNnbvFwRuCVrv0v9AIunJt1i/zTWM/e8eyEFfVkFe+8WtVy1a/QDtTW1scSd5y3vxN4m
KqoA8AeMg+0aCDmd9jM6Kq92lHC7AxR/xKfVho2w/PznEX+oHCNmFYoKaCRFU+YnHGK9Iw7Bl5r1
Nh+cGXWJZSRHR7dpfZClM/joIhKm5aPUumvtm5VEAm3deQf4tgEDwnuzExss7680BOJZrgXvKTsY
ZzDbPMZbpQRMsG2VAQ4Fgm/rT+9EdUFziden1EzI3ACfW6DDa+1Gm307FvEyzr7XMWEyxRLnztyH
fyiqiCd7LErRZSCyIN8mfPWBw2eHxE7EwJ/RXA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
C+0NZQG6P6Z7zA1xaEOXIAowIBwOZfkgF4sPjIyaGNYgPIuioo11KbfmwZQtYrvfii/1ltVNvYz4
GUnyoJeTxwD4mnqWD0NhPTu95hb8eu0wUZoG+pkedPZeACg5P6QjrZM1fQaJEHIGEbOi9w+K2Ibq
kZ/+T/yRntq0mtw6RHJGmcIKkyz/sAaifnV/zRcv5x1+DM9dqqev4aHf+QSvbPQz8SMNkJpFETyc
WWx6stIywso5zK7uGccul/oi3J2jbavQok7W8kGW1hY10BNU8dU+ULkXcYm/oi+Z+KZVgOxgw5um
eSEdp6ytZyOg3K0PGUlvnTdcFdK9q6xmvae3eA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
g8DYstZZyfCu38LR2Hw3PshadrVqci8TpZkAvGbaUsB+g6RvyyvNld/xB5uDL6A35ojVdsTYsAR1
l9ZH9O83MvDYSMabX1bHQUPvAi58iEdvrPG96lBdsh0HJj9f2SYucjWOc2rG4agocuGmcFj2TUSY
ika2Q27tFP4vuu9vE9vdL5Wygh2kQvZ5ZKIXTlIn0qnpXt4JIxDhiBrgUsSPqj5fZjxcGefam+lr
KtPSDRR1a0flrxGxsvtxS3CCmu5hRt+ETFuQpCZcrH/BYnXMxh8Mj0BFb2P24Fm+4Of60EioHnah
YuMknAO55LwSIFJB7B1ndMT99YJXS25T1rJ5RR1B/Om623dM950DpFf13SWv7VBCELN7C5dgd2Ui
iis+TN9r2X/ShV/6/pbe0C02Gbl/NaWhUYAa46hCfX1tXFInzVak2E9OxW2K9FaGtQJZur5zRfNO
blxRZ0thcJlcIC1+dk+U6BhOTo6KzDX2b7D6vIKFpiEXvITD01VwZYN3

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
H0csN8Q2j0I4H7d65RP2jrExnDrHA+ILjywT/LOvWqbtgbS8LQZiT2XWFu4ezqt8fWg0zpV4yXs6
kaPzBkYVA6bZSehNOEKdiggp8RDbQrrU7bQdswhwip2nodT199mtMJoJK5hwpdYleCOyFb+ZgQ6n
ZjA50qhllQK+ooznVSJr3QcQcT8fIvXcquk2xtZscBUsWY7tMSLm4JZRE6fbbJbr5v9kRPP3BTMf
iX7oac0945lWAd1A6oULTge54QX/ev4zxwvb8YlMsSmOerJscsRWdkqisdqGvI+E9LyCr7+gbNjV
wJZs79STOsFDWb3XYCI3R0IHAfya3O6hiScmjQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
m2UbiEkWtEdl/rWJlKm/x80v/icGJEP0YbJb9krXkEDAjTLX3NLcgx94Yao6ICMYji0U9yHmD6rR
qk06eWZBN0c0/cUuNcSxz8ZuYpzouccQYBD4MaV+z+Kjk63RYYqbmqNtdhr7Dtpl/sBHvaKRndUv
eT2l6w+4EUmWSkyhz8jSRdIeVq2YStneACAFdkZeoxM5ouoTehSoARhP7HjTdkZtBEpgi2k3X2jV
Npdb3xEtDYi7nH6UOsEXI7CsCbTYo2kJc+7pev07l7xQbts3+fmVXkj1huMJh4SzgnME7AkUwZ9m
P56299Ohgho8EBswQJJ/nVqhzOudSKCbC4TThQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
OW2EtwXZlB6SZMDASO0kP+VgsEUYarQnATFstS1EfMKTnrNuZlsIYI84T16+21yL3OWs7t5S1cbb
/IZ3KqBtpK+CCUjMAvmwBVCu54lPZBlOT9+k/YTSAszOt/8x3O4IXy8aO5jJazvaADIYEieGxBuo
vMcJeRxWC1K2VqgIcAyWEx4cjckPLTlZrtgTVB+hD+3ErAmTenV1pIm/BcnZFl8QwY2FN17WUOe/
p+Aekn+jKlXFZ6U0S/DFP2hfAHCrKsSrLKTsTpR8xYjititvvSiZ/Y0WAiZmJlxZzhEzEjRiMTLi
lxaRwHPwZI9jQKhQPDJQyz5PISBQdjGlSFjJNw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 26048)
`pragma protect data_block
uY8Lx7CbtPD4WUo7fVLVo4vMb4YcXgLbakKivj6/5ntGPKagUHCfo7GTnccCYHAgk/QwOEP/NjVt
D5WGrTCmfZFJ/3mvEvCXZ3f1uKvpBIc48jX06ae3n0e4u8aXl/cd9Tq9twPxv8XxkJH9rlU8eKcX
LLgNP5ZHjvQJwO+w7vYbnL+JDVNZ7cFHevzhAVOAMMFExktodz5QnNMN7YlYjzQ5jyTJJrjLSRxw
veUqWL74Zz0j7wEVRL613mjLyUdOcUlYos0/dmMGKRMG35uFNcThUKXl+fB6EFtzeoaDCeLITW9e
m3fWdRiL+8uaw3gHxbe4y+Rcd46GSZL7te3nQZfhdkgdFiaHVoa1AFXhjq8YVm5DeoW5BqQr3RKd
QsXFX3C9HvqM51SaQ2AeM1OY5a2s7d6jzhlQZcoZbPxa7yf/zPQMQ31olIn6cX3bzQatkZmuvbSu
JQsus+Dp/5nQ1pxWJB7cGzLT4g/Xt5Yy+2nOspsbVJaXZ2Ql/rlQDoatvD+hpWWC5bQuZO38ADkH
lvF5qO7xaGNuO6XMZyFxfRmoyLHQLUHw+cgDZpRx19XWMbxHkQvP//i/G8yMUqeHv9jC4GzpOTpb
qIOonRx/6iA+lKACwLqZtJL+oswHL25V4UpTzuwHlw3t5hDO2MQTi0U4OzzKlcipFMX4WOr9BieW
6Bi3MvPRkFdBwRnC7bCj3b2xf4rkFm09dFyaWwPwV3f6aVEv+67PqMLdn9A9Bmud6Q3p4rlyPpyk
zoFdKYBFA2t9otv3FGipYJI/KLqaxF5QXan7fjEa6zoEq+V+byIiT5wRHiUMiyhlHBf5q2J/DarH
BB+8akiV/nmFY/1hT3JYe06lazB2znFpWEMidWkkr7h9PLC79NQ64cMAaknBezqggLF8h5A4bBzw
yS91MRY4OiEHwszG0qq/p/jB+f7kyfAHVYsNxyfhrv27UhygILxKsul7N3e1qCcOxh9MetZGJqpe
dVFqphlKAVYjnwlgTrdPRUldSCbjysH3oT4WBIkNHGEJOrY7UuhHw6wk2OBkiwHMrccJ0Urt7HKz
vK7pyHu26tppnIfeDNZhOPpQmol58rYMLZV7Tyfo6kJloklOYWmoOdMOfIgfbjNpEw6HC3gV8hjs
uTEXA4CLNDBKz1wm47z/24OGS9d6oewP9c91DqHAOVQ1WdZfrS9XHA3EoWfcIQ7+VeXbu1knws4B
FS2vFnLFjQ+ZSkQJPYTGemoh2hX4Koa+nUvpIOZH1YJ23LZOgAcHlWh3hbkCaL7ZIwhPxS3fmq5e
jSHETXCv/6LqsXK2bD5NEDdM0SaRBnxN0HCLEmld7Fblx4z891MA4hYzRQZskIyiSdmrgQHG6Ie2
4GBmyG/zETFQ48x2wbjBfuZ+wqX2dyfiXDLVp8IXYlh3QLA09UoxczoynpksmvXjbvXwGvnzKIX2
ti208O6SUG3bV9GQGJLRrIp3ijaFvgRxV5XLDzJE+TUvYLVWZDNXF7Di1WYDVM/utu5aJGuQ2wQ0
oZxPBW+sTJFIairUv7ZPbAZKSlBLA+CL4J4FMcXgrYuUfYg+h6WMcVZGPnrErbFwU5Vdh1Y/kykZ
Q0bEJA2kBFYhiTRg7yWF/5ChJLbYLlFL7z0QeYxSgWy2jz2IiU7v59Rr0R9iUWfn+z0J94Lr3Ftc
UyxGNpsHrY6aWZE1xUjBcv+qXZUE4u24gjA5kGnb2Vgiz7HZA1CKAFRLX8aE6K1k+MAL9Zesr793
xsDcltA0BdiZWQRKLvGUr4ify33K+Aeb9/KPV2sPS6l5qKoMuRUVsCeBRpCFQqAY1FK8IcpiYJuw
9PY2vMhNQJuFqJ8nJWnX5Zk+eIr3qc4TMpLHWway8j4aPyDFR77v0zxK/qj2aPjwWNLIBDbLfKvO
dk9vpVkpY562uK7MsOTqkBS38ejgNutwbOAZqCHi+l6dV9Fl+E+r0ZvUwfG7NASwYAyJj8NjyTT3
aqfzVrtfBidoVvJAo5osciI4/9We5qfp3FqDCEHAaxbshUuqDZqtRuL+HqYpGFmqIli1xnxa1F3h
aXtQ55udtxOvQbsXvrIgboLQED0iui2ai4E1km9zlGYWqcLrDHUhajIBB/S3tDg5QqfwrXOSPcrS
JEw8Cx8Wai8ETvsvcGgZR/dce6JVOEujMKEbmpaLjMOLn7ONyA99A11PCPiKgNaUQCAQ8rIlh8JT
PNjwmDQkd79qRaXuiFTEZxbdJyN1YhDIae0m/E6zmQQer4Kd02l6GfgN2yHnIX2STLu5fd9CWVty
63X6RUxYAWTkidB2rfYXJpqVu7PoxXk7aGm2+CCGiLXcEV7kie0g5p8FOnIRw5U1ILxmG8ndlyne
QA7wgLfrP20p/6b2Y2nBu9gvQvMrxgdwhMO9i4LryzhicA1tzgzwR2wDPITHOABN1kivssdg0lKz
3a2ZGOHX/J0c+nb9r+Ug5p+8yvPbBF6N0+NJg9yB0Cb36IR0ER0YnhBl8ifuSf8+wJNgbWycLpim
xBlq4l+Fd3W49hLjd78OlrrNqqijTSfBXkx963iR+pxt6w8+ndP509ZV/XO8CmsWyiBpp3BALo8B
3rPyq3KlyS4T92Nqp20lHhy8BNSK8Xj5X4yrBJH84IFNa+j7btn3vYwQ9JtBCU1Q7ocChr+AcmRW
k9WcHZVxwa7+A9GXWgeYhDfPs2oz4msmZKB4AyqI9Tyqk9mDzXS4EYCwikKzNO1hRdjI/CVggo4h
EtXwssaA/uhwrgMkrINHNjNjfEr4I5Q5+men+JV1nub8b5XsrBq7N49JmIfQXSVhdxnUA3Y9d7Ms
RRGOPDwT0amrfAcjCOJ1T/v3MHzymzDfe8uQN8iMYZNLinDjSJkYBSyGS22CLigm6Whdxp1I//HR
l8OcmPSmL4lC0vppWieXubo2isH0JVGM1LnWDsNn537nxbmczbyYfbDrY+fyilJl9MfRjar+jkV4
ieDDRDZmXx9N72QwLbAotoaoGV8OIG1+1F1YPwOMnICvXgz+V7vQNCXVtWtYIzbImSIWcQIg6/sa
G3/63b661x9zOLCgy/zsMlRhLSWb/lCkgS0jGWMwrE15RIvy3hB+65W3qa0ZBay10gS6iPGI0BbL
HPAbIzuZLQSRncCYssYvMegyPbzMH0VKNW6N1+UuzxIMR7qYj1VS459ipEt6o8vLFcyEMiKda36x
uPVq3ePEBWpBsGUIaJF43LHTVs1QoGSTyDmyTHAvk4e9cFx6LVDVhA8PCPoQZ8R+d2PPYmOYail2
vJI1aa0YBg//5fx5fqZOUGcBvN+b+Vi9mRFHwoNiyaiHj1VkpesVi33ILRzobuzQj8CMvpAmFute
HfZSvWa5JAtRSlx4NIwAoCezaniU+T+vlWsKkd8TeavvSMsTGeYKAic4wB2Fgz32xXrojuVjsVAR
PBtgxiRyvhCtqVtxh5aDifNJtokBDnI0qF0eCrfpVW2EqK3hl4efkYQSiCGhahMWvGHp30dGspab
xzKh8obbR8in2+/k5fHIBa+hvdkRSh3R8Fb/7yASb/npxztEWrnz+yYj+cQ3OpA6mf1ifiYFnK5u
vonIr3kRBRKsHxamfXFPtQgVSQ3o5f/vCry+s3VmLlAaXaWxlqThRDmSSRzGe6yZIBEUwIXlfEb6
H6himVQVsAt+gQEWfsJim2NjtfU18EjOvSZRbmH2n7PSwy5ojBQ3WjBA80gY1fSzsUU/j5TaK1uR
HAMFQebUwAT8+LHhyxs4tVKs2pxpeZyN5iYGPwBXBPwXAyPCffMj8rZuphCk1Wl1LcpHY/WQVsCW
z3Jf2EOK3azcwneIkoSWonDzcRq94X4lpDvIKdl4MRgbeYGU72GUNdAMEDT76RJwn1C1SUjnQEQZ
JQc945WLeq7As2n99IQcgwscJ0RrAE97yWgM1hJllYIK7KPllJGE+mPCx9ZGeFYfivYItPUwN8KY
reg2K0yF1O3oz34Xsx7BcxIRDirKnWldM8TyKuQO2zPji7fciK7gFK3z7a12V3fR9iuxODhVh3Jm
JUs+s75++VnYCIJH+cPi8uk2lI7qyTkXrilo9G01kqagqjYnTUOT5A5GAxo4YFRyES2RMIkLIdkt
ahCfR6E9mnoFcI8HibzB8FDS506WnViDWEv2kUKVe8evbq3mff531iD40ZCUQ3MffH5fV/ge7gfG
BkuDH6E7Y0xcPUahkZ/oec7I2uZn7Bk4rsHRDX7hS+uyFri7CZp/MsbY4wJD5SDgvrXxsV1Iv/25
mzRRLazuS4QBF+xoOvR+8t3ASkDpaAS7syfhGcvMChMynsV+npzRHU8yC7GkVtrgGyLT4EJ222IK
mBOcKOmI7Pvzk7rCb91OuB73aQIfBhzFyLN3B28G8s7Daq9wE3WNz5zkq0/1zjrryj0htH5I95Fb
gv4lVx6yUQoN8tMaSXDEnDt+guffe0bxZZFhtUHUPGhMuo58PdYAI7d0AQZn0oerKyUS/4i3sAAO
PweEKghaWVm+QEkyovM1+lcSWtIlGHYi/SRyJ9BYDH+a1+Lb9V3XYwNmxBm3ou9dfZxZas6eF1F+
U8cUWOd3NMCpdpPzhsg9Cz7zQHNss5AZ865OmqhXgNJ/drAg1Zaox66++6+rsMlOLxbNgDBnmMpT
4QA0tA4XTAjRIaGje8/oTUvHcX68vOzxmbeHCceAQhPz26hjoqf+KqvA3MPKsrzGnst7IE7yh/0F
YIOImWH52JEgQfnJmeGynkNfTp4dZFsjDRE9eKjEW8NdZD5rxe+0tA2BmF/O78L1+YGrIl5mrlAI
PsDr1k9zAdD/S7M5yHAFyN/v03oOOd2KnlFRRLcZMCOi59yNWe38ujpJwgPQ98EmfM0i3yM93ad9
C1iiA/7lmLcY/bPSFycJh2GjaAnwSSDa2t4iMGEgzXHB/PZdMlEaExHUZIam5E4XudBJuk7UmFVN
O77OnEyqWtqJrKG7fteWADD1+jqEET9z1WP63WDY76Yifgi4c9EZAC0ubCEihCzaD4bgCparkThA
GU2jiELWP80HsowFo0Kf0MnRwcqc7/Dt54mMOL1XE6qPkp9QrbAy0wZ9UyFoj74N4Sv6zSQ1Ow3i
Wv81TfUMW+hfPPkWcwAfG0EH12KsBYWn/tIW6NLoHeR4Orz+6cQuLWJV4dJgPC5ExNebDcv2yeN8
aEyIQBAoKzRw9RYXHN8dYC6fweiipk2oFVCZhKXLVViAGbnivKr7dHWNUSoey9J1XnBKLhC1AlEw
Bw/63cy0fZE/Q5sSSJhkoxzJ05dNOC+wUWyWDr0oUH+L43QlDRFLGkW1gYxMjo/b2yq31vcDYm0T
E+nZTygeCyOZa9aJqyAP1d2D0taTgSjyRXKbVq4gFSnRf5GE60x0TBk0MBstOYJoHeIhpAcYJVNO
pzO6k9HnOqcO6fwLSbRwwX0MSd/GF88aobTxFoOSpOXntDqHsYuJAHXkSyoKZCouzq1ABZrtMoXm
nKo29OBM90M5PANzAxeXgUWC1/4knG+WlQ0pzh/5Nurbtvo9vuiA9oqLtnnu3Z86NnZu4FF4xmIx
vvtqUoE/Rwu/ERfKfQxpSUYTt03PeaqXeD3iUZ73D2BFP+llk4co+jiXEg0U8/s8aFx7mgXJhRwn
1O1aqB3r0LIIfEK7fAC2yOOkYmqc4BWqlCOvMXX6Zi+DzyQxWOOTER2zS1rlgDd7SYRQPllB9Ak7
TbKQS/tNH/YOoktmonabzIsWeEhz92Z1kEcRM9FLsFIRMSxpn8JQ1qwRPhJeCEAIyabfQTVz7M51
4O08JAqU+eDDCOlRiuiv1t/JQGfRlU6el0ZRoqij6QD6c9lPC2sB2kE/INsKy2P/wRV776SyHqz7
1furFNq/mrJdX5R586tS3cUwTHNm13YcQOqiEGOy7EOgHWElqdjx2EFdnLu1fHlj6veDe7e+OvKB
ALslaFG2iPdoxDSwGq8fj8SCy6AA6uNMA3xjfCOC+Sxh6HmXsiHoUWatDTT0KGmcU6EC+n8pXYeC
9BcP6NEY5DFJ7gXGxHfedPRE8G/3gTr+8EcUZAUdD7ty5bYEx7IBZJQA/Yck2eb/EegkRDO9RGS6
tQDN8EQMXrYP68/WRrW5/hawyjk1QiFwdAzPgkvYfp+lufeGv4Ucj6kJJVE4FyyFjTyC5MOXMytb
dK6BsmO47lMJEAdbawOgIwMw4+6Zt1ECZcdC1fyO7uPb1JI0bUhuNzM8v1yl2jfJmsKVdQW4KPtn
0QJhhsKdiEcX9/GxsKnousk1qCuXdDMXzT9jDCz7iE3Ncgr8lpElkIYTYMfz0q1BXfndEBxwx/b5
w01URa5l2VS0hzg2eJVv2ZrzEjnB+Mq8C8R/Xc0JiGosh7NtB3Gy58oPakSNmnCWxzeiCV7gmOnT
jPyOayElQKqD1OG3Fb6KST/woQmJZIhtfFQMciYd/ZzGSwGpzI6ubcOqvk1kXV10ylaSNhbeyi9f
YM0PK4yHH/Mua7ugZJK+o+aQEBTjQ/30O2VsJwSoGfUZ+oOyQHsTTnad2rXt4NWFIR/MrEF2aNxO
rEbuzksk0Jg6VEtMHGSMKacrvB5Wr1NKuVhp4z7Q9nuKLoM2kUYIMIr9NaWgXeWLhKnqF+qXyEqv
4lZXCI8Pwyx580oqqNoYw6xc4DfT87caEggbnBoFTVHR1MaQsEJlo+XQgecjxr3dT5YMF6FwQct8
bvufgqiqdDb4NsY2QaD4pc700k4NkcwDKcFBnSh0PTtn9WKSomezZGeYs1jTR9j79IdlCWGA4VGm
lDx6iweFCsutP5uU9CitymnczLn9REJMU8kikexjTtSplBeF4KWVPiZUk/ev+IjFBNXx0E1vT070
H7tel7lNJ/UnPDfzSvzCqpiW9ackbRwFDdaBg+KEjXYJoXKBxozLaGR/SCNQAqO0xu/Izv1+gUpN
bM3Gcl2WWaen9iw8Lj64ZHIwqluUDQ55vb+pUMNyIcvBTJ75qm3Ne2takOj4sEn25ogxJKzHhqQA
Wwth0WejQAE1SAVxQ65R4H6000868eSumjsnuwVAivIf8YlOXbtjFXDQhEEMfQkcEEesYPpRE4ia
lg8YaBzxUpvVbHxRQtrIojSe/d52ukePuWuL6vtIEmHJEtFSuJO2qPX7giNFFyqsMxElwaZLqc3O
kTN2vf/k1dOVhzRx3pFBOllc1nG7HYLThhRgXaw4PKCRFvtnBvWNdNy6J1VMsMJd79A4xQrAaPTK
isXZd7oeEXiLNtotvTCKFp3oPdhnz+cf7fqXux5WynKoC4YG5zHtyb/1UHbIjAWskOBGl+iEYyBr
bJyqgB9XKI6HozIo5JIbtlK/+cbzEkfgs0A4AJokL4teUv+dLIrK3Hg+KxEh00UyxTEIgm6JuMBT
gSBCEGtgEcBlKSUv6B0oIbbReiFrCzfsdHIsXF/0BCfAac5/8aNqZxDBJ/U1IgZmPLwJZj4lhOQ5
k6CTG07lGNv2+QATmIoWzxDmILcABoYzHVT6ZC+OEu87xZanRPwre3kJ+8Wc5irwB2E+kfWMSbyw
d1xJOs7PBj/l8ssfUVueBYi3Bk+H9wXx6CIFuSisP1KhEKQ4NfQ/x12Cfw0k5R8r3KuudDGYMp4r
YmiYHborTXRuvxUgXYtua+0CG9tvgbpKrmu1sY8y7sUxVgnt2KPwI9Yrcxhu8vBdm9aHAho7uHJj
wbXFxJIG9D48PrTpFT9XD4mOq4En4oyKfc6AQy1s3VJPZG4Jr7PqY2LYyLcer+DiHdQF3xY2sGd2
+vYH+hzVKmCwpyLHYr6YUiByyQL7wgP/+TdVuzz0HK+Ai8oVsSLJ97c+k0yYXLbecFxq/DpuMffB
HQeQIfhCTGd0Ty+9zFEDpiISTDZJzvcHXIi/O2yfvpkvMmpnzFGgbJ44yro7jN609uE31Z8grwss
tRQe6N7qQM931P8OzbnekAmbK7i5+DwlSqT7aUxmM9NAZHb2TxM80jPrBby1nowk54F/fpP73EwU
t4FWd9SS9rANi05KMrqTtQfS3g1pAp6n6U4n4e8R/mpHnoPWCjs6EG7hLrvbnnMtnVmGTJHgLIIW
UcVxePLmj62xKLlHnBDsracaqhczHmgwgbDziDtMzRoT5LVXcTgY+3inhitjeKoc+czNV0j6eLX2
8PT1wg63FsindEaDlfhaiNHSKy1L0RS4bl7UIp+ingnBfpuybNoFqNhi87E1o1JwROPQxLMPKMN7
LZ+XwXWeyeOUcVmlaM+222s8rdkpBMSl3+rxyVEmBopkfwGRicvH7pbh628sn+KuDtXFzUv5Sima
xpGk/aVLWEa/lJ7/bnN5CzZOnzFtBvhQrtSMvZVH1UATAv018HIyXgJuAeUrV0lzNP9P0d34aEgy
ErrkWS8SSX9jYHIxoNEOWqW2fKBhCd46ZKa4FrIy1MR2LCBg2v0b25u/UfA3SKPGIslqpHxHSX31
owGv9yE1l5hsSmyIzMBT8weU0uzRk+5Q9evmevfoUytWHAwoZk9R/cqiJFB8xx8PJxLrdJIbTJSx
T52QyOwtvGOg2Xh1mxZJTYmWEHp2kOCapny/1UUAl2Rs4fyrqjBtFMAjX8biluodurMgokN0V8RE
7DWXDidlEfd48WFP4kiquXF7VIJJvFP0Bnrf5XTpV4nFoExtUr88NdEbgJ+8Wel/JqlQWwDVUgf2
Z7EC4ZWlzscaqgASERKV0gsDLaHpvbzgBZidEIxnQMGCtzRJ5OKjw0NIKcI0hZJRbj21FuGbt79g
FMNlPvVCGshWcI1Ur0x7eWKLztRDD17FgNci7YxkJTm4ZlL2IWcJkfcApnLrcyUrX6YxctMpOk9+
kUuShFAQAdIdu9PTGXs7z5CiI4oULrPTOCN7TdovK4NsWN/DNknQoIHVkKJ4VSOuLbYtJ0ewmSVp
bUgeFWNhE8RE0B4RQQpJxroHtZNdEiUSFdLNJHIHs2LjzXyjP1b0o/gw+8HEl/W1CIqa2x39Wwe5
P0SUyNX+oKxKLjrvI3MvRNuaaJUlgrZ6X4J1Jp+QjKycUyZBahIP3hhCge54i9QeMDGWkwIdcFqS
CBtCfjF98n7/DnRGFXeY1YxxASJwZlWcD2jbBtVilAu4K2yAuR1ytTsD8G5rK/3soPUNZw4DL8yU
WGgKohs9x7We0K/8Wxak8g2EJuntAY4EM3E7NjwpI1XuuW7kF8bArkt0E9bHD8VyaoEFuiWsgsts
pl7Bydgr85EFL1uStVN0EKbs4BNtGKE+WdpIvPOGjKRFm0/cyxZmbgaePDOBODEtk85Kt8hOsr3U
MgXXB/qB2+mNnTA+dQGYUjxL/UcfUhUTOK6ska/RP8gwE9tEkjMgZQiZqIsCrtb2TMSQDuqEpqZY
wuW8BaOpT1PwQHvZaFZ7Ja5egJSLMxawGVf5x7BiOrd0LboDcvhxayQpi/ZQ99Z/cSaf00eGLQFW
tJU/ywBiPfkS0AUrj9Gs37zRxLbkiHEsdo288C3nVVqe0JMD9l/D02ZDZM/DUrHUXRtYNdoCn8ac
+HHoKP61cgKDCtcjd4v/jk2cr3VmAS8/zSMx9J6M2Dbp4MYuhwE6wxHQ8z3IrkP8c9AjWsxjmLz0
G3WqXwwGlBLjvOMyesAZ+BrCORgyKKfv5D3XtBVlNZJ7YAIUZSGhUDCVhS/AzbtQ8fpgMqDB0uPy
JKukvUGChlLFn4Mv8OW3laKpEjEKKkQR+8FcjgZi3hYTu7N41fLzuqzhHqTzsF43Fz/SYatY1vj1
HaqF2F4m+3zQh+EeFopyddPdl0uz7ond2/rujOymEMtXC5SF1NTv5muucSdVLMMncVLmSGXBEhwI
TI+CZRt3AAzW9SbFXJzLAnRnYoYOL91534N+2yqsMaWlICSmUxHNnomJh2hpxZumfG5bwYSycVyP
Cg0wyKL5DK9K+8xy/21EFK+1c7ImyHXuSpmIv+rATZqelSrm+TVymdgARjkowKMOv5HgwwvPDhB/
3WRZpGutCwapR6oCzSpa1Yc3MUAmfDCCBZfCBcyXKZ+kiOekVSuqUvXNa8ePIF4tn/+2xh0oWR5P
lP4K6oMv4QVT/nlmUYFr3lJyfk0mvSwyyVFN2B8PVz7pWPkKqHqRVs2Z8o2XG/b543TSoyPQgB0u
Nia8q/HzFzSdjK6KTyvpaq+DDKdwiEMvS5Z8Ti2GnqkyFV9ujo3+Fx/LFaWucfEk3COCPe9lE9nd
7kl/cxXpjOBIh2DadZ6g4DmN0dnE/5q1uwouhOX1QGXevm3zrG14zTkld7UGV7XFRAOuZyiolqo6
pcgJcXOVVLJ8YyUyNcVulaSVMt+zr0PlJ9VLvJVhzPQtVfNsqZmPMZE00b2Vt4JdKu/tz7WSNX+s
jkS1aRKkLP5QtoZF23wiy/zdlKpO2E1o9/Tj6tPx9gsH6bAlQY9mWkVt5TdWTD6DhwxadDBMHapD
n0OJ8Xvep3XTLC4at2CCraChJMqQVJoN+2+rgAO6Qvh/Y7tWnr6xpogFycm8DjdIfe4KnTdYZLWO
dPWVQpCoAYmHE6O910qWpaSNszePO8CJrZ3anIm7GG5B7+hh2PYMf3Os5KTgNDBbTVWsi/eIQMOo
BCJOsOHelQu51AxHrUcxGgEAKmBP+bkd/houYVE8mc1wR7OVyk9iy9sBHLgsIx8I1k7Fc1He9z8w
Q3y8L1+I81WX1Kau2LOZdGQwj+lhexQPUqYIgYh69kdgKqGVw1ItkqNZJg6fZ/y/51Oe8/LSs20g
mj17jnYAJuFtJ6aZL6BpHFpS6bHJR/mZEZYfFd4TdZuFu1hgM5IedLr7cO3acVZojmIAI/qvaZaY
kbY6vW25xnv5VJETG5OUmacvndtyNrGGapFE422tkguQqzPTmmDa267oxpH01crQhC1JQoVGJWwe
91ARvcuWeiOq/Y01YmRJRFFBjjiyiC2i8OzQqvRGVYfd0gDhzb/65/hNzEivNXVCwlOgv7OUoEYF
UcuJuYyv5w0cJ/uC3otzWAhl2F4S1Y0+ZFTojsQGLxmrr9sWUk7uz3OptnGW7VxNpv/g6+dFGzPR
lmwWUM++fUDFvO5J10FQqg+LC/CiG4ndOiP0ypDquESdQkXrSEw9W8j6EaK6Qultk8OLk8zEqQjk
z1eTkV9IBph6oyWSUPgF9Acv6eUSzgazuznDg69W9w9i9F9dnxOi5uNK3Iotnq6XSpXzPFQbGMaT
/vr/M62sN1hhfzaF222NM5s6WXu9GKdpUOtfNlTeOqcA59udrYQz1NYZ1sLdKSJCwEHekzggOoU3
hu8z4SX4HsElH3Wy3PkqLSMzx+1y6VrIjDDZHw2VkYYnEUjiExatzFKABlWQKruLhWeqRCq1uCdU
segRwO6kAEk+DC/AVx9LTP3IoWOBIY+Ec/1GfiEzma4asVLiay3vEPsMtsepfyMlxO/buHWdUead
M2tGVbaya4b98knG9TtKnmZBF6rf7K9b5dQQ+TAPKwj3catdCQZYlMTSJtOguUeM4n/0A6NT9EJr
nCuCFcZoP1McBSlIqzdzC7J9e8EsfSizyMmdRYCxwdPW74J1rTIEEnrybG/eWjyM6BWywTK0jtaa
nk6quvOQiQCDNl09GpulT+hfqGKcVeUmkMMfcqDlAvc4ROjp0M/XYAo0DTJqL3Xa/1YOBjHW+zUO
qq4EjMYBZ/7RrqGNWJEcz2YT/Eug1jSIWb9jJFTh6FJHLrdEMH/ZjkH9jMNgQ3r9PFLXF7B881gI
V1qvafXPub/glcFnNhe43EOobN7W+dmwJWQvAV05bSRn9pPgaFG19QzGn09/1H2njU2VWLSpv90U
H1iGvL9ajG4Hu/1b+CNjuvqliHgcIgzttsPbNU7DPejHqBPDCLr1qwDkLhdjzCeKV5HotC0ioGhF
0b95b8x0oOdoha37bVy/plp3AO+mvEXXFOQXUaupvdhnR3LzpKvnXMKIiqASqG4yrAtNzA737Ohw
qNG5Mo34UhgoMusF9BaVVbqCMV7KgzOl97CnilBnbPvdl+ScwcU9NizOO/ocq7yDonn0CJW/kF4r
5OAZzI1MjPydEnqmjRy7o3TucTc180795sOOBFNv3MOT19eygQcUz8fe4w83Xq8YIFwEe1CjOKRb
XWDCCZmIERaOmAVtI/o0PTCWSYWaKmLTv37jNT20iuTCL0UTcUlFxtSmBwmEy3o+oAcGKEpr4XEb
n6ZDKWRT3eKHY7Dpb+X4Yd4pDAcUH1OUl+BC1sl8bcDpyBE2QAGMyJYwbe3LPK/xODwrBiTcsMDW
u1G60Q7OZ6SYLPORKGNg0lIZk3OQEjzHCUT2JmcF7EqVcscN5wF2dLw0VOQQrvZj5ZyW0+4cycFd
KP4FI/yD4rzll7xb39KLqlWMKRgJWPnAuUbhEi9FQcw2+bqGCXxwzwirbr9iDFfq90UiAxIcDg3F
dXR7eAKvxRrq3AUEoVybc0YxQs3zbIRBtAhsc+s0jtwXynKBsrZzNiqantbb5DDbMSIODNrO+iG7
zuC7oWNuiIm4WCMQgaBwkT/J7Mz3o2wzSPvpeUKMJyR9N3vty4F0bbYamKFqyUnbpxFx5RLyYtmh
LGgtKVZ+YYSW/Xc3j7PKVcNJXb0KEeywQjujMGp9A5JnpfrFGnUBQcWzKwD/de0zgkKe3a8qX0YM
tOVTQpS11BnpAieJdBhgiRVEQFFRPvY6HnJLdEK35dHI3pgeqzBFgxZMzJ4fUdoB8Lc33SS3SUDL
cb1f/uQAvgbDxm/k/rvkrH/EAUnopWyyUgd+HF/p7r8gxA3mGCPMagJa30YwQtH3j0Cy5IzubTUW
lqhgxMWVXWLcz5s9zH2IZPibY/Rp/5CWRewlBhhqwtWONz8uS1pPitaBXPr497KaUrkyI8i8Kk7A
IFEZNPsfMQsB4Hhjhg/9BiNHMzseacqQ38lyd/PC1QZhq6JLTjVPk1izjy5zDBFDPrIrS81la2rh
NT0Jc8guJ37xQm//5+Nq8k8UBCnZyYSdYc1OPMJzlz+2pTeWJXWj9/9GmkE4GqgMfa6wnPODv1R1
Yq+a79lLMAGMiGobrRCF5BG6Qvd4hwnLiDVP+gShg31OKffmsq+aKP4bv8FhBWkJ2C/WCNUvZoTW
wlxRzOeK0UdYDVpFt0eyateRWh9jd7O/2cjm2pgRa4QH480yMQZGn7RQZ+5c6+3WYmE7H81zZKeX
+GPGHXG+FhJIMqPvarl4uDld521LDMolL6PqMz05R3P6SPnpTj8OCK9vLbfSIzObmP31GinF+fhT
akU48dFZk3BFCSWPRG8bQuutpkbmJMq0l7qtNOBa3SBYbp9NmhWhNo/wAqNVpc99lz60hHnwLFae
QoEzzgXoYYEuoA9nX+hgEuKoQAiFHOc+O426o9zV4LwOoiQSuiksOoUeip7w5xT1E3Fyls5juJ+t
j8VTxmQ/c7fFt89NOUDOci/bkQFaxuAXMz1X6fPLjP9UQqLYxzusRbsih6SDByXFB+Pn2DtIRqmr
o/HAWORiwKwwqbn3zHgDrA2day7iMj4WjYY3H61gaKR77f0qHaWNaFJDEwc1Th0yEbmCsBg2dQkn
3WO/69AcGn45PqBD2O1BbcvzPfZGy2UXDr1MEnWMHfqgp129rvUutQP5m319Eqd9qtyAaHgN86ng
b93H7Mr+8092oYrpf7WXYESas5rFHadF3m24HT38MrCHrvjeXYSN04jAtUzi4gVGYjmQFUEjz/n/
rGWFRGrJHrjSe2Cx5+PCfNbyeb+90Hkg4BwmplXYeh1xmdqiixEygw0gotd1yiujtDkfiRJIJxgA
8Ru16N57q5Oxdo+umuvMhmpUyWuW4lNa9UeK0bOD+834nDAE2RjMcsN7+zgtj2+EFKJsAsUZyCvw
SPHSW/a3W+j/0THP2RZhCQM0HDG1QnTEAT+HSQxDw0tEUFEj2NHwlivhbDAP+rcC/jztHThWWIxu
3jZEquVK3PgJkGyHRve7WA3pC0yDHQ7LxZasu2qDpOSxlOsq3tWX97RblnXytkS7o7MCp0n8bT/x
YfKHdUpilBW4Axa1vnX/J74FcrinMPdPnexu+AAGst5pCWvT9NCppDDQu1j0/Is/rbrdnwSkgV8b
bYP/rYy7u8h5MLhvr1YyhrVGI2kekgGzVG0LwfRgcf5kdj3f8q4BKVkeLY8FCbZPOklmwNYdvGZY
HCsR8vgPstl00SzHcOkch8IvRBhiQC9W/OPYdzucCd8t3MrmkWqw9SaufNnVqHMtg22Iry1+vacI
ZmIkfe55w2F6xc0yy33gpqhSHHRUmmTXs44bJYv3CeEa3Tjo9qc+m3nct7urV+pYVkzY82jVu+g6
FPQUfvC6dXRspylWe60905Ph2nBN9KigIu9qb2qU0a+y0CBDRsxtyXkH3EipxOr67bjryF+MC7oG
Mwp72JiZ+21yFwzxkvbJlfOTvPgo/9zWlnhiR8J/D3iXX6GPkvcpQnqCdjcciHTHgv9/jeYGeseV
9jCuUMaWVCOhh99vLORjgF+xwr5/5vjUZz2caksoV0077Bz3mmK7siZ1kr+tr3bYr7AGb1JcvtoG
BL29USahDnVINgiS+cCBXnJC1zGLyiMAD/C7tl2J5HEsOhJewfbVIfw8ptIsi/rhy098nvreJX82
aXJqgWc9zO40fDZyAj/oDAdOO4U3kfpNV9Oyiz0OrnB0PYDgwgvah+sQALNXYhNKjTJi50OasF2Q
TIOciCm0FsXQw4ACR4y/xWSGPJ4544NwMYqvN9MWaBSQeCSqbWCPmSvCuhwlbWq72B8xj8CdIiQE
rRTwi8d6d/k29HhIsF6cOXH96Fjz1scSr1yI7Sz5ttmAAcxm28IVuU85Y1MSoB5IsVhDNkmWwx2D
Ja36NerYuHoOqhtyhKQuMBC/cxVgg+3msKIPL+RpIOoeeCOtZEb6ZkrWy79DVB3Y8FSMFY+Z+nme
dDemtDhWbUndsXp4G2os9cyRkPiNNtziRJ5lpTrUMbciRT7PnCw80EesyHSskyz62eZ75kY/jdUh
WDJsYJ+CcLlIzoy+N6uv1BT+Im8VQWFKE9Bz2ta9xNGJMjEshPsjMn9Yp10Dj/LyzBqutvID/mWy
oG07ZFqFDRwc7cH9afT+kzMnao2GBkAY43zkd9NeOJmYhk7uT/UtrbeCXu1e4Ccj00iHgFjp1LSf
Lq//EGaJY3SVYU2cKIdnOz2fsbtqReBd5dOrmuzwOuOH2o/19U3T7VQHkhNIWzNqglndCysY2SCT
t5dLmVgVn/GpGIQJZ72VoRUK6IT9Y1LDw/gxG+KENqJ67F+skeRHY81A47SKXVkhZBZbkLOoGaZw
lo+o1BbWg95+e9sQKqzUJUhig4VG9A1saumvwg6pYPOmr5t65Aiii6IlEP1XPiWNbel8jHxrgNGm
ayQNUYQZCToCvPTE9xE2/WCdeQt5L7+HwIHb7y0T2pAiVirb/ojZF4uZxrgq9gpsZzaw+Al0BmGV
VcD7fIk4o9ElKfBMGYrHm2eryoAWuXPl6Az2e8paRioSfCIHMCU9Hwt6FmBn930oZCGw71c717G6
mcTrX4R381kmUZKxbey107SGQRN4p0HsOxNUy2J2IuqvNwwl899r4vsgkWWjH7UWkTZdObmfoJ0w
Pow7sugYEG0CfRBLtA7ZGNoCs4d4EyHu0rjHUPK439Tyl+7yqIemJoD1CxES1iZWkG4C3c1k98kK
odiMqdRUyj0/Fdp/kkCeOPmLVWmXxi7Wi2iC33JzfAE53P7SinspzIAApjU9djhUBaaNuLavynMH
NczLyv32ORCV28izUBiLK6yOtfuogLWbyGVSQRah7X+nR6FBSekp6ZFuovpt57veSSCC4gbniFRq
KIeW8o3oM+pONOHD0PzU6dojw8MgNlgGrGnh0xsKjkVw7Ougu/hmDqypvG3poZkaXB3xMlek64EL
eJwj0uyXlAHm8g0OfCw8BsIdoFPAnVBk4EkY53ZzvZOALm/m908NcAMj+enoM6BQo2ym7O0mtzyr
+GziAGLupGvnAlaDuH2dkxzqZBw1T2YmaOpFkiSPG2FRCspUg2srTWvbF2xgaGnH0iW+s8ucsdHn
J2oujuuTmVRo+5GLoTVy3UnY9VUzEJasMuRPC/rcrt9wGZCOWIOGKwU6PZX9gNXdP95IPJjdWDGb
UGRjYFcB6BeX5g4qHjkV1JZGPC82LXvTJp+RZtPNvLGiHc/dq3GWlSsCTJk79SzYuKhfXe5cN4No
mAkgg90/p2nczxIL8D8F/UoYgqHP14TfSagQxEGCG0aLDsZNg6jfwQXKQHF7yiZgCAKEHuAGSRZJ
EsuV/+ZkqnR9ryTthW0ppZWOsZij58NyT6TRIjXBjUU/h6DBJ4yYQGaBb6Mf32sJLxsqiFhPoUfZ
HoI9wh/iqMprT3MRWYWsUZc9nK7bmSV9UNHZSVeRPhD1qXldjGgmlMMb9pRnsKZs9LjcvpVaThGo
jqCdzaohBQAkyfdphrzAe57uUlER+my1L/KnW/BinwEwSlRqrbfXQQCwm4cJH0AbCuF5a3o6ajwg
GXtbB4jpEVzb+6zKaDfyZa8D1JVQX4fJqB9JZRnIMCA2hjsVzGFUkjo4OXeC9/SgrXJ/c5NTDc7+
Df8L8rXxKcwhXBoxoCjumTjMQWuh4vvyScZLCz9sSqBf8CZkGVUz6k/X3XdbxQERbvD/UWXYYAuP
w3U8bbhJ4k5r2jkW3+SEk5UlKjP9/FGTxoF6HlLXctIEWmxp+5sBmQ2X+cTXz64QVIErHV/tmaA2
3nQ/QXxTvrdppkBX0r2uxlBkOjywTOpa8hxb41UUvXu0SthfBIC50zdSkNAaVQmW5lOYjj60zyu3
U7Bp2Iuw3088fs34ywoUyQnyitsvIPBdCkZyAhNxbLUsTjWiTD6GXe+g2YaElb8f1lv4pVY28ofd
8MYn4Jv90x5a3lJoG+Edj9JhSLZC/AHIm35hpNpx42SsPwqpbSFc8Abh4cx5KmViItSBXn9hWquF
q30YjljMjK3u74VQ2ZhFvnCwaBOS+dMxjxGwiidXZLbySxl2qvSnbvA83vUgAeQsEe2l8DGewx6z
nxdWdAX/Csu9lDQ7QXnSMQsPGUSwnD1d4jhMjeMwCKNmJNhybuVZSxoJjE0wWlIbxTcWCKAR/RUL
82dVekZdqNhZIEFYiphfWTr19+oIT5ks2CZQj9OjObHZvNB2D9aYekoL4XYiNU7UQodVnl+pkDVe
vrnMDgYGvniILlE/mLUUlhprDBtlXLyGKEIE53VHXOUF3JWVNiJV/F7umGfk+XONATrDu5X3xdBT
MyE5xxXe2h8JZU8aX6P0O2OhsU3VFcvKmgbhtlGneM596R6phDqmaHvFkcrF375mXWWYcwAWeTSH
0VHNVa8KwXMHWGcds5qaoaf9saS6iyarxqGxPIPlFn9Ntlx8UCfhxHhpnuWfAH8F++iOzFofDI5Q
j8UsO6YEUq5YLhVq3WilmSFqciYv59BX0y/35rEm7T1Gd3ztk0T0j7B/G4ycxKFva2p5QrFqcIki
EzTmBOyhN2QGE6aA4x+648UppN1FZYXBeJgEurWZdnBPda9bp4FzVzHM9XQjN3muG62d8kPd7ERf
yHF11mF+1s7y1T0499VQ29cAO920Zr1N/eHyT0PtRch50+S3ptUBbmNzrscCqwfdzOY5mYTYN53a
sZfzQVgDBPT+llPmwRIFYq1jCqw66puIwVuO1t5iYepbJfgSWlj5lqbpP45KZYSzeYiYvvZm7g04
OI+vhfN15rJpeSNaOA8G0j1cwto3liQXkIyMjhFMNW4gKFVBgg8HuHUjD2ssyYfPx5UeZoVZLCir
CJLBfufGLiVLKX1ec4sNcRrNtYVd5Vir1SAopS9zUEWxAYYTdYFINbGnSc7CJ3c8+U16o4QPIlEz
9XFlwdBleMaIU25ERkJhLfRbiptaEz/IAWgB7kv2Yu+u7jcKeq9h16Vb9O9YxAouXBPyw/mRHCE5
Cyvmd5E0/gCy8OoFDb1BeS7Gw0ISjqLZi3dMNVDjWOryUyxFE9JEl+Si9xDhWZZcd29JdSFx+eTb
3SkGjZMwq1OSzhLeRuDY/0GpsHEQSlEzgRa/gs1TzEm+vpdxFD/oit/oO5xNSqz67QElYWp6vBKq
OA0uJf28Lj/gu+64fy6KCIjmK4rC+lSub1BWoKhDcwDD7TROdmyVjRZsJpOBGsjKEXpEpxPU5cl2
NGhFgYUiQMDjs64YWiX5+FEIDm/oGpqX+9kdz2BXHhH+btmi9PJbJeINbrQCJbkOU2F2ZGhH2N18
RZtHXzS9osvbpdESkChuXLzuRT0YgQWoujw8vnWxilgDGzJB9dfSBOHGyyvgdmcOzVORGhTRtsG/
IXXZswjCAoWxYhxeGl1MVS2AU3gGUFQVQStiVb3xDI9SYqpHJ+8GffMzCoy0ueFvkkusbWJRAfaV
5GrgmlylZx8QDrNCYaPUQ91ViX4iTVvLnkCHZrayU4G0y5y5xoEPTC3u4m/vGFD7BG6mmasgtwc9
kzgAKd1cK7xtVH7Ic9W8tI7S0KZI6NTFMa9810it6oKwGG/jl/+AkWX+gbxaWicZ9TqVRVlsBKI0
MZ7It6nMjdLQsEXo5fK+yeAAMDS73D65N2UC7O3XpXJNLplHXd8Z9zAk8Lx+b18htJHpY9XYljg/
HQpWqsG/c87f74iNPMcGPiIWREuXHTxFiMEQW2N1PQxoSvbkqOJv3zMUDWo413GFuYBpoF8vWu2L
aMyGZGI95UaYTnPSJK4vjdfv8jL/H3kaDiopJsGOu18gmhEmUu96m564TNxCcMW1uNfKKojj0ZTj
G8E7/4S7PBUKmmT61H+3QnxyKnvRGi5MSzCyyGI8Pb+zwSxjI38KNmzhX/E188WeHTkF2s6l479v
8rEZ4CsDEVkTycKSWNOUDm03XunHNgpthxNhPGhenMvpL7vut4OLfoTbfh7Go31S5nlU8M2OjE9M
Jk/JRr+tqbe8vLuppJR0j9CMFXcUPaCC2l3HPWAztSyazv84jgf/b1I3WrgaI05WxuYPlUNmaldu
nhUYwCJalsZcsRNqjTxQ9O60TqcAvpxKCbITV8sDgYrrJ2fpyNrQfZgCynSrwUlklNpdBULy3fGD
v+uYKle2yYY9riP/uEV7VK8tyRFM7c+YTq1pJ8rLJ0wUQeUufLNeF7NjpA67dIrSffaFftoz4W5f
lcyJPKo3tBXdYS1HSWFh4iF82AP3E940iL844gG6DDHCo/8/G4S4Tro3AEMWR/lkx6zN4lG/nkF/
LN6LjREQdPbNrZcQY7fC2Y9kOfj/qu8Zs7N7TarQMPc7tBQcm0joNxnc5pthTBLHwKlMgzGBcNkq
7UNA3j2+JAmHpiMQGHg7M0SmBw1Bjy59FiVawT9K06oCB5Cxf1a6wKoUFVDjyeNFm3kd1NDQqJOI
Ki01gaICw1+o8lnp0DEoZRe9HBORijfwAEJT1tsE120M+BOMBVwifzBlYUoH8bX4OjGHSA1XHMiF
LU1nkXVnbswlU3wvKHsJ9cC5hEwUGTQru3njNDPG7Kir11SQPft5iOqOZQrCxibVEBRYDF8iAVU6
/NwlHRhtpDc92jPllHQIB3Fqwo3eaMvbWb2PVq7p7if0g9Ew5QXo+pQvSycrCJwaA7USJbnhmUVh
4fjHXQrrmva+xLzvk0Fz9Fgt7eop9umalYxVv5Su67GojKZPKS2zBRT6Q6ZE7FYOWeTRJ86lCHQ6
6OSoUTx87QyFpKqQsRhrndT+srVMlv8Oma097BXjjyM37sqtU+LmiAwd7ttb6xmqdQ/SpKowJucO
Co+PoghsiTim4aqtnXA/Fc38rIIp3LKgxlp3du7WBXgZchA//yA99qLBXLGtPEKpYgKIiwKiAR0X
/A9i1eNMm3LqplICbwRgvdFWvL63wOfgPQteEp8sWCtdxwLr54E4+v3WViRgV1GH3SONuaDDIMTm
FBNbwQkz61USCZNnRVvqMCC/ajGJ/6GQYSrjR3vBT3f8TZlKydw04gsaDf0WmG43N6VikHLhf/dP
1fQIexGn3ou3jIvCFajCHtJ5UWZAOQzZy0noK5V1wTTy3aYNfif8mMx6RApCwG3pHtH368Fn8LpC
Ffo6OW0uEmklSZsrawIgVZpJI+2fj2qZUQ3c+BUcSH1eofah1Uo89jln/0Qk04dAR5V/JyULGBdo
xlBQhdHGIOCfXSyA/Ug4dKILp+43AHbvLIVQp/T4O6rWJD/U0yEf/fiTmpdPhY145NjRcht3vS2S
kTA271SjKitHbb2SPKqBpRM+y8JDEegmb8rWtJCxFZOj6j+s0BQg86Z68E1VOYFZ/evK3V31wrHX
sRDttmiYguT1gdIkcGHHABNODeMyiOZxLL6tikWbVeNWO6HNBZOs84ZzDaDSPagnnPKnOj2nm2RK
/lzz3xFpN8VJBsV78nAfxXLPdyUFq06Lk7C73h4cQBactViwEynTcJW22BNBgp6powUNl1oLvKjt
w5tf83bWuQBBMICkzVf0B//5NkebrE277Vp/1N6t0ExX4ORALhAoQcxGhArw7OB8ZTETfVKGkgwA
HZ8en0Q33TPm5/aq8Wufs9ZWstPwU4CtDJi2W9TLyiTZIPB4Y74rHbGUACUL3fw7zOZ2Y503wcwZ
p6chooGUa0m6hhkPdRplWBY465QNSJda5cjhbAstBfFCUQVi8XXDsIjtlNGcrLtnASdrV8QP3vnS
vsSHsjH4vbVVyy/o6ZDqWT30WwolC9jrKy2lS6kVVC3ePeMYdivL2R9MugYdxUwWxz4/s/T9csUU
6d8uzSSicmyxUf0N5XcAm+qN8rHLPY5JNpAGBcLoYrtnq++f26x9wcE6zzaQekfkUYMo39mOnM1J
fT62V36Ux28DXIDlO9XrKSzuB/n3nI8ijmFCJ586ecaizGZnFyZKKYKBwgSwVaBgY2Bc/vTkn+7f
hy6VipL8nAV9gnL0sJKYqNnPnXwhR/JraV8lVmzklQyqH0pRMVLJ0qFr/S9UYnB+icEzekvU2EvH
vzsbjhRHdfv4s5nRgDMMMR+Tr0bp1TG4W74M6zM2f16RIhtURdsJCy5J3BSOjhVrQ7qezKXpPtNK
IN+zMIdJtYdmOKwUzzMYG7j9wfT7YIAmsBKaQs9FNxdWQ1IGGqV2EB7q+e7wtNP8BtsdcXDzwybl
usl3fqq/UNdzUyVLgKvoJeuksJ1KSeTvI1kuDL3wz7ZfyygFTz/UGtXGEnor5/vHapd0vWW+eHG+
6F9Humf1pXCcArLJV+Zd8m14hWN/nrGj5JxfiRzboKR6yBoUtChAKtSVUjxaqYaDzSxnnfYQ8dEb
JgBDMxixpxIdkthJdsSwd69MDyhMAeYBpd0NVCtLhpiHbpub1mUX0ovPr4s2J/LmjamrjklxLltP
8t2NVWX57+lwhPNsC6Vc7X4rVmnJRE/1BrbX9PvCtkI2zqTR8Cl9mib+/8hEsWmFEHW+YgtJ5kF1
qsEZb9XICJpdl/y2rDjH2hBufGuYcQ21gU6Q9Ey5df81NZc3vi3LwQSvaOGytfxBA/t0ykJl9yLl
iUne5Il9YFn9oYAcBI02nXUW0mltWWjy4Egdeul6wNA0/2i6y7mbDrSBn5spUoKRVNRXHkI4oyry
1irL/7xG3qmo/KsWLCywjmjkirKeQuIueaOHi3Gq1OV8AgMSB84YmeEFYSgC144YGSe/vRZBwGtV
0u8kkposyeJUZZ1dmEvUzQnIFtflOSNdtloamQ4oX2FJKZPALrYsvx7vETjK3i1HmLrEA/vtgTh/
YS54wfIdH/wfSA4CGgJpE48YiIK5PZ599wCgkKKAe5SJMtxFAv6Deiw9yoDzklhVWG/snY8GohB8
xuuUPaMY3umo9hDGuIbeA5Km8wjdrOgzgG+KEP0wYSOHa0nVzyEJb0AyEvZT2KL60CXnALGYFcvS
15hNFpLb943tnKvg2aKuRI/RowL1q4hxwO/M+oDueJyR0cJ9HHH5z1BMtHn7IMrX55I5mj6tH+Ks
L/J8w/GRbUzfcliUQPt4bKydtcrJLupr2yGwK+hB0G7Roi/+5F9xnH9YbDCyUJ6zQKJ8gLqjaMbY
XYSjIv40W4ly4RQ1+fiauDUZe89c/nA9MDtMCaQ4z0NYmt1XZ6O8ttswqNNmZVhZyZqPW5woF/w6
ORmEjJpL5SZMdorrIwBvNkTomJyCQTiLYeHAdjIDzwJqr+tCWrUaaMf4RXAVIoWNUeYqdNeKE1ou
OmIbnp/C1guARoWnCVjiLcgw0VjayfbomOKKBv0U3zVHREvSdNpbjs7a+ZFkA06r1Y/+NQLyjLkG
D10kAyt29XXOXCxv1Kdfy9ILruVlsATE8YtXCvJINBjln8Ah8WWCiRTluAG91VSFB7bP2Wd7MBJz
Kww/nZXy82higK9+LahMkuTnEu8QeZBvWcBcgtZENG8ySkY+VXj/9mhPhd1pXxSCrkGyyxezpiPK
+TmvN5+ZDWVdQTqDuV9Ba4uRdby2c8ZYxE/cHpYOkuktAgfwaNCUxCXSNW3AyKfAvOgwKKm/nrd4
cz+6frfpcVQH/8CaicfP7SYjPI6Ki19MrOGW850RXrCT+GMF+8QApJCQyf1hqVecv0oRFFb+vGWP
cEZ1HOF/LeddWHMb113jwTnAuWpbRm9Optx+c8aj+3GhKcUxUFu44QG+6qgZCWcd0ddx1duP9NhW
pGGEizMuUiMtbIFlTiNQ2gg9plUxkwMNPIaLoPfd3Jb6LF6e6gFx3MJKLzqN+MMGcJjwx0o05iu7
u6EgJSEwXTQcLVj9LMht4S3TiaFUcS31Qo+GHzXB2GGltmuoG2CTScEZiCw5RotRoJM7SwHtWwVm
zgsqPVJeauukcVLCRZ9VgNoUuW9bU9PWSX+0FTYrGGfNvLvyX5Ed/RLF7ksWGdb0Tawfi5Kp3Pan
tvau/nsRWllGwbh15jQl7Y3j5nD8aS032Od1ACzWi9z6KkeFXZJ9wM9rM5HcxQz/c/CjQWMxuK2L
q3DcV0iFoOSyFkkEfz4YbKho7eG+6cKDDHXSUptnSYLHW3JGE64976U3rjG/YdX9YxaWs6NWxgKl
kauEjpfYm42Yr2jyih0NDGBQ0fSMd57jeKHzOA/YUgvmn8qXrVBSvidkwE/q1cx20zycXNStMPJn
NIX7UvJ+Iep1d/c1pIXaoG0bKQApswIEfkOd4oOCNoJe+Ggx91kltk3O6ovLHUGfZq4Vf7tjmeuf
2mBiFJF6W0BNJjqaMYGrVPwcVKoRdhQPmhs32PLgKWO/Y1qs4gJRA4gFMwzkmw7yj79R1Gti7vlS
mZRc6Kvhuq3xt6vpfHWDBazH5zJzzmOIWbwt7IQ1A3MmTwBGrRWudgbWqTsdenPNRt4+wVA8frN1
fQRqvlkw+uIRtX1lnDmlFM7ez5uIcy+ReeeJynA0zPoOIbbB0OxxCltA5janqxy0zLgI6ET5YmaD
b79NGgTe0Z16S3Git+8484M/rCAakULDYhc/IZHg9L/wP25uvOTvvlTKILL2jVPdwG1DHJxWw1RC
SR2YdD6AJL7kljZo9ptiQlH0bqseLzJYI4wMvsS/v0JUmcMj5lizX/jyO/V8YCA/HV4fQbdnAziC
Ij9YPwxF8N4vQuFNO0wpeB/yrBXH9IyIts4lNWPLSNpRsPfN8NpS3vUBYBsItQdz2y58UYQMUVws
7kyB0hlnKUnFyR9OIIL+7JGmO8FOsYHuDP3mjrsYZmjM/WM7Bc0fbHzH9dodBNIOyz2luC+Pc+Bj
2x0hnMCNZJRcxyeaEI/ITDLccsU/9Hg4vAHeksTGJ0zyNnKWURQq1e9LwzJbRH9Xv93223j7IfT0
is4CRTrXyA7UHoRk3wmFCgOq7hspFGxYuzIN5oCg8L7ZTU9OOwJ70MS0UGwB17FwijNL+gRQ56A0
v+lWipI+Xcuz5/HVfq6+qImXiZoDDr6LJq2Am+5MUimeb5jAjT+bWLoUsLRmULMLm9MvXjru5EEs
UGJ5Rm+8j5pFdX2IOT+EDp9k4tQqqaIx3x/LQyhL4HIcSrGHhwt8t6FDkUu6klGDiXtAgziF1NBJ
mWHmh4vYKSfoUCto1herb6QIBfpEbiDkhCLz5Lzu/Y1anuhun79CKYOLd+RH0yrp7tLQMz3eZLfd
lWeKilgpTX0dwIVzaad2WfPAoKv5rvp4G1FSKmV91EBJ/cvP2adonndZ9doO5KjKgYGRtuqDAgNP
LVgIGMHh4BwZJnXTzXA0as76bOofh/xUDSBlKNNK75n6ereCrsm6RXrtE+5P7EcTGZVmCDKuwmwB
B1lxtV4duEeT0vOOI9yiNkA+zsMkFDYM86Mk5shkk5h8G8mU/jcklEmFFgBpW11rnW8om16Wgz1y
wS99xROXS1I4qWdiYRAuo8PTSyHNM7JFPIW/iBhLVR9i24QMCr9YJNg9aMN5oq5BB6s3rL0Dt5bm
lyAZFw2kIY50mTe1q5CcVWorRi6GLDQ4wiuhD1EuKu26xW2ofUXb1zv1CNkbhTy9UIoo8/OxpLgj
SLe/WT+CLYyADr4trDz/wbV6v7OYd5VAfRyQnLfu5EG6w8gu4H4aZBvyyRtVshjVQFPKD2jtsq4U
cs/T+qdhMFUzrJ3awmKIkjci8oBN4YtMPeB1B/H3nik0cUSoQi0MlWsrcc4NapRCE8usCBhZSDVT
ns3uHV4E1wYTNsjfofA107ovNgXIs204GyNbAlCZae+LU8lSgU1/sgnhDauOwV2hJERtu1eVsWRx
lQV8gZCz3EMhtioOODIylASnt9TnU3XPJySGpFRQ6jtD3Am2xgk/K4nOKtM98MW8sF0YjcQd0VzH
UvGqFURcOLksgGxrUgqIhhhJr9GDn+idB1UG1aeGSAcMlRO9jq2ZCuWyTK7ezAIUdPAgTedyJfIE
6j9gSNlgHOhgmtKuIS06XBXp4MFtjLRs9USSGwJqdVzjQS4FHiYrikGwt5dqIoM2hft42/6GJUkt
eSMrdGZG3g0hCYk8r9/3QjOFEohT0wt36UaZDVn4jsXECiu9h7yIIK+Rjvx0GlpeYH1W0cBsdV6b
DkuR9kbWg5Mb9Xnhj/1Drqa9q1Kt+ORVKywlWA49vjD6fy8zTeQU4PQFoRWqKjCmMt0MEZvRVeiT
1ERrsvVkPEIOEX1uWN51iBkSQZssh62b68XOYC/GQNoCDMNBYRhFr0a1ig453hvXVfScpCjdaOi+
qw6IzMF+LxiicfrNgwasHUM9QXxPItGZOi0dm6z9gEHhmiXPDnjQ2WoXdzTxBeFnTjWQLZRm/Xfv
2LXcbdsDGYbY0qmx8mMGbFW+D5k7KZ8gfFunHEVrcT1yWWaFFUlXz8+OjZoJtDmrCMBsJZFxau4k
VvEmElHIqC1BI/JwnU0Y0kS4s1VprP6kMJoHGndg47tjuzEMCpTiIpHL4wYqi/55ss3bcByIyulv
ygf4ZTRZcrBaED6Oe3RniCrHnn2MReAWkdbAptY+Bw0WpXi63JCEx2SxytD0hiQbmXyot/2Gl8Sn
hozof6O66Rg9VfBSfOT+ga6saRG2X6pm58ihwodBKkm/QEenzIR06ZJBYUC8nl2tRpsQBVkchdmR
FMufkTcLcbyub6+3XAt27nnpE8F0kEopjt47F5Vq+MjmBJpMSgoZR08Kjho1sYFBwibCvWgdifgN
dKmRy87CYVQjMBuZkhdRzMPwJ21TCQqf3ic8ZgblcNQ9omELWbLQj74ys4QFBOTsc1LJcmTJVPBa
NCv4nSGkjU2HOH0+Wz7MEvYZd8fBOi+yPsINd/OB6LusOiUTFiqRYp+Zf+7o6sIHjr54HrfQAYKN
8aG73pOt7bGdvHg2x+SJXTDJCA6bQkYgAbMr2+2hx29x8i+3GKtshqqYbhd6n/2nLLuurbBJrcCO
k8P4ATAdPFm4xIqkgHnbVDv6OROzCZmdD4ja8VcwYxfOkwLWM+CEScvV7OQTDaEopFcPPdU1aakz
BLhT4WFW7+XRcxJDBkn5RZCwrraTyrflm5m9OSgbPrW6DbZwQofChHQpNB+zsjJnadXc4qj5nKlA
dTFGkRrycrzY0tZF+2OXK1o7wi1PS94YSY7AW70Wr33iUZ4FoNlgtKVPViRayecWPNCTRhbkC06N
Df4YrS+e1J8uAavwVAqTmBl1sw4ANU6117WMPjlHv3bHPCe7e3kwQUliwZc+jzU2oWIpLzvWSxdT
Jr6FSOQJAwrOD2WmWVSIpiSOb4YdmXg8nwZ+fg6Br+D8gRPxbkppqsYrByAUHwCe1k225P1X/yFT
pWca0g1MVP0WnN3wDLums+U3RcXI6idSGo+weBptE+J2RlGyRzJboDffNJj5wSkQQsb7kISfME+d
VeY/JfRPV03Z45QJIDM9YJvAnMxbIbj6O/lQWRv2PzyVeGBht65b+yQ0g5Yi30O/RTwxRHhQKFJQ
c+TWcIhEmQvFWRq3OWjoiCH9M1ezxIcvR77Q9qfHk1AgAb8K7AqSLA+QYxJsH4spW05XGg1ClV2E
+K3CqCc9aK9HFMaM/R2v1TFVdOBRIKJeHYkc6NegBnKzmZG+ZtnNw6uEdpwdHF0KO4/eIs2yMhxe
Rq2ZU33sAiab2ZjqWrIxSF6zuytJUM4gILsRSpBziGY54vgul/XBc+saLpxWZcYgu73xgEkJsBs+
0pidsmvRnUJFi/M55p87Il1mcv21woU30NjBzXiTHM7Km6ivH6AFka9DyYUqfUsao5kfTsZOHdtP
kezzqXi6UasJ6Qr3S9qkFkzg8I3wgQqREFIJwEwv9JLKXb+6X69xo/+wFh1Mo79FN+yUKw6Ko4Tc
0rjBQM1JgiByt+/QsLEQ2QcvM8dSwbtptRty78cIyS/wrxCAuUUpmOxXkgn+1tbGSRb8p4lwQJi0
Vz9sC9rw2AtDRHGjLGtXS9GpUkk41LLjytliS+aFqPza+3C83jTzTGyeO8xWl3uisW2zcEVlQUei
WkMRNT+9B02S1xq3pLC3z5d78h58336gvn7L0exipHEeVdCeKpcUwoaPVl3Kj97cvluqwue+UgUV
vHGypGKk4+tZjkLS+D2laVsqoqZmwyxwsrtuECf0gIY7EjScr4Q/jL1DxWbog0cI1+PHF5OT7Yli
+noPPMw5D+d0Tan/GVFHOsETgVl74QSUamFAtydQtCi6PmrAecedKPkDfJ0P6pDlpon9VtD4zFWW
pdp42VjH/zh+YGp/BLeLCDrQhJPYMs75iOS2iPtB6wi4NNUEOYGj6fh07qWqrc97185ECl/EjMmx
NQq4TD50JORtwiBty4ZB4zj7Vcev1+tVK0C41fYM9CkGgv+KXwuxlcyCXiOF467RaSPo7+eO6lVH
8HTZVU/w5Nt4vnBEzW41/wOWTZ9qUY4AyvYPR0LW14N18E019XoIVs2nJfLpUh+gjXA6iEu4c63c
CX97vgyHX82myz1O0NLZyLJL+aCPaxWlW78YjMSLvDj9Ph5j1G3+bVF9LDgBCOEI8L5WD4tRFzwc
sgXAhSbJYT5pMBI/INmBjYflJEgh31ZkDUJ0gFicWgVmZHCeYVjOzH593FCUiB8nfkfBABOrcX4W
qtywrkXdvR/1flRaxJi2xk2bv0qj8wSLa2l10C1gp6Lb+JXYag9uCOeUM+M75qgU/T6NWahLbi3j
MgNnuyRIUyGBUqyyqgv8GSWIwxp2KuJI67QZ5CRLVen8iPiyEk0eZNNHZjjcYG/NYXDkAPxqDBd+
YDu5Z6A4Nwt2/JBRybRXq8nubvWGoD0HG84vWX3iWIrNpN8lAaj39wr0DaNiVV1d0TyxKz/ImYnu
3mLwLrwjluaSH9y6BUE7ElYWgSXb2j17qAz75NE/Mdn5wm+icrXcl4MYbU1qY9GM8LYRMu0TwcgO
jVOcfbPBguHr7r0cENblYg/uPiGFGu0m+iDEmMPPY1UcpI93u7ukvInXByNSnpBupVIUUeg5mNf1
IdhLLXztM45gjZG5B/SgZeZvpqRZY+jQGumDbnp0jm3sreMJZZvm7Zj9XS1sauofSwUA8nUkUPqV
keeFAVVhGbKvP4UdT+aITh143DIRJWuIzw6avO8gu/Vf9zgqVMJfx85KF6XilOdfQG2HPkKm9uS2
242ge0K/ebOsWjmq200FL3LQtmHoOjq31Vp0MDOzmaRLwgeNXC0tTEu8hMNbvbfYrfHsvG7cdev9
PjqPt0TH0ygzhEMH7ukA/aVC4ey25yuP0b9+TneHPCn2UyPnZY4AV3xN8yLcf5tlLatvCu/5jxAU
bIwXumUsRQWu49I6/rp27WMZ96kQNbmVYXs3Wnno+P25lAK3DRBgfAiDRZYWcglp5KSQAG+KPPrb
8YEc7KIof9cTyBktPhvvf5PEAAUzMsU7DZHvW6KFoGm1+/lC8uT4qst0X+VQzIIjVx0tPAkgd1DT
/WoKncNKPsgdF3ieec5c9YEHAO01ye7AyCvFSUiqH6uzS936gaDdl6LCJnim1T0U8AcIYU4cn5Y2
D+FhERK10avQV3ziQVD60+NSSDlx+8hblU6zSnKQjW6yXFFL+Zu1YcMazmdzPls9agQY2bElFRRc
k4pA4c0pTAqRgOZZBNQdzIFvMUgT+P/bMJ4SRfNip7cYXBvGOxWQTuconNNFV3lCV00u2Saou0iw
CIghp8fUJFsjiLnSe6Qt5D6nUF/zPk7lJORuGR2iw8NoY5091sr4pPGtaia5kjr+dotD+WntYsMh
mukOCPkrRmpNUWu8E3iTCpxf10fnlAdjJZxzKFp71wWF/EfON6rEUBzB1J8n/iCEPwoSYVUzA0v+
cJz48oUEXYlil4/nOrekV7eJuNHPA1yLV2D9YOrQ98oSqhCzqOg6thcTo7yiPQPVwEQpnFoi+ARj
+dcWhdGFLn9EqrkoejdDrgLY6JhItcJAV7dQv/eGy3FQ/LlvoET30gLoqXOKTYU6kHCGhRQrDHxE
4Kt62/aaQnptgQyn3Co4Hdp4wZlHM3IHnkHcvAGfWbBdguLF99y9Gp5FrDjJms6zMM2RbE+Ko4W0
XUZXOrf6USUxI9hVjNPCFDMnl4nDv5ZhlBzoL5xWyQBVnWpsQJY2yudUvFriNtM9ZrYWph1uDnj4
QZeU+HpDTIFMSGa8z6ohMtweqiP4t24TFrQsBlZXeVE49APOlLkjBXf6BvdPO3xJlF2rmwQ3wBW7
Xgoe6cJK6ZR+5cWKonASfO8xWxGo3aNzBi+JqhH+FVWMp8Zv1o30T9leb60+EGBOaiyighi8PfGt
9a4x6TgOW/94OuaVrzriC28zAS4Hn5kcfpk1rbpgxUKXSzN/wtLG4TCvRqzQa7oBAq9jQ3DiSHYO
RPGzqOy0zqOjzsizevB2miETW39pkUULupuLNslG2guaDnJ4nULYLM/EaYG5KKKeh6N9V2ReFQY5
ld4QwXQs7fotUEUQaNY2Kg/ouqvg5FXk6oUo/LZafdNxgXjBTo4Q/RjZF4rDlJTMLyJlRxQTd+fX
m4jUypb8k3vGYA6W9gKFYInLbd7KF9edmy5LZecXqvRqwp3GjGUmk84qHPHafLlBlPTv56mIwwXv
MocQCB1Dg367tTjrX5OlOJ/YRGDh28Gn02s+Lm9mc2NADdtyjokFGgzdIV5I0MtZ7kWGaezbiVAo
65sBXsQyVfZ7LUKxWu7yiMCq3iGfN0LyLDStnnj/LOkOh2U6X81pCKOl53624M54Oi2vsrdaYwH9
jXiHTcE33LMBXfdvbo83CT3JNWbHjqeG6O+VfHsnnmHSWfAzaJXvckVmrDrZxTTuoDP2K2YS3J3Q
a39FzSSFIwJJSgKiGaeaA5M6J0n0FxFIw0icAtNs8vDzO0bNNd2YCPYaHIB66ADz4H7swyMyw1ve
WFWnwg92XsSS0a3Yn98Pw1OOsTGtKb/+LHmQfhCsdF9FbcC6kguxYkOVw0UsHCj+Hgun/hyMCIF0
rKuIa/8zNP61C9EGLZ3aRQM/tzP4ehF41fWySFycsOEk1teyjVJnlLeCWcyZF0ZOhuI75Kqk1XQ4
r8yJ2aAlWIzSf57APj4yClcA59bTQc/i6YEnoA0O8gnGn3rjDMv2Y0WjHaTIoykZionNErIuUetZ
1xcyofiNYDrziB9jL6SKitvIDaMiLy6MuiMmfv5GEImTSOH9HtzFmUGj5gWPMss3U5IhTnXiTABC
JqHhppBEeXoAfVWLaeOLAH8uDpp9A+cAZup2PLv1fow52LgAU+MJfleys6Dt6wkSAOU5SuijFYbA
ALq7n3PrqY370FCsKcucCvGuz3s9lRjW58emOW1TCv9Xguk0N02hinfydOvfiTwTxGfzZWAuvlxR
2e9oWfYSvvFh54NMmyaQjsWBMHgiEz4RbFFVPydRavvDjIXS3aYiAcUbbRoffNbI45ML+l0GTfri
XR0RDw4r5cjgIy8bbx6t5IZuy7Lt4cxSyOK3i8ONkm6tCmVEQl2P7Zlhw4Iz9gVI4xKXdA41svlA
8J7YDu5C3fAUBtMc3LBdGS5QnpRBMd6vnz1yOUQKwg6/T4URQ5Hz01XeHS1pSVmMIj0GZc+ykn1N
ItIUhm5agfrr79T4A7n4ZedNDr7S89mkXvO7qpmk4eTgK1F5OFdCrlWD4gYE0jelsFr2dppjloT+
T1uNk5X5HWOWXAvijbjfsvJ4zEtlXV9aOIvx0taWkJiOaCflqwGO751NQXu/XytlJctaQ+04Nre+
MoZhodS1hx0Uyax4tXMgVnk6OAsRWt5Bd7zKBxhXB4ud2+J7fZtjglj64mvfTOg4t8cAt2LWbC+F
GOwAh4g0saQlY0+KLf0LkwaDI+1v/MSo6KwyZt72Qdq0w3M2pLXVfkyVOoTINCGGqm9p1NRjBLJL
W+7MKAP0gHZLNBYVW7UrFMOVye7CpuR0ykw+rYdUSrQetCYrqkNBFLrLGElEBLoQROKXa+Nn6Iyr
JeV5R5Ds26kQL8Rj2K8la1GNSlBvJ7WHbJg1eaBAATrowHJYFelIlT/3nVGWshb5xUTsqD8ngZDB
5Wb9TqyBbKDJ5fpJZ72ML6OGp5lQgySfdoNNd5pqdWGvgJ7sntt9TsANPujIFwmtPMTAGHFublK+
wBU0Ydaxd+wH35SdI3uoNvcCpLM5gObJfCb1Gaxx8D/lUMBmzCD0gisaQT01ru/TiCVBN/1DGn7n
P93NTF3iRxLfB37GM+VdZ2sWSWeFAVbooPbecyTVOk3RWEtJ0aL+OARUcTyrghT3MB03OOcw9fLQ
cssaKJ3tUzl+ZuQWPvFD1WYoFaXmRquZCmaz9nlOkzX9PuvHlFNH+maGpuRYMk9/8retO6nd96sS
wkdX+/ZwG12DUnVGYnomfaqg+CX+J8IzmYC9pgi3dyZwfzldpRAO18hHUnXNIC4DJaVdrry1jTrz
fh7gclnoO1z9tIOoGVogJMVbFZ0fRZsCos5F5ORjtHDmBqBGPYrwOAAVW+3766NRyB7gtRg6WJZ6
ljIICSLFRLgTQE4ZWOYKeRdvA355iJFZ9ZmTIX2SOyoL8kQ/p/HECLKXchE3AmoE6KTrr2ygEs5h
e00oE6Bt3NOo9BZjPJtzrN1sqvtm5Nk8a4yWrtfFxqSNpIXcRCh1iZrG+ZWG0F056urYbVX5LScp
+C7IB6Xsi5d3weCEEglmn7rRt+5CFoY3TOJtAXNhOs/D/3dXmbnul3QZ2y81q/qO4jY6i7a+nOH1
rRD7tUxzTsxtqsXIRVduaeZLdEf3RYNvIi/oRW/SOm2SRzuszfSBRqaJd/WkeH1/P9nzN/Jc+esB
qGCGnWeWSyhXA6AdHGOQN5a1iqa/Zfca+NRQbk/ztqUcHCVeiOkNx3Qi86RzcUWFv5iHG7fGtdCE
gxwsfd4gfylPyjScX9izkdOMAjBAImX7AUBOoEcWWl5ZnNDCrU30CHDV/EVfYcHCnCRx0RJCOyr+
CdmULGjCW+ryXM8Xn1dMMI31eWPYD9WMRqNFOb4e+JWA2jrsvWsxaP8pLqjkcgjpXaXJbuKkRGy4
DqRY2SC3k41VXcBCv5+7jRsnM36PeZAGDiB2JB0iGf5RCL2aj5aM71aDxcxbk7Ny0xalzZPAC8Dg
JyojHFBx/L9QkMaiE9ypPkOIVFsg4wDLwE89HbKQdfJcMVeNCnigtRoF9NTpvQFqBJxTO1eUzdkG
Pd2Fi9gk0rsOOtRcHLBB+GzQJ1G74Z8krB9bWGz4EW1FvCE/0t92xOC6PNvt3BWDL+nd8eJFts4A
bXrF0UaaemqncL+KnnSGgzAP+fbfA0KpsD0WqtZbiGm77K/V5jPWhUZAjo6D+Rj0jSxU3XqEF3EQ
MHa40cRNnA4osyAJuVC6W0+2D9g4Vh2E7bCZqGud+TaBHUVwRNeN4W/9qucKg0ZMQCG/mW5w+MUx
2ZTQgi9eK+U8rvNnFX3esdN60DoaL4Lr0VcBiExIa5CcIvH/L119FGMkoRyHnD6Jo46NAdKdj7ZL
b3tc3PLL6pJB9oupwktE1h+oCuB38MgvZckYmLVodMxP4jKN9euJo1QrgHIx7kWM1e1L3qR8lfQA
ihyROPPUZofz+9XuQzcZj6ROuAGp2Y0kp0DKBlT48N2i9M4j5SkZiziMRi5nvov2rKwNS+eaAJAy
JvoLJXLgX0N1SgF4YQGueyIG2/wp8Nr2VhVyP0gwvZec/9FLw80YL5ynSW4rxKdj3r9LQhbC2nNm
pDXP8jLq+r0+L9OQ1nMNYZMuFt0YYwh6ZSUWpt/uT/BeH0ETOwNSVTNEMNWnKyIaE3Q0jDBWDx3I
Wzw3HNgcNABcGOQ2AKTvOPpEvLXKHfh363nn+d92spbmen2raZI4ldKSSwoWIdZT9MfWclJlDQUZ
zZq5hriy063+cK+wlhgH5CkVXtHMthZwpdLfFeAF7cO+M8sNHypXDgJRCkaglWtO5whP1DO5ditb
aLyj2dzYUNim3ZGXhkNQmbbrSzATVHboVeLgzR5ymFusE6qNVAlz0I/1UCYGVmt3oReK4UGkkzER
Y9i87fZViAlQ55Zaa+Tt6grWaAHk4C57C33lRtD5m7PNwj7OEEhidij9rgbZqEjEEtsEi11AVQfh
D0eaRPD8nU6Ak7Io+CdULehsWu5s7XlC07wL5A8S4CuoM3+S7pWmNq8AUUQwIJxCa/qJC4iADu+l
DS/R3+hubna9/0XWEYwoNEj81gmmXk3Ie4VExC55Jx+GNI2qL+xGztmNmZm0FP7oZtzPFqLSM1gm
MAYCp3hxVT4yRiw627S4ibJl+vrTFosNk4U+ag9PtwzTPsBoOYWr1hKoTj3H8EJ3wqZ5hKS3HNcu
Pn2JTtpYRhV4SmNm2/eDAze/5bfBy7Yc7UKfr2HyenG9lLtvHlgValHyYITlcE74Aoql7pgKpkLn
7qpuxVdUysKjsvrr/9UxqoRQY5i5uM9q7h+QrJNo6MvfFX5kU9fIHMnUKba8/qRmpBrvMBg+sTLm
SOBRemnOgdeCbIz9nlwGH6p9csmzznPu8KP1GHsEXD+0KQYTrdxhscaVKWpoW0hIWhyxrHdUdbtu
iTC1O1FK8k616U0vinPhN6uoYZcGifbpa4YNJKF9653+1d9VTjHWCKoclKzkwoqzoRFLGbUnCFyY
+MVrkLTGPCNxa8fawsiQyNvGYhLHOnQi/ohUj6+4lnxSJ18I4iR5EWjsecSIJAOrHII5Hv93YKvs
KhePxyerw0q9oWDyiRQut4+ScUHpfQh9gwc9roOn+3ZETOSZrf78hIsXsnURwoTpix6POWLBSnZP
4g0CmVdz8zsDbp6BhLIAvw4nCsylj/bFG8sFTdOHjl0ErzKQr78hMAjPrfqpZitd4Y0KiAB5rHIe
Y6qte2vbg2yIikkOJJ6GcfFTabq1u0sCfnDK8413fRGuTNv36xJO528ki2HzsuNjHhWUzuVyFU3g
ddTMyUGzRiQ66sjTSZkwfSr78Ck0TyoYOnf1TRh944HA/rN8M1qZVKYtQv3kvL6NE8uBbpSR2o8L
VJblusAhzmmbeFFPx5iImv51W24nqRw4FhvrKSRpxoz292cDJtUsFeC8eFVhJMJmcaTYEqrUJvzd
gw/2Bes8NoP5JfEASjqm0q3sGxgWyOlkweRpFjFFNI4wQtECR2aNJrn92Fhg4NiZVjnT6W9Wqlqv
CB/tRBk4/6XyIMRVDCFmjBPYO/dnUZBpOyRy5dYl6tGf2EwAxJ1ui/tnuo9c5stbnvUEPki7YFuw
60z4B1qLP00EZKvrtGyl9VLSlN+ic32ZgVDWYaoLqexkONlQMw2JceSlGJBp+hSBW3mpbVbsBv8D
gxcbsdhnxx0tAO0UVs0OevHw/6AxUU1xFIDPtx04Yu38NExevia6cDlqkAkTmoKBlMkamQIbkvx4
MTvwq6/Jw4C1y9NbJfWUt/n+tTwPcpEEjl17TzHF0+gvd6B1YYB53rhzixlW9ZWqgu7zLkrgMVql
IGVotMvIuDCWrlPbwNHNqlCvgK4nnOH1umHN4Kr6OK/hafiql/3gCFbGi/hmdgsOSSEKL/66B3ju
pLGst/90XU+NlCmraL3YOBlIkP+fdU3AoO/GAwnwx6yTA8bs+UjGS571SnJCys5RZgoXIMTsiHIH
5yBNlurMTZ8bY19tXv4mdUZXHZmqQhzX8UsB14RP2hN6FQrwCPIIxaMSVBUlVMVo6oz6rw9cMf87
noO29+k5lsh8Ggl8KqgWXG9PQhqrL2hzRgQaDYJkSlcdex8Ml4gx8o+WMnHEVIjfNQcpSVFPiKj6
vL98Ey71KZDlJmj8SfGSV1IjrUF4H8gK8eXZ/+d5pwKMUqDh4U34zfe+nSFSR2Sq1ioHFjBHuT4=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
