

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3'
================================================================
* Date:           Mon Oct 20 14:44:32 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_346_2_VITIS_LOOP_348_3  |       90|       90|        11|          1|          1|    81|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     304|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     268|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     268|     458|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln346_1_fu_192_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln346_fu_201_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln348_1_fu_295_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln348_2_fu_241_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln348_fu_180_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln350_1_fu_279_p2      |         +|   0|  0|  63|          63|          63|
    |add_ln350_2_fu_269_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln350_4_fu_319_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln350_5_fu_340_p2      |         +|   0|  0|  17|          13|          13|
    |add_ln350_6_fu_349_p2      |         +|   0|  0|  17|          13|          13|
    |add_ln350_fu_263_p2        |         +|   0|  0|  63|          63|          63|
    |icmp_ln346_fu_186_p2       |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln348_fu_207_p2       |      icmp|   0|  0|  12|           4|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln346_1_fu_225_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln346_2_fu_247_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln346_fu_213_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 304|         216|         214|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_kx_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_ky_1                 |   9|          2|    4|          8|
    |gmem_w1_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_w1_blk_n_R                       |   9|          2|    1|          2|
    |indvar_flatten_fu_92                  |   9|          2|    7|         14|
    |kx_fu_84                              |   9|          2|    4|          8|
    |ky_fu_88                              |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   34|         68|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |gmem_w1_addr_read_reg_410         |  32|   0|   32|          0|
    |gmem_w1_addr_reg_404              |  64|   0|   64|          0|
    |indvar_flatten_fu_92              |   7|   0|    7|          0|
    |kx_fu_84                          |   4|   0|    4|          0|
    |ky_fu_88                          |   4|   0|    4|          0|
    |select_ln346_1_reg_399            |   4|   0|    4|          0|
    |select_ln346_reg_394              |   4|   0|    4|          0|
    |select_ln346_1_reg_399            |  64|  32|    4|          0|
    |select_ln346_reg_394              |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 268|  64|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3|  return value|
|m_axi_gmem_w1_AWVALID   |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWREADY   |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWADDR    |  out|   64|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWID      |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWLEN     |  out|   32|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWSIZE    |  out|    3|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWBURST   |  out|    2|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWLOCK    |  out|    2|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWCACHE   |  out|    4|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWPROT    |  out|    3|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWQOS     |  out|    4|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWREGION  |  out|    4|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_AWUSER    |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_WVALID    |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_WREADY    |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_WDATA     |  out|   32|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_WSTRB     |  out|    4|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_WLAST     |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_WID       |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_WUSER     |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARVALID   |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARREADY   |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARADDR    |  out|   64|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARID      |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARLEN     |  out|   32|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARSIZE    |  out|    3|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARBURST   |  out|    2|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARLOCK    |  out|    2|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARCACHE   |  out|    4|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARPROT    |  out|    3|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARQOS     |  out|    4|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARREGION  |  out|    4|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_ARUSER    |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_RVALID    |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_RREADY    |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_RDATA     |   in|   32|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_RLAST     |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_RID       |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_RFIFONUM  |   in|    9|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_RUSER     |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_RRESP     |   in|    2|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_BVALID    |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_BREADY    |  out|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_BRESP     |   in|    2|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_BID       |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|m_axi_gmem_w1_BUSER     |   in|    1|       m_axi|                                           gmem_w1|       pointer|
|add_ln350_3             |   in|   11|     ap_none|                                       add_ln350_3|        scalar|
|sext_ln344              |   in|   62|     ap_none|                                        sext_ln344|        scalar|
|zext_ln344_3            |   in|   13|     ap_none|                                      zext_ln344_3|        scalar|
|w1_loc_address0         |  out|   13|   ap_memory|                                            w1_loc|         array|
|w1_loc_ce0              |  out|    1|   ap_memory|                                            w1_loc|         array|
|w1_loc_we0              |  out|    1|   ap_memory|                                            w1_loc|         array|
|w1_loc_d0               |  out|   32|   ap_memory|                                            w1_loc|         array|
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+

