<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › 8xx_immap.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>8xx_immap.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * MPC8xx Internal Memory Map</span>
<span class="cm"> * Copyright (c) 1997 Dan Malek (dmalek@jlc.net)</span>
<span class="cm"> *</span>
<span class="cm"> * The I/O on the MPC860 is comprised of blocks of special registers</span>
<span class="cm"> * and the dual port ram for the Communication Processor Module.</span>
<span class="cm"> * Within this space are functional units such as the SIU, memory</span>
<span class="cm"> * controller, system timers, and other control functions.  It is</span>
<span class="cm"> * a combination that I found difficult to separate into logical</span>
<span class="cm"> * functional files.....but anyone else is welcome to try.  -- Dan</span>
<span class="cm"> */</span>
<span class="cp">#ifdef __KERNEL__</span>
<span class="cp">#ifndef __IMMAP_8XX__</span>
<span class="cp">#define __IMMAP_8XX__</span>

<span class="cm">/* System configuration registers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span>	<span class="k">struct</span> <span class="n">sys_conf</span> <span class="p">{</span>
	<span class="n">uint</span>	<span class="n">sc_siumcr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sc_sypcr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sc_swt</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">sc_swsr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sc_sipend</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sc_simask</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sc_siel</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sc_sivec</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sc_tesr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mh">0xc</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">sc_sdcr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">[</span><span class="mh">0x4c</span><span class="p">];</span>
<span class="p">}</span> <span class="n">sysconf8xx_t</span><span class="p">;</span>

<span class="cm">/* PCMCIA configuration registers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">pcmcia_conf</span> <span class="p">{</span>
	<span class="n">uint</span>	<span class="n">pcmc_pbr0</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_por0</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_pbr1</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_por1</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_pbr2</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_por2</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_pbr3</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_por3</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_pbr4</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_por4</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_pbr5</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_por5</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_pbr6</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_por6</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_pbr7</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_por7</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mh">0x20</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">pcmc_pgcra</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_pgcrb</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">pcmc_pscr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">pcmc_pipr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">pcmc_per</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">}</span> <span class="n">pcmconf8xx_t</span><span class="p">;</span>

<span class="cm">/* Memory controller registers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span>	<span class="n">mem_ctlr</span> <span class="p">{</span>
	<span class="n">uint</span>	<span class="n">memc_br0</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_or0</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_br1</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_or1</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_br2</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_or2</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_br3</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_or3</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_br4</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_or4</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_br5</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_or5</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_br6</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_or6</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_br7</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_or7</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mh">0x24</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">memc_mar</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_mcr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">memc_mamr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_mbmr</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">memc_mstat</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">memc_mptpr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">memc_mdr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">[</span><span class="mh">0x80</span><span class="p">];</span>
<span class="p">}</span> <span class="n">memctl8xx_t</span><span class="p">;</span>

<span class="cm">/*-----------------------------------------------------------------------</span>
<span class="cm"> * BR - Memory Controller: Base Register					16-9</span>
<span class="cm"> */</span>
<span class="cp">#define BR_BA_MSK	0xffff8000	</span><span class="cm">/* Base Address Mask			*/</span><span class="cp"></span>
<span class="cp">#define BR_AT_MSK	0x00007000	</span><span class="cm">/* Address Type Mask			*/</span><span class="cp"></span>
<span class="cp">#define BR_PS_MSK	0x00000c00	</span><span class="cm">/* Port Size Mask			*/</span><span class="cp"></span>
<span class="cp">#define BR_PS_32	0x00000000	</span><span class="cm">/* 32 bit port size			*/</span><span class="cp"></span>
<span class="cp">#define BR_PS_16	0x00000800	</span><span class="cm">/* 16 bit port size			*/</span><span class="cp"></span>
<span class="cp">#define BR_PS_8		0x00000400	</span><span class="cm">/*  8 bit port size			*/</span><span class="cp"></span>
<span class="cp">#define BR_PARE		0x00000200	</span><span class="cm">/* Parity Enable			*/</span><span class="cp"></span>
<span class="cp">#define BR_WP		0x00000100	</span><span class="cm">/* Write Protect			*/</span><span class="cp"></span>
<span class="cp">#define BR_MS_MSK	0x000000c0	</span><span class="cm">/* Machine Select Mask			*/</span><span class="cp"></span>
<span class="cp">#define BR_MS_GPCM	0x00000000	</span><span class="cm">/* G.P.C.M. Machine Select		*/</span><span class="cp"></span>
<span class="cp">#define BR_MS_UPMA	0x00000080	</span><span class="cm">/* U.P.M.A Machine Select		*/</span><span class="cp"></span>
<span class="cp">#define BR_MS_UPMB	0x000000c0	</span><span class="cm">/* U.P.M.B Machine Select		*/</span><span class="cp"></span>
<span class="cp">#define BR_V		0x00000001	</span><span class="cm">/* Bank Valid				*/</span><span class="cp"></span>

<span class="cm">/*-----------------------------------------------------------------------</span>
<span class="cm"> * OR - Memory Controller: Option Register				16-11</span>
<span class="cm"> */</span>
<span class="cp">#define OR_AM_MSK	0xffff8000	</span><span class="cm">/* Address Mask Mask			*/</span><span class="cp"></span>
<span class="cp">#define OR_ATM_MSK	0x00007000	</span><span class="cm">/* Address Type Mask Mask		*/</span><span class="cp"></span>
<span class="cp">#define OR_CSNT_SAM	0x00000800	</span><span class="cm">/* Chip Select Negation Time/ Start	*/</span><span class="cp"></span>
					<span class="cm">/* Address Multiplex			*/</span>
<span class="cp">#define OR_ACS_MSK	0x00000600	</span><span class="cm">/* Address to Chip Select Setup mask	*/</span><span class="cp"></span>
<span class="cp">#define OR_ACS_DIV1	0x00000000	</span><span class="cm">/* CS is output at the same time	*/</span><span class="cp"></span>
<span class="cp">#define OR_ACS_DIV4	0x00000400	</span><span class="cm">/* CS is output 1/4 a clock later	*/</span><span class="cp"></span>
<span class="cp">#define OR_ACS_DIV2	0x00000600	</span><span class="cm">/* CS is output 1/2 a clock later	*/</span><span class="cp"></span>
<span class="cp">#define OR_G5LA		0x00000400	</span><span class="cm">/* Output #GPL5 on #GPL_A5		*/</span><span class="cp"></span>
<span class="cp">#define OR_G5LS		0x00000200	</span><span class="cm">/* Drive #GPL high on falling edge of...*/</span><span class="cp"></span>
<span class="cp">#define OR_BI		0x00000100	</span><span class="cm">/* Burst inhibit			*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_MSK	0x000000f0	</span><span class="cm">/* Cycle Length in Clocks		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_0_CLK	0x00000000	</span><span class="cm">/* 0 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_1_CLK	0x00000010	</span><span class="cm">/* 1 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_2_CLK	0x00000020	</span><span class="cm">/* 2 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_3_CLK	0x00000030	</span><span class="cm">/* 3 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_4_CLK	0x00000040	</span><span class="cm">/* 4 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_5_CLK	0x00000050	</span><span class="cm">/* 5 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_6_CLK	0x00000060	</span><span class="cm">/* 6 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_7_CLK	0x00000070	</span><span class="cm">/* 7 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_8_CLK	0x00000080	</span><span class="cm">/* 8 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_9_CLK	0x00000090	</span><span class="cm">/* 9 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_10_CLK	0x000000a0	</span><span class="cm">/* 10 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_11_CLK	0x000000b0	</span><span class="cm">/* 11 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_12_CLK	0x000000c0	</span><span class="cm">/* 12 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_13_CLK	0x000000d0	</span><span class="cm">/* 13 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_14_CLK	0x000000e0	</span><span class="cm">/* 14 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SCY_15_CLK	0x000000f0	</span><span class="cm">/* 15 clock cycles wait states		*/</span><span class="cp"></span>
<span class="cp">#define OR_SETA		0x00000008	</span><span class="cm">/* External Transfer Acknowledge	*/</span><span class="cp"></span>
<span class="cp">#define OR_TRLX		0x00000004	</span><span class="cm">/* Timing Relaxed			*/</span><span class="cp"></span>
<span class="cp">#define OR_EHTR		0x00000002	</span><span class="cm">/* Extended Hold Time on Read		*/</span><span class="cp"></span>

<span class="cm">/* System Integration Timers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span>	<span class="n">sys_int_timers</span> <span class="p">{</span>
	<span class="n">ushort</span>	<span class="n">sit_tbscr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res0</span><span class="p">[</span><span class="mh">0x02</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">sit_tbreff0</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sit_tbreff1</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mh">0x14</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">sit_rtcsc</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mh">0x02</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">sit_rtc</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sit_rtsec</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sit_rtcal</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">[</span><span class="mh">0x10</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">sit_piscr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">sit_pitc</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sit_pitr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res5</span><span class="p">[</span><span class="mh">0x34</span><span class="p">];</span>
<span class="p">}</span> <span class="n">sit8xx_t</span><span class="p">;</span>

<span class="cp">#define TBSCR_TBIRQ_MASK	((ushort)0xff00)</span>
<span class="cp">#define TBSCR_REFA		((ushort)0x0080)</span>
<span class="cp">#define TBSCR_REFB		((ushort)0x0040)</span>
<span class="cp">#define TBSCR_REFAE		((ushort)0x0008)</span>
<span class="cp">#define TBSCR_REFBE		((ushort)0x0004)</span>
<span class="cp">#define TBSCR_TBF		((ushort)0x0002)</span>
<span class="cp">#define TBSCR_TBE		((ushort)0x0001)</span>

<span class="cp">#define RTCSC_RTCIRQ_MASK	((ushort)0xff00)</span>
<span class="cp">#define RTCSC_SEC		((ushort)0x0080)</span>
<span class="cp">#define RTCSC_ALR		((ushort)0x0040)</span>
<span class="cp">#define RTCSC_38K		((ushort)0x0010)</span>
<span class="cp">#define RTCSC_SIE		((ushort)0x0008)</span>
<span class="cp">#define RTCSC_ALE		((ushort)0x0004)</span>
<span class="cp">#define RTCSC_RTF		((ushort)0x0002)</span>
<span class="cp">#define RTCSC_RTE		((ushort)0x0001)</span>

<span class="cp">#define PISCR_PIRQ_MASK		((ushort)0xff00)</span>
<span class="cp">#define PISCR_PS		((ushort)0x0080)</span>
<span class="cp">#define PISCR_PIE		((ushort)0x0004)</span>
<span class="cp">#define PISCR_PTF		((ushort)0x0002)</span>
<span class="cp">#define PISCR_PTE		((ushort)0x0001)</span>

<span class="cm">/* Clocks and Reset.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">clk_and_reset</span> <span class="p">{</span>
	<span class="n">uint</span>	<span class="n">car_sccr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">car_plprcr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">car_rsr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res</span><span class="p">[</span><span class="mh">0x74</span><span class="p">];</span>        <span class="cm">/* Reserved area                  */</span>
<span class="p">}</span> <span class="n">car8xx_t</span><span class="p">;</span>

<span class="cm">/* System Integration Timers keys.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">sitk</span> <span class="p">{</span>
	<span class="n">uint</span>	<span class="n">sitk_tbscrk</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sitk_tbreff0k</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sitk_tbreff1k</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sitk_tbk</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mh">0x10</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">sitk_rtcsck</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sitk_rtck</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sitk_rtseck</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sitk_rtcalk</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mh">0x10</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">sitk_piscrk</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">sitk_pitck</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">[</span><span class="mh">0x38</span><span class="p">];</span>
<span class="p">}</span> <span class="n">sitk8xx_t</span><span class="p">;</span>

<span class="cm">/* Clocks and reset keys.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">cark</span> <span class="p">{</span>
	<span class="n">uint</span>	<span class="n">cark_sccrk</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cark_plprcrk</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cark_rsrk</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res</span><span class="p">[</span><span class="mh">0x474</span><span class="p">];</span>
<span class="p">}</span> <span class="n">cark8xx_t</span><span class="p">;</span>

<span class="cm">/* The key to unlock registers maintained by keep-alive power.</span>
<span class="cm">*/</span>
<span class="cp">#define KAPWR_KEY	((unsigned int)0x55ccaa33)</span>

<span class="cm">/* Video interface.  MPC823 Only.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">vid823</span> <span class="p">{</span>
	<span class="n">ushort</span>	<span class="n">vid_vccr</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">res1</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">vid_vsr</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res2</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">vid_vcmr</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res3</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">vid_vbcb</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">res4</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">vid_vfcr0</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">vid_vfaa0</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">vid_vfba0</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">vid_vfcr1</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">vid_vfaa1</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">vid_vfba1</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res5</span><span class="p">[</span><span class="mh">0x18</span><span class="p">];</span>
<span class="p">}</span> <span class="n">vid823_t</span><span class="p">;</span>

<span class="cm">/* LCD interface.  823 Only.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">lcd</span> <span class="p">{</span>
	<span class="n">uint</span>	<span class="n">lcd_lccr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">lcd_lchcr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">lcd_lcvcr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">lcd_lcfaa</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">lcd_lcfba</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">lcd_lcsr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mh">0x7</span><span class="p">];</span>
<span class="p">}</span> <span class="n">lcd823_t</span><span class="p">;</span>

<span class="cm">/* I2C</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">i2c</span> <span class="p">{</span>
	<span class="n">u_char</span>	<span class="n">i2c_i2mod</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">i2c_i2add</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">i2c_i2brg</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">i2c_i2com</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">i2c_i2cer</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">i2c_i2cmr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res6</span><span class="p">[</span><span class="mh">0x8b</span><span class="p">];</span>
<span class="p">}</span> <span class="n">i2c8xx_t</span><span class="p">;</span>

<span class="cm">/* DMA control/status registers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">sdma_csr</span> <span class="p">{</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">sdma_sdar</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">sdma_sdsr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">sdma_sdmr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">sdma_idsr1</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">sdma_idmr1</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res6</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">sdma_idsr2</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res7</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">sdma_idmr2</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res8</span><span class="p">[</span><span class="mh">0x13</span><span class="p">];</span>
<span class="p">}</span> <span class="n">sdma8xx_t</span><span class="p">;</span>

<span class="cm">/* Communication Processor Module Interrupt Controller.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">cpm_ic</span> <span class="p">{</span>
	<span class="n">ushort</span>	<span class="n">cpic_civr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res</span><span class="p">[</span><span class="mh">0xe</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">cpic_cicr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cpic_cipr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cpic_cimr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cpic_cisr</span><span class="p">;</span>
<span class="p">}</span> <span class="n">cpic8xx_t</span><span class="p">;</span>

<span class="cm">/* Input/Output Port control/status registers.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">io_port</span> <span class="p">{</span>
	<span class="n">ushort</span>	<span class="n">iop_padir</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">iop_papar</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">iop_paodr</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">iop_padat</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">iop_pcdir</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">iop_pcpar</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">iop_pcso</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">iop_pcdat</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">iop_pcint</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">iop_pddir</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">iop_pdpar</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">iop_pddat</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">utmode</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">}</span> <span class="n">iop8xx_t</span><span class="p">;</span>

<span class="cm">/* Communication Processor Module Timers</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">cpm_timers</span> <span class="p">{</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tgcr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mh">0xe</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tmr1</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tmr2</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_trr1</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_trr2</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tcr1</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tcr2</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tcn1</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tcn2</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tmr3</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tmr4</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_trr3</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_trr4</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tcr3</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tcr4</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tcn3</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_tcn4</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_ter1</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_ter2</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_ter3</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cpmt_ter4</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">}</span> <span class="n">cpmtimer8xx_t</span><span class="p">;</span>

<span class="cm">/* Finally, the Communication Processor stuff.....</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">scc</span> <span class="p">{</span>		<span class="cm">/* Serial communication channels */</span>
	<span class="n">uint</span>	<span class="n">scc_gsmrl</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">scc_gsmrh</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">scc_psmr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">scc_todr</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">scc_dsr</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">scc_scce</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">scc_sccm</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">scc_sccs</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">}</span> <span class="n">scc_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">smc</span> <span class="p">{</span>		<span class="cm">/* Serial management channels */</span>
	<span class="kt">char</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">smc_smcmr</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">smc_smce</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">smc_smcm</span><span class="p">;</span>
	<span class="kt">char</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">}</span> <span class="n">smc_t</span><span class="p">;</span>

<span class="cm">/* MPC860T Fast Ethernet Controller.  It isn&#39;t part of the CPM, but</span>
<span class="cm"> * it fits within the address space.</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">fec</span> <span class="p">{</span>
	<span class="n">uint</span>	<span class="n">fec_addr_low</span><span class="p">;</span>		<span class="cm">/* lower 32 bits of station address	*/</span>
	<span class="n">ushort</span>	<span class="n">fec_addr_high</span><span class="p">;</span>		<span class="cm">/* upper 16 bits of station address	*/</span>
	<span class="n">ushort</span>	<span class="n">res1</span><span class="p">;</span>			<span class="cm">/* reserved				*/</span>
	<span class="n">uint</span>	<span class="n">fec_grp_hash_table_high</span><span class="p">;</span>	<span class="cm">/* upper 32-bits of hash table		*/</span>
	<span class="n">uint</span>	<span class="n">fec_grp_hash_table_low</span><span class="p">;</span>	<span class="cm">/* lower 32-bits of hash table		*/</span>
	<span class="n">uint</span>	<span class="n">fec_r_des_start</span><span class="p">;</span>	<span class="cm">/* beginning of Rx descriptor ring	*/</span>
	<span class="n">uint</span>	<span class="n">fec_x_des_start</span><span class="p">;</span>	<span class="cm">/* beginning of Tx descriptor ring	*/</span>
	<span class="n">uint</span>	<span class="n">fec_r_buff_size</span><span class="p">;</span>	<span class="cm">/* Rx buffer size			*/</span>
	<span class="n">uint</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">9</span><span class="p">];</span>		<span class="cm">/* reserved				*/</span>
	<span class="n">uint</span>	<span class="n">fec_ecntrl</span><span class="p">;</span>		<span class="cm">/* ethernet control register		*/</span>
	<span class="n">uint</span>	<span class="n">fec_ievent</span><span class="p">;</span>		<span class="cm">/* interrupt event register		*/</span>
	<span class="n">uint</span>	<span class="n">fec_imask</span><span class="p">;</span>		<span class="cm">/* interrupt mask register		*/</span>
	<span class="n">uint</span>	<span class="n">fec_ivec</span><span class="p">;</span>		<span class="cm">/* interrupt level and vector status	*/</span>
	<span class="n">uint</span>	<span class="n">fec_r_des_active</span><span class="p">;</span>	<span class="cm">/* Rx ring updated flag			*/</span>
	<span class="n">uint</span>	<span class="n">fec_x_des_active</span><span class="p">;</span>	<span class="cm">/* Tx ring updated flag			*/</span>
	<span class="n">uint</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>		<span class="cm">/* reserved				*/</span>
	<span class="n">uint</span>	<span class="n">fec_mii_data</span><span class="p">;</span>		<span class="cm">/* MII data register			*/</span>
	<span class="n">uint</span>	<span class="n">fec_mii_speed</span><span class="p">;</span>		<span class="cm">/* MII speed control register		*/</span>
	<span class="n">uint</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">17</span><span class="p">];</span>		<span class="cm">/* reserved				*/</span>
	<span class="n">uint</span>	<span class="n">fec_r_bound</span><span class="p">;</span>		<span class="cm">/* end of RAM (read-only)		*/</span>
	<span class="n">uint</span>	<span class="n">fec_r_fstart</span><span class="p">;</span>		<span class="cm">/* Rx FIFO start address		*/</span>
	<span class="n">uint</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>		<span class="cm">/* reserved				*/</span>
	<span class="n">uint</span>	<span class="n">fec_x_fstart</span><span class="p">;</span>		<span class="cm">/* Tx FIFO start address		*/</span>
	<span class="n">uint</span>	<span class="n">res6</span><span class="p">[</span><span class="mi">17</span><span class="p">];</span>		<span class="cm">/* reserved				*/</span>
	<span class="n">uint</span>	<span class="n">fec_fun_code</span><span class="p">;</span>		<span class="cm">/* fec SDMA function code		*/</span>
	<span class="n">uint</span>	<span class="n">res7</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>		<span class="cm">/* reserved				*/</span>
	<span class="n">uint</span>	<span class="n">fec_r_cntrl</span><span class="p">;</span>		<span class="cm">/* Rx control register			*/</span>
	<span class="n">uint</span>	<span class="n">fec_r_hash</span><span class="p">;</span>		<span class="cm">/* Rx hash register			*/</span>
	<span class="n">uint</span>	<span class="n">res8</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>		<span class="cm">/* reserved				*/</span>
	<span class="n">uint</span>	<span class="n">fec_x_cntrl</span><span class="p">;</span>		<span class="cm">/* Tx control register			*/</span>
	<span class="n">uint</span>	<span class="n">res9</span><span class="p">[</span><span class="mh">0x1e</span><span class="p">];</span>		<span class="cm">/* reserved				*/</span>
<span class="p">}</span> <span class="n">fec_t</span><span class="p">;</span>

<span class="cm">/* The FEC and LCD color map share the same address space....</span>
<span class="cm"> * I guess we will never see an 823T :-).</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fec_lcd</span> <span class="p">{</span>
	<span class="n">fec_t</span>	<span class="n">fl_un_fec</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">fl_un_cmap</span><span class="p">[</span><span class="mh">0x200</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">comm_proc</span> <span class="p">{</span>
	<span class="cm">/* General control and status registers.</span>
<span class="cm">	*/</span>
	<span class="n">ushort</span>	<span class="n">cp_cpcr</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">cp_rccr</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res2</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">cp_rmds</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">cp_cpmcr1</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cp_cpmcr2</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cp_cpmcr3</span><span class="p">;</span>
	<span class="n">ushort</span>	<span class="n">cp_cpmcr4</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">cp_rter</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res5</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">cp_rtmr</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res6</span><span class="p">[</span><span class="mh">0x14</span><span class="p">];</span>

	<span class="cm">/* Baud rate generators.</span>
<span class="cm">	*/</span>
	<span class="n">uint</span>	<span class="n">cp_brgc1</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_brgc2</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_brgc3</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_brgc4</span><span class="p">;</span>

	<span class="cm">/* Serial Communication Channels.</span>
<span class="cm">	*/</span>
	<span class="n">scc_t</span>	<span class="n">cp_scc</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="cm">/* Serial Management Channels.</span>
<span class="cm">	*/</span>
	<span class="n">smc_t</span>	<span class="n">cp_smc</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="cm">/* Serial Peripheral Interface.</span>
<span class="cm">	*/</span>
	<span class="n">ushort</span>	<span class="n">cp_spmode</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res7</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">cp_spie</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res8</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">cp_spim</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res9</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">cp_spcom</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res10</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="cm">/* Parallel Interface Port.</span>
<span class="cm">	*/</span>
	<span class="n">u_char</span>	<span class="n">res11</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">cp_pipc</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res12</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">cp_ptpr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_pbdir</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_pbpar</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res13</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">ushort</span>	<span class="n">cp_pbodr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_pbdat</span><span class="p">;</span>

	<span class="cm">/* Port E - MPC87x/88x only.</span>
<span class="cm">	 */</span>
	<span class="n">uint</span>	<span class="n">cp_pedir</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_pepar</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_peso</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_peodr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_pedat</span><span class="p">;</span>

	<span class="cm">/* Communications Processor Timing Register -</span>
<span class="cm">	   Contains RMII Timing for the FECs on MPC87x/88x only.</span>
<span class="cm">	*/</span>
	<span class="n">uint</span>	<span class="n">cp_cptr</span><span class="p">;</span>

	<span class="cm">/* Serial Interface and Time Slot Assignment.</span>
<span class="cm">	*/</span>
	<span class="n">uint</span>	<span class="n">cp_simode</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">cp_sigmr</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res15</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">cp_sistr</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">cp_sicmr</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res16</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">uint</span>	<span class="n">cp_sicr</span><span class="p">;</span>
	<span class="n">uint</span>	<span class="n">cp_sirp</span><span class="p">;</span>
	<span class="n">u_char</span>	<span class="n">res17</span><span class="p">[</span><span class="mh">0xc</span><span class="p">];</span>

	<span class="cm">/* 256 bytes of MPC823 video controller RAM array.</span>
<span class="cm">	*/</span>
	<span class="n">u_char</span>	<span class="n">cp_vcram</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>
	<span class="n">u_char</span>	<span class="n">cp_siram</span><span class="p">[</span><span class="mh">0x200</span><span class="p">];</span>

	<span class="cm">/* The fast ethernet controller is not really part of the CPM,</span>
<span class="cm">	 * but it resides in the address space.</span>
<span class="cm">	 * The LCD color map is also here.</span>
<span class="cm">	 */</span>
	<span class="k">union</span>	<span class="n">fec_lcd</span>	<span class="n">fl_un</span><span class="p">;</span>
<span class="cp">#define cp_fec		fl_un.fl_un_fec</span>
<span class="cp">#define lcd_cmap	fl_un.fl_un_cmap</span>
	<span class="kt">char</span>	<span class="n">res18</span><span class="p">[</span><span class="mh">0xE00</span><span class="p">];</span>

	<span class="cm">/* The DUET family has a second FEC here */</span>
	<span class="n">fec_t</span>	<span class="n">cp_fec2</span><span class="p">;</span>
<span class="cp">#define cp_fec1	cp_fec	</span><span class="cm">/* consistency macro */</span><span class="cp"></span>

	<span class="cm">/* Dual Ported RAM follows.</span>
<span class="cm">	 * There are many different formats for this memory area</span>
<span class="cm">	 * depending upon the devices used and options chosen.</span>
<span class="cm">	 * Some processors don&#39;t have all of it populated.</span>
<span class="cm">	 */</span>
	<span class="n">u_char</span>	<span class="n">cp_dpmem</span><span class="p">[</span><span class="mh">0x1C00</span><span class="p">];</span>	<span class="cm">/* BD / Data / ucode */</span>
	<span class="n">u_char</span>	<span class="n">cp_dparam</span><span class="p">[</span><span class="mh">0x400</span><span class="p">];</span>	<span class="cm">/* Parameter RAM */</span>
<span class="p">}</span> <span class="n">cpm8xx_t</span><span class="p">;</span>

<span class="cm">/* Internal memory map.</span>
<span class="cm">*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">immap</span> <span class="p">{</span>
	<span class="n">sysconf8xx_t</span>	<span class="n">im_siu_conf</span><span class="p">;</span>	<span class="cm">/* SIU Configuration */</span>
	<span class="n">pcmconf8xx_t</span>	<span class="n">im_pcmcia</span><span class="p">;</span>	<span class="cm">/* PCMCIA Configuration */</span>
	<span class="n">memctl8xx_t</span>	<span class="n">im_memctl</span><span class="p">;</span>	<span class="cm">/* Memory Controller */</span>
	<span class="n">sit8xx_t</span>	<span class="n">im_sit</span><span class="p">;</span>		<span class="cm">/* System integration timers */</span>
	<span class="n">car8xx_t</span>	<span class="n">im_clkrst</span><span class="p">;</span>	<span class="cm">/* Clocks and reset */</span>
	<span class="n">sitk8xx_t</span>	<span class="n">im_sitk</span><span class="p">;</span>	<span class="cm">/* Sys int timer keys */</span>
	<span class="n">cark8xx_t</span>	<span class="n">im_clkrstk</span><span class="p">;</span>	<span class="cm">/* Clocks and reset keys */</span>
	<span class="n">vid823_t</span>	<span class="n">im_vid</span><span class="p">;</span>		<span class="cm">/* Video (823 only) */</span>
	<span class="n">lcd823_t</span>	<span class="n">im_lcd</span><span class="p">;</span>		<span class="cm">/* LCD (823 only) */</span>
	<span class="n">i2c8xx_t</span>	<span class="n">im_i2c</span><span class="p">;</span>		<span class="cm">/* I2C control/status */</span>
	<span class="n">sdma8xx_t</span>	<span class="n">im_sdma</span><span class="p">;</span>	<span class="cm">/* SDMA control/status */</span>
	<span class="n">cpic8xx_t</span>	<span class="n">im_cpic</span><span class="p">;</span>	<span class="cm">/* CPM Interrupt Controller */</span>
	<span class="n">iop8xx_t</span>	<span class="n">im_ioport</span><span class="p">;</span>	<span class="cm">/* IO Port control/status */</span>
	<span class="n">cpmtimer8xx_t</span>	<span class="n">im_cpmtimer</span><span class="p">;</span>	<span class="cm">/* CPM timers */</span>
	<span class="n">cpm8xx_t</span>	<span class="n">im_cpm</span><span class="p">;</span>		<span class="cm">/* Communication processor */</span>
<span class="p">}</span> <span class="n">immap_t</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* __IMMAP_8XX__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
