dma_data_direction	,	V_28
"u4-pcie"	,	L_14
pci_bus	,	V_76
dev_info	,	F_43
iommu_init_table	,	F_29
"U3"	,	L_12
"dart"	,	L_17
DART_U4_BYPASS_BASE	,	V_75
dart_dirty	,	V_24
dev	,	V_74
tmp	,	V_21
of_device_is_compatible	,	F_37
dart_tablebase	,	V_42
npages	,	V_26
DART_PAGE_SIZE	,	V_38
orig_dp	,	V_32
dart_dma_set_mask	,	F_40
DART_CNTL_U3_SIZE_MASK	,	V_58
"u3-dart"	,	L_18
dart_init	,	F_23
it_ops	,	V_70
dma_mask	,	V_82
DART_CNTL_U4_IONE_MASK	,	V_15
"DART IOMMU initialized for %s type chipset\n"	,	L_10
dart_tlb_invalidate_all	,	F_1
DART_CNTL	,	V_11
index	,	V_25
DART_BASE_U4	,	V_56
EIO	,	V_83
iommu_table_dart	,	V_62
panic	,	F_6
wait_more	,	V_16
attrs	,	V_30
DART_PAGE_SHIFT	,	V_35
"U4"	,	L_11
DARTMAP_RPNMASK	,	V_37
size	,	V_47
dart_node	,	V_45
it_blocksize	,	V_69
of_node	,	V_81
device	,	V_79
of_get_next_parent	,	F_39
dma_dev_setup	,	V_92
dart_build	,	F_14
ENODEV	,	V_51
of_address_to_resource	,	F_25
it_size	,	V_65
DART_CNTL_U4_IONE	,	V_14
flush_inval_dcache_range	,	F_11
flags	,	V_5
iommu_dart_ops	,	V_71
"Using 64-bit DMA iommu bypass\n"	,	L_15
kmemleak_no_scan	,	F_20
dma_set_mask	,	V_91
iommu_init_late_dart	,	F_49
it_busno	,	V_63
device_node	,	V_44
dart	,	V_53
controller_ops	,	V_87
DART_IN	,	F_4
iommu_is_off	,	V_50
it_page_shift	,	V_66
"DART: can't get register base ! "	,	L_8
dart_flush	,	F_12
i	,	V_46
l	,	V_1
dart_tlb_invalidate_one	,	F_8
"DART: Cannot map registers!"	,	L_9
invalidate_lock	,	V_6
IOMMU_PAGE_SHIFT_4K	,	V_67
inv_bit	,	V_3
r	,	V_49
DART_CNTL_U4_FLUSHTLB	,	V_8
iommu_force_on	,	V_52
dart_device_on_pcie	,	F_35
uaddr	,	V_27
__init	,	T_1
DART_CNTL_U3_SIZE_SHIFT	,	V_61
it_index	,	V_68
of_node_put	,	F_38
"time. Buggy U3 ?"	,	L_3
iommu_table_dart_inited	,	V_78
bus	,	V_77
dart_is_u4	,	V_7
pci_controller_ops	,	V_86
ppc_md	,	V_90
rmb	,	F_9
DBG	,	F_3
allocate_dart	,	F_17
dn	,	V_88
"u4-dart"	,	L_19
"dart: flush\n"	,	L_1
dp	,	V_31
"dart: build at: %lx, %lx, addr: %x\n"	,	L_5
bail	,	V_89
DART_OUT	,	F_5
DART_CNTL_U4_ENABLE	,	V_13
DARTMAP_VALID	,	V_36
dma_bus_setup	,	V_93
iommu_restore	,	V_94
reg	,	V_2
mb	,	F_13
u32	,	V_54
iommu_table_dart_setup	,	F_28
limit	,	V_4
DART_CNTL_U3_ENABLE	,	V_59
"dart: free at: %lx, %lx\n"	,	L_6
"time. Buggy U4 ?"	,	L_4
iommu_dart_restore	,	F_48
"DART: TLB did not flush after waiting a long "	,	L_2
resource	,	V_48
__va	,	F_18
count	,	V_18
DART_SIZE_U4	,	V_57
dma_supported	,	F_41
it_base	,	V_34
ioremap	,	F_26
spin_unlock_irqrestore	,	F_7
pci_dev	,	V_73
spin_lock_irqsave	,	F_2
set_iommu_table_base	,	F_33
set_dma_ops	,	F_44
pci_dma_dev_setup_dart	,	F_31
tbl	,	V_23
set_pci_dma_ops	,	F_47
dart_tablesize	,	V_41
np	,	V_80
KERN_INFO	,	V_43
memblock_alloc_base	,	F_19
of_node_get	,	F_36
"U4-pcie"	,	L_13
dart_cache_sync	,	F_10
printk	,	F_22
dma_iommu_ops	,	V_85
set_dma_offset	,	F_32
"Using 32-bit DMA via iommu\n"	,	L_16
orig_npages	,	V_39
pci_dma_bus_setup_dart	,	F_34
of_find_compatible_node	,	F_46
end	,	V_20
dart_free	,	F_16
DART_CNTL_U3_BASE_SHIFT	,	V_60
retry	,	V_10
DART_CNTL_U3_FLUSHTLB	,	V_9
direction	,	V_29
memblock_end_of_DRAM	,	F_24
memblock_alloc	,	F_21
set_bit	,	F_30
it_offset	,	V_64
start	,	V_19
DMA_BIT_MASK	,	F_42
dart_emptyval	,	V_40
iommu_table	,	V_22
rpn	,	V_33
resource_size	,	F_27
u64	,	T_2
it_map	,	V_72
iommu_init_early_dart	,	F_45
"DART table allocated at: %p\n"	,	L_7
dma_direct_ops	,	V_84
bus_rpn	,	V_12
__pa	,	F_15
base	,	V_17
DART_SIZE_U4_SIZE_MASK	,	V_55
