// Seed: 1193059612
module module_0 ();
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5 = id_5, id_6, id_7;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0][-1  -  1] id_7;
  uwire id_8;
  id_9(
      1 ? ~id_2 : id_1 - id_6, id_1, id_7 !== id_6, 1, 1, id_8, 1, id_3
  );
  assign id_2 = id_5;
  parameter id_10 = -1;
  module_0 modCall_1 ();
  id_11 :
  assert property (@(posedge id_6) -1) id_7 <= id_11;
  assign id_2 = !id_10;
  initial $display(id_6);
endmodule
