
Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b94  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08008d68  08008d68  00018d68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fe0  08008fe0  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08008fe0  08008fe0  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008fe0  08008fe0  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fe0  08008fe0  00018fe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fe4  08008fe4  00018fe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08008fe8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000880  20000068  08009050  00020068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200008e8  08009050  000208e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097f6  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fd8  00000000  00000000  0002988e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b0  00000000  00000000  0002a868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000618  00000000  00000000  0002af18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000219ca  00000000  00000000  0002b530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007d32  00000000  00000000  0004cefa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c74ac  00000000  00000000  00054c2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011c0d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002638  00000000  00000000  0011c128  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008d4c 	.word	0x08008d4c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08008d4c 	.word	0x08008d4c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);
/******************************************************************************/
int main(void)
{
 8000c28:	b5b0      	push	{r4, r5, r7, lr}
 8000c2a:	f5ad 7d2a 	sub.w	sp, sp, #680	; 0x2a8
 8000c2e:	af02      	add	r7, sp, #8
unsigned int workspace;
unsigned int zone;
uint8_t transmit;
uint8_t receive;

double temperature = 0;
 8000c30:	f04f 0200 	mov.w	r2, #0
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e9c7 23a4 	strd	r2, r3, [r7, #656]	; 0x290
unsigned int samples = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
const int n_samples = 60;
 8000c42:	233c      	movs	r3, #60	; 0x3c
 8000c44:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
uint8_t buffer2[32]; // for circular buffer
uint8_t received[32]; // from circular buffer

char message[21];

stm = STM32446enable(); // stm object
 8000c48:	4c9b      	ldr	r4, [pc, #620]	; (8000eb8 <main+0x290>)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f002 fecb 	bl	80039e8 <STM32446enable>
 8000c52:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8000c56:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f44f 7301 	mov.w	r3, #516	; 0x204
 8000c62:	461a      	mov	r2, r3
 8000c64:	f006 fc0e 	bl	8007484 <memcpy>
stm.inic.peripheral();
 8000c68:	4b93      	ldr	r3, [pc, #588]	; (8000eb8 <main+0x290>)
 8000c6a:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8000c6e:	4798      	blx	r3
portinic();
 8000c70:	f000 fa16 	bl	80010a0 <portinic>
tim9inic();
 8000c74:	f000 fa36 	bl	80010e4 <tim9inic>

func = FUNCenable();
 8000c78:	4c90      	ldr	r4, [pc, #576]	; (8000ebc <main+0x294>)
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f001 fb35 	bl	80022ec <FUNCenable>
 8000c82:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8000c86:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8000c8a:	4620      	mov	r0, r4
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	2390      	movs	r3, #144	; 0x90
 8000c90:	461a      	mov	r2, r3
 8000c92:	f006 fbf7 	bl	8007484 <memcpy>
PINA = EXPLODEenable();
 8000c96:	4c8a      	ldr	r4, [pc, #552]	; (8000ec0 <main+0x298>)
 8000c98:	463b      	mov	r3, r7
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f001 fa92 	bl	80021c4 <EXPLODEenable>
 8000ca0:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8000ca4:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8000ca8:	461d      	mov	r5, r3
 8000caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINB = EXPLODEenable();
 8000cb6:	4c83      	ldr	r4, [pc, #524]	; (8000ec4 <main+0x29c>)
 8000cb8:	463b      	mov	r3, r7
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f001 fa82 	bl	80021c4 <EXPLODEenable>
 8000cc0:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8000cc4:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8000cc8:	461d      	mov	r5, r3
 8000cca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ccc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINC = EXPLODEenable();
 8000cd6:	4c7c      	ldr	r4, [pc, #496]	; (8000ec8 <main+0x2a0>)
 8000cd8:	463b      	mov	r3, r7
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 fa72 	bl	80021c4 <EXPLODEenable>
 8000ce0:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8000ce4:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8000ce8:	461d      	mov	r5, r3
 8000cea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
circ = CIRCBUFFenable(32, buffer);
 8000cf6:	4c75      	ldr	r4, [pc, #468]	; (8000ecc <main+0x2a4>)
 8000cf8:	463b      	mov	r3, r7
 8000cfa:	f507 7218 	add.w	r2, r7, #608	; 0x260
 8000cfe:	2120      	movs	r1, #32
 8000d00:	4618      	mov	r0, r3
 8000d02:	f001 f99d 	bl	8002040 <CIRCBUFFenable>
 8000d06:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8000d0a:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8000d0e:	461d      	mov	r5, r3
 8000d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d18:	682b      	ldr	r3, [r5, #0]
 8000d1a:	6023      	str	r3, [r4, #0]
circ2 = CIRCBUFFenable(32, buffer2);
 8000d1c:	4c6c      	ldr	r4, [pc, #432]	; (8000ed0 <main+0x2a8>)
 8000d1e:	463b      	mov	r3, r7
 8000d20:	f507 7210 	add.w	r2, r7, #576	; 0x240
 8000d24:	2120      	movs	r1, #32
 8000d26:	4618      	mov	r0, r3
 8000d28:	f001 f98a 	bl	8002040 <CIRCBUFFenable>
 8000d2c:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8000d30:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8000d34:	461d      	mov	r5, r3
 8000d36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3e:	682b      	ldr	r3, [r5, #0]
 8000d40:	6023      	str	r3, [r4, #0]

choice = 3;
 8000d42:	4b64      	ldr	r3, [pc, #400]	; (8000ed4 <main+0x2ac>)
 8000d44:	2203      	movs	r2, #3
 8000d46:	701a      	strb	r2, [r3, #0]
count1 = 0;
 8000d48:	4b63      	ldr	r3, [pc, #396]	; (8000ed8 <main+0x2b0>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]
count2 = 0;
 8000d4e:	4b63      	ldr	r3, [pc, #396]	; (8000edc <main+0x2b4>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	801a      	strh	r2, [r3, #0]
dir = 0;
 8000d54:	4b62      	ldr	r3, [pc, #392]	; (8000ee0 <main+0x2b8>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]

// Initialize objects after portinic()
hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000d5a:	4b57      	ldr	r3, [pc, #348]	; (8000eb8 <main+0x290>)
 8000d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4b55      	ldr	r3, [pc, #340]	; (8000eb8 <main+0x290>)
 8000d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d64:	f103 0214 	add.w	r2, r3, #20
 8000d68:	4c5e      	ldr	r4, [pc, #376]	; (8000ee4 <main+0x2bc>)
 8000d6a:	4638      	mov	r0, r7
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	9301      	str	r3, [sp, #4]
 8000d70:	2301      	movs	r3, #1
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2302      	movs	r3, #2
 8000d76:	f001 f847 	bl	8001e08 <HC595enable>
 8000d7a:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8000d7e:	f5a3 7228 	sub.w	r2, r3, #672	; 0x2a0
 8000d82:	4623      	mov	r3, r4
 8000d84:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
lcd = LCD0enable(stm.gpiob.reg);
 8000d8a:	4b4b      	ldr	r3, [pc, #300]	; (8000eb8 <main+0x290>)
 8000d8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000d8e:	4c56      	ldr	r4, [pc, #344]	; (8000ee8 <main+0x2c0>)
 8000d90:	463b      	mov	r3, r7
 8000d92:	4611      	mov	r1, r2
 8000d94:	4618      	mov	r0, r3
 8000d96:	f002 f9d9 	bl	800314c <LCD0enable>
 8000d9a:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8000d9e:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
 8000da2:	461d      	mov	r5, r3
 8000da4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000daa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000db0:	e884 0007 	stmia.w	r4, {r0, r1, r2}

stm.adc1.single.inic();
 8000db4:	4b40      	ldr	r3, [pc, #256]	; (8000eb8 <main+0x290>)
 8000db6:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 8000dba:	4798      	blx	r3
stm.adc1.single.temp();
 8000dbc:	4b3e      	ldr	r3, [pc, #248]	; (8000eb8 <main+0x290>)
 8000dbe:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 8000dc2:	4798      	blx	r3
stm.adc1.single.start();
 8000dc4:	4b3c      	ldr	r3, [pc, #240]	; (8000eb8 <main+0x290>)
 8000dc6:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8000dca:	4798      	blx	r3

stm.rtc.inic(1); // 2 - LSI, 1 - LSE
 8000dcc:	4b3a      	ldr	r3, [pc, #232]	; (8000eb8 <main+0x290>)
 8000dce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	4798      	blx	r3


stm.usart1.inic(8, 16, 1, 9600);
 8000dd6:	4b38      	ldr	r3, [pc, #224]	; (8000eb8 <main+0x290>)
 8000dd8:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8000ddc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000de0:	ed9f 0b33 	vldr	d0, [pc, #204]	; 8000eb0 <main+0x288>
 8000de4:	2110      	movs	r1, #16
 8000de6:	2008      	movs	r0, #8
 8000de8:	4798      	blx	r3
stm.usart1.transmit();
 8000dea:	4b33      	ldr	r3, [pc, #204]	; (8000eb8 <main+0x290>)
 8000dec:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000df0:	4798      	blx	r3
stm.usart1.receive();
 8000df2:	4b31      	ldr	r3, [pc, #196]	; (8000eb8 <main+0x290>)
 8000df4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8000df8:	4798      	blx	r3
/***************************** TEST STUFF START *******************************/
/******************************************************************************/
/******************************************************************************/
/*****************************  TEST STUFF END  *******************************/
/******************************************************************************/
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
 8000e00:	2300      	movs	r3, #0
 8000e02:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
{// COMMON
zone = workspace & 7;
 8000e06:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284

if(zone == 0)
 8000e12:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d11b      	bne.n	8000e52 <main+0x22a>
{// PREAMBLE PREAMBLE COMMON

	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8000e1a:	4b29      	ldr	r3, [pc, #164]	; (8000ec0 <main+0x298>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	4a26      	ldr	r2, [pc, #152]	; (8000eb8 <main+0x290>)
 8000e20:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000e22:	6912      	ldr	r2, [r2, #16]
 8000e24:	4611      	mov	r1, r2
 8000e26:	4826      	ldr	r0, [pc, #152]	; (8000ec0 <main+0x298>)
 8000e28:	4798      	blx	r3
	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8000e2a:	4b26      	ldr	r3, [pc, #152]	; (8000ec4 <main+0x29c>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	4a22      	ldr	r2, [pc, #136]	; (8000eb8 <main+0x290>)
 8000e30:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000e32:	6912      	ldr	r2, [r2, #16]
 8000e34:	4611      	mov	r1, r2
 8000e36:	4823      	ldr	r0, [pc, #140]	; (8000ec4 <main+0x29c>)
 8000e38:	4798      	blx	r3
	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8000e3a:	4b23      	ldr	r3, [pc, #140]	; (8000ec8 <main+0x2a0>)
 8000e3c:	699b      	ldr	r3, [r3, #24]
 8000e3e:	4a1e      	ldr	r2, [pc, #120]	; (8000eb8 <main+0x290>)
 8000e40:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8000e42:	6912      	ldr	r2, [r2, #16]
 8000e44:	4611      	mov	r1, r2
 8000e46:	4820      	ldr	r0, [pc, #128]	; (8000ec8 <main+0x2a0>)
 8000e48:	4798      	blx	r3
	lcd.reboot();
 8000e4a:	4b27      	ldr	r3, [pc, #156]	; (8000ee8 <main+0x2c0>)
 8000e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e4e:	4798      	blx	r3
	// Detect for all workspaces only once

	continue;
 8000e50:	e10c      	b.n	800106c <main+0x444>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 1)
 8000e52:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d102      	bne.n	8000e60 <main+0x238>
{// workspace 1 RTC CALENDAR

	calendario();
 8000e5a:	f000 f983 	bl	8001164 <calendario>

	continue;
 8000e5e:	e105      	b.n	800106c <main+0x444>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 2)
 8000e60:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000e64:	2b02      	cmp	r3, #2
 8000e66:	f040 8085 	bne.w	8000f74 <main+0x34c>
{// workspace 2 ADC1 TEMPERATURE

	lcd.gotoxy(1,0);
 8000e6a:	4b1f      	ldr	r3, [pc, #124]	; (8000ee8 <main+0x2c0>)
 8000e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6e:	2100      	movs	r1, #0
 8000e70:	2001      	movs	r0, #1
 8000e72:	4798      	blx	r3
	if(samples < n_samples){
 8000e74:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
 8000e78:	f8d7 228c 	ldr.w	r2, [r7, #652]	; 0x28c
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d235      	bcs.n	8000eec <main+0x2c4>
		temperature += stm.adc1.single.read();
 8000e80:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <main+0x290>)
 8000e82:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8000e86:	4798      	blx	r3
 8000e88:	ec53 2b10 	vmov	r2, r3, d0
 8000e8c:	e9d7 01a4 	ldrd	r0, r1, [r7, #656]	; 0x290
 8000e90:	f7ff fa1c 	bl	80002cc <__adddf3>
 8000e94:	4602      	mov	r2, r0
 8000e96:	460b      	mov	r3, r1
 8000e98:	e9c7 23a4 	strd	r2, r3, [r7, #656]	; 0x290
		stm.adc1.single.restart();
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <main+0x290>)
 8000e9e:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 8000ea2:	4798      	blx	r3
		samples++;
 8000ea4:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
		lcd.string_size( stm.func.print(message, 6, "%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
		//lcd.string_size( stm.func.ftoa( stm.rcc.systemclock(), message, 0) , 14);
		samples=0;
	}

	continue;
 8000eae:	e0dd      	b.n	800106c <main+0x444>
 8000eb0:	00000000 	.word	0x00000000
 8000eb4:	3ff00000 	.word	0x3ff00000
 8000eb8:	20000084 	.word	0x20000084
 8000ebc:	20000288 	.word	0x20000288
 8000ec0:	20000318 	.word	0x20000318
 8000ec4:	20000334 	.word	0x20000334
 8000ec8:	20000350 	.word	0x20000350
 8000ecc:	200003a4 	.word	0x200003a4
 8000ed0:	200003c8 	.word	0x200003c8
 8000ed4:	200003ec 	.word	0x200003ec
 8000ed8:	200003f8 	.word	0x200003f8
 8000edc:	200003fa 	.word	0x200003fa
 8000ee0:	200003fc 	.word	0x200003fc
 8000ee4:	2000036c 	.word	0x2000036c
 8000ee8:	20000378 	.word	0x20000378
		temperature /= n_samples;
 8000eec:	f8d7 0288 	ldr.w	r0, [r7, #648]	; 0x288
 8000ef0:	f7ff fb38 	bl	8000564 <__aeabi_i2d>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	e9d7 01a4 	ldrd	r0, r1, [r7, #656]	; 0x290
 8000efc:	f7ff fcc6 	bl	800088c <__aeabi_ddiv>
 8000f00:	4602      	mov	r2, r0
 8000f02:	460b      	mov	r3, r1
 8000f04:	e9c7 23a4 	strd	r2, r3, [r7, #656]	; 0x290
		temperature = (temperature/3.1 - 943/3.1) + 25;
 8000f08:	a361      	add	r3, pc, #388	; (adr r3, 8001090 <main+0x468>)
 8000f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f0e:	e9d7 01a4 	ldrd	r0, r1, [r7, #656]	; 0x290
 8000f12:	f7ff fcbb 	bl	800088c <__aeabi_ddiv>
 8000f16:	4602      	mov	r2, r0
 8000f18:	460b      	mov	r3, r1
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	a35e      	add	r3, pc, #376	; (adr r3, 8001098 <main+0x470>)
 8000f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f24:	f7ff f9d0 	bl	80002c8 <__aeabi_dsub>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	4b50      	ldr	r3, [pc, #320]	; (8001078 <main+0x450>)
 8000f36:	f7ff f9c9 	bl	80002cc <__adddf3>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	e9c7 23a4 	strd	r2, r3, [r7, #656]	; 0x290
		lcd.string_size( stm.func.print(message, 6, "%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
 8000f42:	4b4e      	ldr	r3, [pc, #312]	; (800107c <main+0x454>)
 8000f44:	699c      	ldr	r4, [r3, #24]
 8000f46:	4b4e      	ldr	r3, [pc, #312]	; (8001080 <main+0x458>)
 8000f48:	f8d3 51fc 	ldr.w	r5, [r3, #508]	; 0x1fc
 8000f4c:	e9d7 01a4 	ldrd	r0, r1, [r7, #656]	; 0x290
 8000f50:	f7ff fe4a 	bl	8000be8 <__aeabi_d2uiz>
 8000f54:	4603      	mov	r3, r0
 8000f56:	f507 7002 	add.w	r0, r7, #520	; 0x208
 8000f5a:	22df      	movs	r2, #223	; 0xdf
 8000f5c:	9200      	str	r2, [sp, #0]
 8000f5e:	4a49      	ldr	r2, [pc, #292]	; (8001084 <main+0x45c>)
 8000f60:	2106      	movs	r1, #6
 8000f62:	47a8      	blx	r5
 8000f64:	4603      	mov	r3, r0
 8000f66:	2106      	movs	r1, #6
 8000f68:	4618      	mov	r0, r3
 8000f6a:	47a0      	blx	r4
		samples=0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
	continue;
 8000f72:	e07b      	b.n	800106c <main+0x444>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 3)
 8000f74:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8000f78:	2b03      	cmp	r3, #3
 8000f7a:	d160      	bne.n	800103e <main+0x416>
{// workspace 3 USART1 TX RX

	if( stm.usart1.reg->SR & (1 << 6) ){ // TC: Transmission complete
 8000f7c:	4b40      	ldr	r3, [pc, #256]	; (8001080 <main+0x458>)
 8000f7e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d010      	beq.n	8000fae <main+0x386>

		transmit = circ.get(&circ);
 8000f8c:	4b3e      	ldr	r3, [pc, #248]	; (8001088 <main+0x460>)
 8000f8e:	695b      	ldr	r3, [r3, #20]
 8000f90:	483d      	ldr	r0, [pc, #244]	; (8001088 <main+0x460>)
 8000f92:	4798      	blx	r3
 8000f94:	4603      	mov	r3, r0
 8000f96:	f887 3283 	strb.w	r3, [r7, #643]	; 0x283
		if(transmit)
 8000f9a:	f897 3283 	ldrb.w	r3, [r7, #643]	; 0x283
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d005      	beq.n	8000fae <main+0x386>
			stm.usart1.reg->DR = transmit;
 8000fa2:	4b37      	ldr	r3, [pc, #220]	; (8001080 <main+0x458>)
 8000fa4:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8000fa8:	f897 2283 	ldrb.w	r2, [r7, #643]	; 0x283
 8000fac:	605a      	str	r2, [r3, #4]

	}

	if(stm.usart1.reg->SR & (1 << 5)){ // RXNE: Read data register not empty
 8000fae:	4b34      	ldr	r3, [pc, #208]	; (8001080 <main+0x458>)
 8000fb0:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 0320 	and.w	r3, r3, #32
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d04f      	beq.n	800105e <main+0x436>
		receive = stm.usart1.reg->DR;
 8000fbe:	4b30      	ldr	r3, [pc, #192]	; (8001080 <main+0x458>)
 8000fc0:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f887 3282 	strb.w	r3, [r7, #642]	; 0x282
		if(receive){
 8000fca:	f897 3282 	ldrb.w	r3, [r7, #642]	; 0x282
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d02a      	beq.n	8001028 <main+0x400>
			circ2.put(&circ2, receive);
 8000fd2:	4b2e      	ldr	r3, [pc, #184]	; (800108c <main+0x464>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	f897 2282 	ldrb.w	r2, [r7, #642]	; 0x282
 8000fda:	4611      	mov	r1, r2
 8000fdc:	482b      	ldr	r0, [pc, #172]	; (800108c <main+0x464>)
 8000fde:	4798      	blx	r3

			if(receive == 13 ){
 8000fe0:	f897 3282 	ldrb.w	r3, [r7, #642]	; 0x282
 8000fe4:	2b0d      	cmp	r3, #13
 8000fe6:	d11f      	bne.n	8001028 <main+0x400>
				circ2.getstr(&circ2, received);
 8000fe8:	4b28      	ldr	r3, [pc, #160]	; (800108c <main+0x464>)
 8000fea:	6a1b      	ldr	r3, [r3, #32]
 8000fec:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8000ff0:	4611      	mov	r1, r2
 8000ff2:	4826      	ldr	r0, [pc, #152]	; (800108c <main+0x464>)
 8000ff4:	4798      	blx	r3
				lcd.gotoxy(1,6);
 8000ff6:	4b21      	ldr	r3, [pc, #132]	; (800107c <main+0x454>)
 8000ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ffa:	2106      	movs	r1, #6
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	4798      	blx	r3
				received[strlen((char*)received)-1] = '\0'; //remove enter key [13]
 8001000:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff f903 	bl	8000210 <strlen>
 800100a:	4603      	mov	r3, r0
 800100c:	3b01      	subs	r3, #1
 800100e:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 8001012:	443b      	add	r3, r7
 8001014:	2200      	movs	r2, #0
 8001016:	f803 2c80 	strb.w	r2, [r3, #-128]
				lcd.string_size((char*)received, 14);
 800101a:	4b18      	ldr	r3, [pc, #96]	; (800107c <main+0x454>)
 800101c:	699b      	ldr	r3, [r3, #24]
 800101e:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8001022:	210e      	movs	r1, #14
 8001024:	4610      	mov	r0, r2
 8001026:	4798      	blx	r3
			}

		}
		stm.usart1.reg->SR &=  ~(1 << 5);
 8001028:	4b15      	ldr	r3, [pc, #84]	; (8001080 <main+0x458>)
 800102a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	4b13      	ldr	r3, [pc, #76]	; (8001080 <main+0x458>)
 8001032:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8001036:	f022 0220 	bic.w	r2, r2, #32
 800103a:	601a      	str	r2, [r3, #0]
	}

	continue;
 800103c:	e00f      	b.n	800105e <main+0x436>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 4)
 800103e:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8001042:	2b04      	cmp	r3, #4
 8001044:	d00d      	beq.n	8001062 <main+0x43a>
{// workspace 4
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 5)
 8001046:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800104a:	2b05      	cmp	r3, #5
 800104c:	d00b      	beq.n	8001066 <main+0x43e>
{// workspace 5
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 6)
 800104e:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8001052:	2b06      	cmp	r3, #6
 8001054:	d009      	beq.n	800106a <main+0x442>
{// workspace 6
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 7)
 8001056:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 800105a:	2b07      	cmp	r3, #7
 800105c:	e006      	b.n	800106c <main+0x444>
	continue;
 800105e:	bf00      	nop
 8001060:	e004      	b.n	800106c <main+0x444>
	continue;
 8001062:	bf00      	nop
 8001064:	e002      	b.n	800106c <main+0x444>
	continue;
 8001066:	bf00      	nop
 8001068:	e000      	b.n	800106c <main+0x444>
	continue;
 800106a:	bf00      	nop
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 800106c:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001070:	3301      	adds	r3, #1
 8001072:	f8c7 329c 	str.w	r3, [r7, #668]	; 0x29c
zone = workspace & 7;
 8001076:	e6c6      	b.n	8000e06 <main+0x1de>
 8001078:	40390000 	.word	0x40390000
 800107c:	20000378 	.word	0x20000378
 8001080:	20000084 	.word	0x20000084
 8001084:	08008d68 	.word	0x08008d68
 8001088:	200003a4 	.word	0x200003a4
 800108c:	200003c8 	.word	0x200003c8
 8001090:	cccccccd 	.word	0xcccccccd
 8001094:	4008cccc 	.word	0x4008cccc
 8001098:	c6318c63 	.word	0xc6318c63
 800109c:	40730318 	.word	0x40730318

080010a0 <portinic>:
/******************************************************************************/
		/*************************************************************/
/******************************************************************************/

void portinic(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 80010a4:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <portinic+0x40>)
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010aa:	4b0d      	ldr	r3, [pc, #52]	; (80010e0 <portinic+0x40>)
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	f042 0207 	orr.w	r2, r2, #7
 80010b2:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.gpioa.moder(1,5);
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <portinic+0x40>)
 80010b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010b8:	2105      	movs	r1, #5
 80010ba:	2001      	movs	r0, #1
 80010bc:	4798      	blx	r3
	stm.gpioa.pupdr(0,5);
 80010be:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <portinic+0x40>)
 80010c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c2:	2105      	movs	r1, #5
 80010c4:	2000      	movs	r0, #0
 80010c6:	4798      	blx	r3
	//stm.gpiob.moder(1,13);

	// PC13 is user button
	stm.gpioc.moder(0,13);
 80010c8:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <portinic+0x40>)
 80010ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010cc:	210d      	movs	r1, #13
 80010ce:	2000      	movs	r0, #0
 80010d0:	4798      	blx	r3
	stm.gpioc.pupdr(1,13);
 80010d2:	4b03      	ldr	r3, [pc, #12]	; (80010e0 <portinic+0x40>)
 80010d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80010d6:	210d      	movs	r1, #13
 80010d8:	2001      	movs	r0, #1
 80010da:	4798      	blx	r3
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000084 	.word	0x20000084

080010e4 <tim9inic>:

/******************************************************************************/

void tim9inic(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 80010e8:	4b1d      	ldr	r3, [pc, #116]	; (8001160 <tim9inic+0x7c>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80010ee:	4b1c      	ldr	r3, [pc, #112]	; (8001160 <tim9inic+0x7c>)
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80010f6:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 80010f8:	4b19      	ldr	r3, [pc, #100]	; (8001160 <tim9inic+0x7c>)
 80010fa:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b17      	ldr	r3, [pc, #92]	; (8001160 <tim9inic+0x7c>)
 8001102:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8001106:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800110a:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 800110c:	4b14      	ldr	r3, [pc, #80]	; (8001160 <tim9inic+0x7c>)
 800110e:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001112:	f24b 12df 	movw	r2, #45535	; 0xb1df
 8001116:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 8001118:	4b11      	ldr	r3, [pc, #68]	; (8001160 <tim9inic+0x7c>)
 800111a:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800111e:	f641 526a 	movw	r2, #7530	; 0x1d6a
 8001122:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 8001124:	4b0e      	ldr	r3, [pc, #56]	; (8001160 <tim9inic+0x7c>)
 8001126:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800112a:	2214      	movs	r2, #20
 800112c:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 800112e:	4b0c      	ldr	r3, [pc, #48]	; (8001160 <tim9inic+0x7c>)
 8001130:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001134:	68da      	ldr	r2, [r3, #12]
 8001136:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <tim9inic+0x7c>)
 8001138:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800113c:	f042 0203 	orr.w	r2, r2, #3
 8001140:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 8001142:	4b07      	ldr	r3, [pc, #28]	; (8001160 <tim9inic+0x7c>)
 8001144:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	4b05      	ldr	r3, [pc, #20]	; (8001160 <tim9inic+0x7c>)
 800114c:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001150:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 8001154:	601a      	str	r2, [r3, #0]
}
 8001156:	bf00      	nop
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	20000084 	.word	0x20000084

08001164 <calendario>:

/******************************************************************************/

void calendario(void)
{
 8001164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001166:	b085      	sub	sp, #20
 8001168:	af04      	add	r7, sp, #16
	/******MENU*****/
	switch(choice){
 800116a:	4b55      	ldr	r3, [pc, #340]	; (80012c0 <calendario+0x15c>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	3b01      	subs	r3, #1
 8001170:	2b08      	cmp	r3, #8
 8001172:	f200 8524 	bhi.w	8001bbe <calendario+0xa5a>
 8001176:	a201      	add	r2, pc, #4	; (adr r2, 800117c <calendario+0x18>)
 8001178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800117c:	080011a1 	.word	0x080011a1
 8001180:	080012fd 	.word	0x080012fd
 8001184:	0800141b 	.word	0x0800141b
 8001188:	08001585 	.word	0x08001585
 800118c:	08001677 	.word	0x08001677
 8001190:	080017b1 	.word	0x080017b1
 8001194:	080018a3 	.word	0x080018a3
 8001198:	080019dd 	.word	0x080019dd
 800119c:	08001acf 	.word	0x08001acf
		case 1: // show time
			lcd.gotoxy(0,0);
 80011a0:	4b48      	ldr	r3, [pc, #288]	; (80012c4 <calendario+0x160>)
 80011a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a4:	2100      	movs	r1, #0
 80011a6:	2000      	movs	r0, #0
 80011a8:	4798      	blx	r3
			lcd.string_size("Relogio",16);
 80011aa:	4b46      	ldr	r3, [pc, #280]	; (80012c4 <calendario+0x160>)
 80011ac:	699b      	ldr	r3, [r3, #24]
 80011ae:	2110      	movs	r1, #16
 80011b0:	4845      	ldr	r0, [pc, #276]	; (80012c8 <calendario+0x164>)
 80011b2:	4798      	blx	r3
			stm.rtc.tr2vec(vecT);
 80011b4:	4b45      	ldr	r3, [pc, #276]	; (80012cc <calendario+0x168>)
 80011b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80011ba:	4845      	ldr	r0, [pc, #276]	; (80012d0 <calendario+0x16c>)
 80011bc:	4798      	blx	r3
			lcd.gotoxy(3,0);
 80011be:	4b41      	ldr	r3, [pc, #260]	; (80012c4 <calendario+0x160>)
 80011c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c2:	2100      	movs	r1, #0
 80011c4:	2003      	movs	r0, #3
 80011c6:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vecT[0],vecT[1],vecT[2],vecT[3],vecT[4],vecT[5]),17);
 80011c8:	4b3e      	ldr	r3, [pc, #248]	; (80012c4 <calendario+0x160>)
 80011ca:	699c      	ldr	r4, [r3, #24]
 80011cc:	4b41      	ldr	r3, [pc, #260]	; (80012d4 <calendario+0x170>)
 80011ce:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80011d2:	4b3f      	ldr	r3, [pc, #252]	; (80012d0 <calendario+0x16c>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	4618      	mov	r0, r3
 80011d8:	4b3d      	ldr	r3, [pc, #244]	; (80012d0 <calendario+0x16c>)
 80011da:	785b      	ldrb	r3, [r3, #1]
 80011dc:	461e      	mov	r6, r3
 80011de:	4b3c      	ldr	r3, [pc, #240]	; (80012d0 <calendario+0x16c>)
 80011e0:	789b      	ldrb	r3, [r3, #2]
 80011e2:	469c      	mov	ip, r3
 80011e4:	4b3a      	ldr	r3, [pc, #232]	; (80012d0 <calendario+0x16c>)
 80011e6:	78db      	ldrb	r3, [r3, #3]
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b39      	ldr	r3, [pc, #228]	; (80012d0 <calendario+0x16c>)
 80011ec:	791b      	ldrb	r3, [r3, #4]
 80011ee:	4619      	mov	r1, r3
 80011f0:	4b37      	ldr	r3, [pc, #220]	; (80012d0 <calendario+0x16c>)
 80011f2:	795b      	ldrb	r3, [r3, #5]
 80011f4:	9302      	str	r3, [sp, #8]
 80011f6:	9101      	str	r1, [sp, #4]
 80011f8:	9200      	str	r2, [sp, #0]
 80011fa:	4663      	mov	r3, ip
 80011fc:	4632      	mov	r2, r6
 80011fe:	4601      	mov	r1, r0
 8001200:	4835      	ldr	r0, [pc, #212]	; (80012d8 <calendario+0x174>)
 8001202:	47a8      	blx	r5
 8001204:	4603      	mov	r3, r0
 8001206:	2111      	movs	r1, #17
 8001208:	4618      	mov	r0, r3
 800120a:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800120c:	4b2f      	ldr	r3, [pc, #188]	; (80012cc <calendario+0x168>)
 800120e:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 8001212:	4b32      	ldr	r3, [pc, #200]	; (80012dc <calendario+0x178>)
 8001214:	6958      	ldr	r0, [r3, #20]
 8001216:	4b31      	ldr	r3, [pc, #196]	; (80012dc <calendario+0x178>)
 8001218:	6919      	ldr	r1, [r3, #16]
 800121a:	4b31      	ldr	r3, [pc, #196]	; (80012e0 <calendario+0x17c>)
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	220d      	movs	r2, #13
 8001220:	47a0      	blx	r4
 8001222:	4603      	mov	r3, r0
 8001224:	4a2f      	ldr	r2, [pc, #188]	; (80012e4 <calendario+0x180>)
 8001226:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 ){
 8001228:	4b2e      	ldr	r3, [pc, #184]	; (80012e4 <calendario+0x180>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	2b05      	cmp	r3, #5
 800122e:	d928      	bls.n	8001282 <calendario+0x11e>
 8001230:	4b2c      	ldr	r3, [pc, #176]	; (80012e4 <calendario+0x180>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2b0a      	cmp	r3, #10
 8001236:	d824      	bhi.n	8001282 <calendario+0x11e>
				circ.putstr(&circ, func.print("data: %d%d:%d%d:20%d%d\r\n", vecD[5],vecD[6],vecD[3],vecD[4],vecD[0],vecD[1]) );
 8001238:	4b2b      	ldr	r3, [pc, #172]	; (80012e8 <calendario+0x184>)
 800123a:	69dc      	ldr	r4, [r3, #28]
 800123c:	4b25      	ldr	r3, [pc, #148]	; (80012d4 <calendario+0x170>)
 800123e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001242:	4b2a      	ldr	r3, [pc, #168]	; (80012ec <calendario+0x188>)
 8001244:	795b      	ldrb	r3, [r3, #5]
 8001246:	4618      	mov	r0, r3
 8001248:	4b28      	ldr	r3, [pc, #160]	; (80012ec <calendario+0x188>)
 800124a:	799b      	ldrb	r3, [r3, #6]
 800124c:	461e      	mov	r6, r3
 800124e:	4b27      	ldr	r3, [pc, #156]	; (80012ec <calendario+0x188>)
 8001250:	78db      	ldrb	r3, [r3, #3]
 8001252:	469c      	mov	ip, r3
 8001254:	4b25      	ldr	r3, [pc, #148]	; (80012ec <calendario+0x188>)
 8001256:	791b      	ldrb	r3, [r3, #4]
 8001258:	461a      	mov	r2, r3
 800125a:	4b24      	ldr	r3, [pc, #144]	; (80012ec <calendario+0x188>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	4619      	mov	r1, r3
 8001260:	4b22      	ldr	r3, [pc, #136]	; (80012ec <calendario+0x188>)
 8001262:	785b      	ldrb	r3, [r3, #1]
 8001264:	9302      	str	r3, [sp, #8]
 8001266:	9101      	str	r1, [sp, #4]
 8001268:	9200      	str	r2, [sp, #0]
 800126a:	4663      	mov	r3, ip
 800126c:	4632      	mov	r2, r6
 800126e:	4601      	mov	r1, r0
 8001270:	481f      	ldr	r0, [pc, #124]	; (80012f0 <calendario+0x18c>)
 8001272:	47a8      	blx	r5
 8001274:	4603      	mov	r3, r0
 8001276:	4619      	mov	r1, r3
 8001278:	481b      	ldr	r0, [pc, #108]	; (80012e8 <calendario+0x184>)
 800127a:	47a0      	blx	r4
				choice = 2;
 800127c:	4b10      	ldr	r3, [pc, #64]	; (80012c0 <calendario+0x15c>)
 800127e:	2202      	movs	r2, #2
 8001280:	701a      	strb	r2, [r3, #0]
			}
			if( value > 10 && value < 30 ){
 8001282:	4b18      	ldr	r3, [pc, #96]	; (80012e4 <calendario+0x180>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b0a      	cmp	r3, #10
 8001288:	d90b      	bls.n	80012a2 <calendario+0x13e>
 800128a:	4b16      	ldr	r3, [pc, #88]	; (80012e4 <calendario+0x180>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2b1d      	cmp	r3, #29
 8001290:	d807      	bhi.n	80012a2 <calendario+0x13e>
				circ.putstr(&circ, "acertar hora\r\n");
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <calendario+0x184>)
 8001294:	69db      	ldr	r3, [r3, #28]
 8001296:	4917      	ldr	r1, [pc, #92]	; (80012f4 <calendario+0x190>)
 8001298:	4813      	ldr	r0, [pc, #76]	; (80012e8 <calendario+0x184>)
 800129a:	4798      	blx	r3
				choice = 4;
 800129c:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <calendario+0x15c>)
 800129e:	2204      	movs	r2, #4
 80012a0:	701a      	strb	r2, [r3, #0]
			}
			if( value > 40 ){
 80012a2:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <calendario+0x180>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2b28      	cmp	r3, #40	; 0x28
 80012a8:	f240 848b 	bls.w	8001bc2 <calendario+0xa5e>
				circ.putstr(&circ, "Calendario\r\n");
 80012ac:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <calendario+0x184>)
 80012ae:	69db      	ldr	r3, [r3, #28]
 80012b0:	4911      	ldr	r1, [pc, #68]	; (80012f8 <calendario+0x194>)
 80012b2:	480d      	ldr	r0, [pc, #52]	; (80012e8 <calendario+0x184>)
 80012b4:	4798      	blx	r3
				choice = 3;
 80012b6:	4b02      	ldr	r3, [pc, #8]	; (80012c0 <calendario+0x15c>)
 80012b8:	2203      	movs	r2, #3
 80012ba:	701a      	strb	r2, [r3, #0]
			}
			break;
 80012bc:	f000 bc81 	b.w	8001bc2 <calendario+0xa5e>
 80012c0:	200003ec 	.word	0x200003ec
 80012c4:	20000378 	.word	0x20000378
 80012c8:	08008d70 	.word	0x08008d70
 80012cc:	20000084 	.word	0x20000084
 80012d0:	20000400 	.word	0x20000400
 80012d4:	20000288 	.word	0x20000288
 80012d8:	08008d78 	.word	0x08008d78
 80012dc:	20000350 	.word	0x20000350
 80012e0:	200003fa 	.word	0x200003fa
 80012e4:	200003f4 	.word	0x200003f4
 80012e8:	200003a4 	.word	0x200003a4
 80012ec:	20000408 	.word	0x20000408
 80012f0:	08008d90 	.word	0x08008d90
 80012f4:	08008dac 	.word	0x08008dac
 80012f8:	08008dbc 	.word	0x08008dbc

		case 2: // show date
			lcd.gotoxy(0,0);
 80012fc:	4b8e      	ldr	r3, [pc, #568]	; (8001538 <calendario+0x3d4>)
 80012fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001300:	2100      	movs	r1, #0
 8001302:	2000      	movs	r0, #0
 8001304:	4798      	blx	r3
			lcd.string_size("Data",16);
 8001306:	4b8c      	ldr	r3, [pc, #560]	; (8001538 <calendario+0x3d4>)
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	2110      	movs	r1, #16
 800130c:	488b      	ldr	r0, [pc, #556]	; (800153c <calendario+0x3d8>)
 800130e:	4798      	blx	r3
			stm.rtc.dr2vec(vecD);
 8001310:	4b8b      	ldr	r3, [pc, #556]	; (8001540 <calendario+0x3dc>)
 8001312:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8001316:	488b      	ldr	r0, [pc, #556]	; (8001544 <calendario+0x3e0>)
 8001318:	4798      	blx	r3
			lcd.gotoxy(3,0);
 800131a:	4b87      	ldr	r3, [pc, #540]	; (8001538 <calendario+0x3d4>)
 800131c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131e:	2100      	movs	r1, #0
 8001320:	2003      	movs	r0, #3
 8001322:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vecD[5],vecD[6],vecD[3],vecD[4],vecD[0],vecD[1]),17);
 8001324:	4b84      	ldr	r3, [pc, #528]	; (8001538 <calendario+0x3d4>)
 8001326:	699c      	ldr	r4, [r3, #24]
 8001328:	4b87      	ldr	r3, [pc, #540]	; (8001548 <calendario+0x3e4>)
 800132a:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800132e:	4b85      	ldr	r3, [pc, #532]	; (8001544 <calendario+0x3e0>)
 8001330:	795b      	ldrb	r3, [r3, #5]
 8001332:	4618      	mov	r0, r3
 8001334:	4b83      	ldr	r3, [pc, #524]	; (8001544 <calendario+0x3e0>)
 8001336:	799b      	ldrb	r3, [r3, #6]
 8001338:	461e      	mov	r6, r3
 800133a:	4b82      	ldr	r3, [pc, #520]	; (8001544 <calendario+0x3e0>)
 800133c:	78db      	ldrb	r3, [r3, #3]
 800133e:	469c      	mov	ip, r3
 8001340:	4b80      	ldr	r3, [pc, #512]	; (8001544 <calendario+0x3e0>)
 8001342:	791b      	ldrb	r3, [r3, #4]
 8001344:	461a      	mov	r2, r3
 8001346:	4b7f      	ldr	r3, [pc, #508]	; (8001544 <calendario+0x3e0>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	4619      	mov	r1, r3
 800134c:	4b7d      	ldr	r3, [pc, #500]	; (8001544 <calendario+0x3e0>)
 800134e:	785b      	ldrb	r3, [r3, #1]
 8001350:	9302      	str	r3, [sp, #8]
 8001352:	9101      	str	r1, [sp, #4]
 8001354:	9200      	str	r2, [sp, #0]
 8001356:	4663      	mov	r3, ip
 8001358:	4632      	mov	r2, r6
 800135a:	4601      	mov	r1, r0
 800135c:	487b      	ldr	r0, [pc, #492]	; (800154c <calendario+0x3e8>)
 800135e:	47a8      	blx	r5
 8001360:	4603      	mov	r3, r0
 8001362:	2111      	movs	r1, #17
 8001364:	4618      	mov	r0, r3
 8001366:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001368:	4b75      	ldr	r3, [pc, #468]	; (8001540 <calendario+0x3dc>)
 800136a:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 800136e:	4b78      	ldr	r3, [pc, #480]	; (8001550 <calendario+0x3ec>)
 8001370:	6958      	ldr	r0, [r3, #20]
 8001372:	4b77      	ldr	r3, [pc, #476]	; (8001550 <calendario+0x3ec>)
 8001374:	6919      	ldr	r1, [r3, #16]
 8001376:	4b77      	ldr	r3, [pc, #476]	; (8001554 <calendario+0x3f0>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	220d      	movs	r2, #13
 800137c:	47a0      	blx	r4
 800137e:	4603      	mov	r3, r0
 8001380:	4a75      	ldr	r2, [pc, #468]	; (8001558 <calendario+0x3f4>)
 8001382:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 ){
 8001384:	4b74      	ldr	r3, [pc, #464]	; (8001558 <calendario+0x3f4>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b05      	cmp	r3, #5
 800138a:	d928      	bls.n	80013de <calendario+0x27a>
 800138c:	4b72      	ldr	r3, [pc, #456]	; (8001558 <calendario+0x3f4>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b0a      	cmp	r3, #10
 8001392:	d824      	bhi.n	80013de <calendario+0x27a>
				circ.putstr(&circ, func.print("hora: %d%d:%d%d:%d%d\r\n", vecT[0],vecT[1],vecT[2],vecT[3],vecT[4],vecT[5]) );
 8001394:	4b71      	ldr	r3, [pc, #452]	; (800155c <calendario+0x3f8>)
 8001396:	69dc      	ldr	r4, [r3, #28]
 8001398:	4b6b      	ldr	r3, [pc, #428]	; (8001548 <calendario+0x3e4>)
 800139a:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800139e:	4b70      	ldr	r3, [pc, #448]	; (8001560 <calendario+0x3fc>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	4618      	mov	r0, r3
 80013a4:	4b6e      	ldr	r3, [pc, #440]	; (8001560 <calendario+0x3fc>)
 80013a6:	785b      	ldrb	r3, [r3, #1]
 80013a8:	461e      	mov	r6, r3
 80013aa:	4b6d      	ldr	r3, [pc, #436]	; (8001560 <calendario+0x3fc>)
 80013ac:	789b      	ldrb	r3, [r3, #2]
 80013ae:	469c      	mov	ip, r3
 80013b0:	4b6b      	ldr	r3, [pc, #428]	; (8001560 <calendario+0x3fc>)
 80013b2:	78db      	ldrb	r3, [r3, #3]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b6a      	ldr	r3, [pc, #424]	; (8001560 <calendario+0x3fc>)
 80013b8:	791b      	ldrb	r3, [r3, #4]
 80013ba:	4619      	mov	r1, r3
 80013bc:	4b68      	ldr	r3, [pc, #416]	; (8001560 <calendario+0x3fc>)
 80013be:	795b      	ldrb	r3, [r3, #5]
 80013c0:	9302      	str	r3, [sp, #8]
 80013c2:	9101      	str	r1, [sp, #4]
 80013c4:	9200      	str	r2, [sp, #0]
 80013c6:	4663      	mov	r3, ip
 80013c8:	4632      	mov	r2, r6
 80013ca:	4601      	mov	r1, r0
 80013cc:	4865      	ldr	r0, [pc, #404]	; (8001564 <calendario+0x400>)
 80013ce:	47a8      	blx	r5
 80013d0:	4603      	mov	r3, r0
 80013d2:	4619      	mov	r1, r3
 80013d4:	4861      	ldr	r0, [pc, #388]	; (800155c <calendario+0x3f8>)
 80013d6:	47a0      	blx	r4
				choice = 1;
 80013d8:	4b63      	ldr	r3, [pc, #396]	; (8001568 <calendario+0x404>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
			}
			if( value > 10 && value < 30 ){
 80013de:	4b5e      	ldr	r3, [pc, #376]	; (8001558 <calendario+0x3f4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b0a      	cmp	r3, #10
 80013e4:	d90b      	bls.n	80013fe <calendario+0x29a>
 80013e6:	4b5c      	ldr	r3, [pc, #368]	; (8001558 <calendario+0x3f4>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2b1d      	cmp	r3, #29
 80013ec:	d807      	bhi.n	80013fe <calendario+0x29a>
				circ.putstr(&circ, "acertar ano\r\n");
 80013ee:	4b5b      	ldr	r3, [pc, #364]	; (800155c <calendario+0x3f8>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	495e      	ldr	r1, [pc, #376]	; (800156c <calendario+0x408>)
 80013f4:	4859      	ldr	r0, [pc, #356]	; (800155c <calendario+0x3f8>)
 80013f6:	4798      	blx	r3
				choice = 7;
 80013f8:	4b5b      	ldr	r3, [pc, #364]	; (8001568 <calendario+0x404>)
 80013fa:	2207      	movs	r2, #7
 80013fc:	701a      	strb	r2, [r3, #0]
			}
			if( value > 40 ){
 80013fe:	4b56      	ldr	r3, [pc, #344]	; (8001558 <calendario+0x3f4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2b28      	cmp	r3, #40	; 0x28
 8001404:	f240 83df 	bls.w	8001bc6 <calendario+0xa62>
				circ.putstr(&circ, "Calendario\r\n");
 8001408:	4b54      	ldr	r3, [pc, #336]	; (800155c <calendario+0x3f8>)
 800140a:	69db      	ldr	r3, [r3, #28]
 800140c:	4958      	ldr	r1, [pc, #352]	; (8001570 <calendario+0x40c>)
 800140e:	4853      	ldr	r0, [pc, #332]	; (800155c <calendario+0x3f8>)
 8001410:	4798      	blx	r3
				choice = 3;
 8001412:	4b55      	ldr	r3, [pc, #340]	; (8001568 <calendario+0x404>)
 8001414:	2203      	movs	r2, #3
 8001416:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001418:	e3d5      	b.n	8001bc6 <calendario+0xa62>

		case 3: // message
			lcd.gotoxy(0,0);
 800141a:	4b47      	ldr	r3, [pc, #284]	; (8001538 <calendario+0x3d4>)
 800141c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141e:	2100      	movs	r1, #0
 8001420:	2000      	movs	r0, #0
 8001422:	4798      	blx	r3
			lcd.string_size("Calendario",10);
 8001424:	4b44      	ldr	r3, [pc, #272]	; (8001538 <calendario+0x3d4>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	210a      	movs	r1, #10
 800142a:	4852      	ldr	r0, [pc, #328]	; (8001574 <calendario+0x410>)
 800142c:	4798      	blx	r3

			stm.rtc.dr2vec(vecD);
 800142e:	4b44      	ldr	r3, [pc, #272]	; (8001540 <calendario+0x3dc>)
 8001430:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8001434:	4843      	ldr	r0, [pc, #268]	; (8001544 <calendario+0x3e0>)
 8001436:	4798      	blx	r3
			lcd.gotoxy(2,0);
 8001438:	4b3f      	ldr	r3, [pc, #252]	; (8001538 <calendario+0x3d4>)
 800143a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143c:	2100      	movs	r1, #0
 800143e:	2002      	movs	r0, #2
 8001440:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vecD[5],vecD[6],vecD[3],vecD[4],vecD[0],vecD[1]), 17);
 8001442:	4b3d      	ldr	r3, [pc, #244]	; (8001538 <calendario+0x3d4>)
 8001444:	699c      	ldr	r4, [r3, #24]
 8001446:	4b40      	ldr	r3, [pc, #256]	; (8001548 <calendario+0x3e4>)
 8001448:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800144c:	4b3d      	ldr	r3, [pc, #244]	; (8001544 <calendario+0x3e0>)
 800144e:	795b      	ldrb	r3, [r3, #5]
 8001450:	4618      	mov	r0, r3
 8001452:	4b3c      	ldr	r3, [pc, #240]	; (8001544 <calendario+0x3e0>)
 8001454:	799b      	ldrb	r3, [r3, #6]
 8001456:	461e      	mov	r6, r3
 8001458:	4b3a      	ldr	r3, [pc, #232]	; (8001544 <calendario+0x3e0>)
 800145a:	78db      	ldrb	r3, [r3, #3]
 800145c:	469c      	mov	ip, r3
 800145e:	4b39      	ldr	r3, [pc, #228]	; (8001544 <calendario+0x3e0>)
 8001460:	791b      	ldrb	r3, [r3, #4]
 8001462:	461a      	mov	r2, r3
 8001464:	4b37      	ldr	r3, [pc, #220]	; (8001544 <calendario+0x3e0>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	4619      	mov	r1, r3
 800146a:	4b36      	ldr	r3, [pc, #216]	; (8001544 <calendario+0x3e0>)
 800146c:	785b      	ldrb	r3, [r3, #1]
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	9101      	str	r1, [sp, #4]
 8001472:	9200      	str	r2, [sp, #0]
 8001474:	4663      	mov	r3, ip
 8001476:	4632      	mov	r2, r6
 8001478:	4601      	mov	r1, r0
 800147a:	4834      	ldr	r0, [pc, #208]	; (800154c <calendario+0x3e8>)
 800147c:	47a8      	blx	r5
 800147e:	4603      	mov	r3, r0
 8001480:	2111      	movs	r1, #17
 8001482:	4618      	mov	r0, r3
 8001484:	47a0      	blx	r4

			stm.rtc.tr2vec(vecT);
 8001486:	4b2e      	ldr	r3, [pc, #184]	; (8001540 <calendario+0x3dc>)
 8001488:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800148c:	4834      	ldr	r0, [pc, #208]	; (8001560 <calendario+0x3fc>)
 800148e:	4798      	blx	r3
			lcd.gotoxy(3,0);
 8001490:	4b29      	ldr	r3, [pc, #164]	; (8001538 <calendario+0x3d4>)
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	2100      	movs	r1, #0
 8001496:	2003      	movs	r0, #3
 8001498:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vecT[0],vecT[1],vecT[2],vecT[3],vecT[4],vecT[5]), 17);
 800149a:	4b27      	ldr	r3, [pc, #156]	; (8001538 <calendario+0x3d4>)
 800149c:	699c      	ldr	r4, [r3, #24]
 800149e:	4b2a      	ldr	r3, [pc, #168]	; (8001548 <calendario+0x3e4>)
 80014a0:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 80014a4:	4b2e      	ldr	r3, [pc, #184]	; (8001560 <calendario+0x3fc>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	4b2d      	ldr	r3, [pc, #180]	; (8001560 <calendario+0x3fc>)
 80014ac:	785b      	ldrb	r3, [r3, #1]
 80014ae:	461e      	mov	r6, r3
 80014b0:	4b2b      	ldr	r3, [pc, #172]	; (8001560 <calendario+0x3fc>)
 80014b2:	789b      	ldrb	r3, [r3, #2]
 80014b4:	469c      	mov	ip, r3
 80014b6:	4b2a      	ldr	r3, [pc, #168]	; (8001560 <calendario+0x3fc>)
 80014b8:	78db      	ldrb	r3, [r3, #3]
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b28      	ldr	r3, [pc, #160]	; (8001560 <calendario+0x3fc>)
 80014be:	791b      	ldrb	r3, [r3, #4]
 80014c0:	4619      	mov	r1, r3
 80014c2:	4b27      	ldr	r3, [pc, #156]	; (8001560 <calendario+0x3fc>)
 80014c4:	795b      	ldrb	r3, [r3, #5]
 80014c6:	9302      	str	r3, [sp, #8]
 80014c8:	9101      	str	r1, [sp, #4]
 80014ca:	9200      	str	r2, [sp, #0]
 80014cc:	4663      	mov	r3, ip
 80014ce:	4632      	mov	r2, r6
 80014d0:	4601      	mov	r1, r0
 80014d2:	4829      	ldr	r0, [pc, #164]	; (8001578 <calendario+0x414>)
 80014d4:	47a8      	blx	r5
 80014d6:	4603      	mov	r3, r0
 80014d8:	2111      	movs	r1, #17
 80014da:	4618      	mov	r0, r3
 80014dc:	47a0      	blx	r4

			if(stm.func.triggerB(PINC.HL,PINC.LH,13,count2) > 40){
 80014de:	4b18      	ldr	r3, [pc, #96]	; (8001540 <calendario+0x3dc>)
 80014e0:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 80014e4:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <calendario+0x3ec>)
 80014e6:	6958      	ldr	r0, [r3, #20]
 80014e8:	4b19      	ldr	r3, [pc, #100]	; (8001550 <calendario+0x3ec>)
 80014ea:	6919      	ldr	r1, [r3, #16]
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <calendario+0x3f0>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	220d      	movs	r2, #13
 80014f2:	47a0      	blx	r4
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b28      	cmp	r3, #40	; 0x28
 80014f8:	f240 8367 	bls.w	8001bca <calendario+0xa66>
				lcd.gotoxy(2,0);
 80014fc:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <calendario+0x3d4>)
 80014fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001500:	2100      	movs	r1, #0
 8001502:	2002      	movs	r0, #2
 8001504:	4798      	blx	r3
				lcd.string_size(" ",17);
 8001506:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <calendario+0x3d4>)
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	2111      	movs	r1, #17
 800150c:	481b      	ldr	r0, [pc, #108]	; (800157c <calendario+0x418>)
 800150e:	4798      	blx	r3
				lcd.gotoxy(3,0);
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <calendario+0x3d4>)
 8001512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001514:	2100      	movs	r1, #0
 8001516:	2003      	movs	r0, #3
 8001518:	4798      	blx	r3
				lcd.string_size(" ",15);
 800151a:	4b07      	ldr	r3, [pc, #28]	; (8001538 <calendario+0x3d4>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	210f      	movs	r1, #15
 8001520:	4816      	ldr	r0, [pc, #88]	; (800157c <calendario+0x418>)
 8001522:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001524:	4b0d      	ldr	r3, [pc, #52]	; (800155c <calendario+0x3f8>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	4915      	ldr	r1, [pc, #84]	; (8001580 <calendario+0x41c>)
 800152a:	480c      	ldr	r0, [pc, #48]	; (800155c <calendario+0x3f8>)
 800152c:	4798      	blx	r3
				choice = 1;
 800152e:	4b0e      	ldr	r3, [pc, #56]	; (8001568 <calendario+0x404>)
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001534:	e349      	b.n	8001bca <calendario+0xa66>
 8001536:	bf00      	nop
 8001538:	20000378 	.word	0x20000378
 800153c:	08008dcc 	.word	0x08008dcc
 8001540:	20000084 	.word	0x20000084
 8001544:	20000408 	.word	0x20000408
 8001548:	20000288 	.word	0x20000288
 800154c:	08008dd4 	.word	0x08008dd4
 8001550:	20000350 	.word	0x20000350
 8001554:	200003fa 	.word	0x200003fa
 8001558:	200003f4 	.word	0x200003f4
 800155c:	200003a4 	.word	0x200003a4
 8001560:	20000400 	.word	0x20000400
 8001564:	08008dec 	.word	0x08008dec
 8001568:	200003ec 	.word	0x200003ec
 800156c:	08008e04 	.word	0x08008e04
 8001570:	08008dbc 	.word	0x08008dbc
 8001574:	08008e14 	.word	0x08008e14
 8001578:	08008d78 	.word	0x08008d78
 800157c:	08008e20 	.word	0x08008e20
 8001580:	08008e24 	.word	0x08008e24

		// Relogio
		case 4: // Set Hour
			lcd.gotoxy(0,0);
 8001584:	4b78      	ldr	r3, [pc, #480]	; (8001768 <calendario+0x604>)
 8001586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001588:	2100      	movs	r1, #0
 800158a:	2000      	movs	r0, #0
 800158c:	4798      	blx	r3
			lcd.string_size("Acertar Hora",16);
 800158e:	4b76      	ldr	r3, [pc, #472]	; (8001768 <calendario+0x604>)
 8001590:	699b      	ldr	r3, [r3, #24]
 8001592:	2110      	movs	r1, #16
 8001594:	4875      	ldr	r0, [pc, #468]	; (800176c <calendario+0x608>)
 8001596:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001598:	4b75      	ldr	r3, [pc, #468]	; (8001770 <calendario+0x60c>)
 800159a:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 800159e:	4b75      	ldr	r3, [pc, #468]	; (8001774 <calendario+0x610>)
 80015a0:	6958      	ldr	r0, [r3, #20]
 80015a2:	4b74      	ldr	r3, [pc, #464]	; (8001774 <calendario+0x610>)
 80015a4:	6919      	ldr	r1, [r3, #16]
 80015a6:	4b74      	ldr	r3, [pc, #464]	; (8001778 <calendario+0x614>)
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	220d      	movs	r2, #13
 80015ac:	47a0      	blx	r4
 80015ae:	4603      	mov	r3, r0
 80015b0:	4a72      	ldr	r2, [pc, #456]	; (800177c <calendario+0x618>)
 80015b2:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80015b4:	4b71      	ldr	r3, [pc, #452]	; (800177c <calendario+0x618>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d023      	beq.n	8001604 <calendario+0x4a0>
 80015bc:	4b6f      	ldr	r3, [pc, #444]	; (800177c <calendario+0x618>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b05      	cmp	r3, #5
 80015c2:	d81f      	bhi.n	8001604 <calendario+0x4a0>
				hour ++;
 80015c4:	4b6e      	ldr	r3, [pc, #440]	; (8001780 <calendario+0x61c>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	3301      	adds	r3, #1
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	4b6c      	ldr	r3, [pc, #432]	; (8001780 <calendario+0x61c>)
 80015ce:	701a      	strb	r2, [r3, #0]
				if(hour > 23)
 80015d0:	4b6b      	ldr	r3, [pc, #428]	; (8001780 <calendario+0x61c>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b17      	cmp	r3, #23
 80015d6:	d902      	bls.n	80015de <calendario+0x47a>
					hour = 0;
 80015d8:	4b69      	ldr	r3, [pc, #420]	; (8001780 <calendario+0x61c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80015de:	4b62      	ldr	r3, [pc, #392]	; (8001768 <calendario+0x604>)
 80015e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e2:	2100      	movs	r1, #0
 80015e4:	2002      	movs	r0, #2
 80015e6:	4798      	blx	r3
				lcd.string_size(func.print("hora: %d", hour),16);
 80015e8:	4b5f      	ldr	r3, [pc, #380]	; (8001768 <calendario+0x604>)
 80015ea:	699c      	ldr	r4, [r3, #24]
 80015ec:	4b65      	ldr	r3, [pc, #404]	; (8001784 <calendario+0x620>)
 80015ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80015f2:	4a63      	ldr	r2, [pc, #396]	; (8001780 <calendario+0x61c>)
 80015f4:	7812      	ldrb	r2, [r2, #0]
 80015f6:	4611      	mov	r1, r2
 80015f8:	4863      	ldr	r0, [pc, #396]	; (8001788 <calendario+0x624>)
 80015fa:	4798      	blx	r3
 80015fc:	4603      	mov	r3, r0
 80015fe:	2110      	movs	r1, #16
 8001600:	4618      	mov	r0, r3
 8001602:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001604:	4b5d      	ldr	r3, [pc, #372]	; (800177c <calendario+0x618>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b0a      	cmp	r3, #10
 800160a:	d915      	bls.n	8001638 <calendario+0x4d4>
 800160c:	4b5b      	ldr	r3, [pc, #364]	; (800177c <calendario+0x618>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b13      	cmp	r3, #19
 8001612:	d811      	bhi.n	8001638 <calendario+0x4d4>
				lcd.gotoxy(2,0);
 8001614:	4b54      	ldr	r3, [pc, #336]	; (8001768 <calendario+0x604>)
 8001616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001618:	2100      	movs	r1, #0
 800161a:	2002      	movs	r0, #2
 800161c:	4798      	blx	r3
				lcd.string_size(" ",16);
 800161e:	4b52      	ldr	r3, [pc, #328]	; (8001768 <calendario+0x604>)
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	2110      	movs	r1, #16
 8001624:	4859      	ldr	r0, [pc, #356]	; (800178c <calendario+0x628>)
 8001626:	4798      	blx	r3
				circ.putstr(&circ, "acertar minutos\r\n");
 8001628:	4b59      	ldr	r3, [pc, #356]	; (8001790 <calendario+0x62c>)
 800162a:	69db      	ldr	r3, [r3, #28]
 800162c:	4959      	ldr	r1, [pc, #356]	; (8001794 <calendario+0x630>)
 800162e:	4858      	ldr	r0, [pc, #352]	; (8001790 <calendario+0x62c>)
 8001630:	4798      	blx	r3
				choice = 5;
 8001632:	4b59      	ldr	r3, [pc, #356]	; (8001798 <calendario+0x634>)
 8001634:	2205      	movs	r2, #5
 8001636:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001638:	4b50      	ldr	r3, [pc, #320]	; (800177c <calendario+0x618>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b13      	cmp	r3, #19
 800163e:	f240 82c6 	bls.w	8001bce <calendario+0xa6a>
				lcd.gotoxy(2,0);
 8001642:	4b49      	ldr	r3, [pc, #292]	; (8001768 <calendario+0x604>)
 8001644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001646:	2100      	movs	r1, #0
 8001648:	2002      	movs	r0, #2
 800164a:	4798      	blx	r3
				lcd.string_size(" ",16);
 800164c:	4b46      	ldr	r3, [pc, #280]	; (8001768 <calendario+0x604>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	2110      	movs	r1, #16
 8001652:	484e      	ldr	r0, [pc, #312]	; (800178c <calendario+0x628>)
 8001654:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001656:	4b4e      	ldr	r3, [pc, #312]	; (8001790 <calendario+0x62c>)
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	4950      	ldr	r1, [pc, #320]	; (800179c <calendario+0x638>)
 800165c:	484c      	ldr	r0, [pc, #304]	; (8001790 <calendario+0x62c>)
 800165e:	4798      	blx	r3
				choice = 1;
 8001660:	4b4d      	ldr	r3, [pc, #308]	; (8001798 <calendario+0x634>)
 8001662:	2201      	movs	r2, #1
 8001664:	701a      	strb	r2, [r3, #0]
				stm.rtc.Hour(hour);
 8001666:	4b42      	ldr	r3, [pc, #264]	; (8001770 <calendario+0x60c>)
 8001668:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800166c:	4a44      	ldr	r2, [pc, #272]	; (8001780 <calendario+0x61c>)
 800166e:	7812      	ldrb	r2, [r2, #0]
 8001670:	4610      	mov	r0, r2
 8001672:	4798      	blx	r3
			}
			break;
 8001674:	e2ab      	b.n	8001bce <calendario+0xa6a>

		case 5: // Set Minute
			lcd.gotoxy(0,0);
 8001676:	4b3c      	ldr	r3, [pc, #240]	; (8001768 <calendario+0x604>)
 8001678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167a:	2100      	movs	r1, #0
 800167c:	2000      	movs	r0, #0
 800167e:	4798      	blx	r3
			lcd.string_size("Acertar Minutos",16);
 8001680:	4b39      	ldr	r3, [pc, #228]	; (8001768 <calendario+0x604>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	2110      	movs	r1, #16
 8001686:	4846      	ldr	r0, [pc, #280]	; (80017a0 <calendario+0x63c>)
 8001688:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800168a:	4b39      	ldr	r3, [pc, #228]	; (8001770 <calendario+0x60c>)
 800168c:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 8001690:	4b38      	ldr	r3, [pc, #224]	; (8001774 <calendario+0x610>)
 8001692:	6958      	ldr	r0, [r3, #20]
 8001694:	4b37      	ldr	r3, [pc, #220]	; (8001774 <calendario+0x610>)
 8001696:	6919      	ldr	r1, [r3, #16]
 8001698:	4b37      	ldr	r3, [pc, #220]	; (8001778 <calendario+0x614>)
 800169a:	881b      	ldrh	r3, [r3, #0]
 800169c:	220d      	movs	r2, #13
 800169e:	47a0      	blx	r4
 80016a0:	4603      	mov	r3, r0
 80016a2:	4a36      	ldr	r2, [pc, #216]	; (800177c <calendario+0x618>)
 80016a4:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80016a6:	4b35      	ldr	r3, [pc, #212]	; (800177c <calendario+0x618>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d023      	beq.n	80016f6 <calendario+0x592>
 80016ae:	4b33      	ldr	r3, [pc, #204]	; (800177c <calendario+0x618>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b05      	cmp	r3, #5
 80016b4:	d81f      	bhi.n	80016f6 <calendario+0x592>
				minute ++;
 80016b6:	4b3b      	ldr	r3, [pc, #236]	; (80017a4 <calendario+0x640>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	3301      	adds	r3, #1
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4b39      	ldr	r3, [pc, #228]	; (80017a4 <calendario+0x640>)
 80016c0:	701a      	strb	r2, [r3, #0]
				if(minute > 59)
 80016c2:	4b38      	ldr	r3, [pc, #224]	; (80017a4 <calendario+0x640>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b3b      	cmp	r3, #59	; 0x3b
 80016c8:	d902      	bls.n	80016d0 <calendario+0x56c>
					minute = 0;
 80016ca:	4b36      	ldr	r3, [pc, #216]	; (80017a4 <calendario+0x640>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80016d0:	4b25      	ldr	r3, [pc, #148]	; (8001768 <calendario+0x604>)
 80016d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d4:	2100      	movs	r1, #0
 80016d6:	2002      	movs	r0, #2
 80016d8:	4798      	blx	r3
				lcd.string_size(func.print("minuto: %d", minute),16);
 80016da:	4b23      	ldr	r3, [pc, #140]	; (8001768 <calendario+0x604>)
 80016dc:	699c      	ldr	r4, [r3, #24]
 80016de:	4b29      	ldr	r3, [pc, #164]	; (8001784 <calendario+0x620>)
 80016e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016e4:	4a2f      	ldr	r2, [pc, #188]	; (80017a4 <calendario+0x640>)
 80016e6:	7812      	ldrb	r2, [r2, #0]
 80016e8:	4611      	mov	r1, r2
 80016ea:	482f      	ldr	r0, [pc, #188]	; (80017a8 <calendario+0x644>)
 80016ec:	4798      	blx	r3
 80016ee:	4603      	mov	r3, r0
 80016f0:	2110      	movs	r1, #16
 80016f2:	4618      	mov	r0, r3
 80016f4:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80016f6:	4b21      	ldr	r3, [pc, #132]	; (800177c <calendario+0x618>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2b0a      	cmp	r3, #10
 80016fc:	d915      	bls.n	800172a <calendario+0x5c6>
 80016fe:	4b1f      	ldr	r3, [pc, #124]	; (800177c <calendario+0x618>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2b13      	cmp	r3, #19
 8001704:	d811      	bhi.n	800172a <calendario+0x5c6>
				lcd.gotoxy(2,0);
 8001706:	4b18      	ldr	r3, [pc, #96]	; (8001768 <calendario+0x604>)
 8001708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170a:	2100      	movs	r1, #0
 800170c:	2002      	movs	r0, #2
 800170e:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001710:	4b15      	ldr	r3, [pc, #84]	; (8001768 <calendario+0x604>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	2110      	movs	r1, #16
 8001716:	481d      	ldr	r0, [pc, #116]	; (800178c <calendario+0x628>)
 8001718:	4798      	blx	r3
				circ.putstr(&circ, "acertar segundos\r\n");
 800171a:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <calendario+0x62c>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	4923      	ldr	r1, [pc, #140]	; (80017ac <calendario+0x648>)
 8001720:	481b      	ldr	r0, [pc, #108]	; (8001790 <calendario+0x62c>)
 8001722:	4798      	blx	r3
				choice = 6;
 8001724:	4b1c      	ldr	r3, [pc, #112]	; (8001798 <calendario+0x634>)
 8001726:	2206      	movs	r2, #6
 8001728:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 800172a:	4b14      	ldr	r3, [pc, #80]	; (800177c <calendario+0x618>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	2b13      	cmp	r3, #19
 8001730:	f240 824f 	bls.w	8001bd2 <calendario+0xa6e>
				lcd.gotoxy(2,0);
 8001734:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <calendario+0x604>)
 8001736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001738:	2100      	movs	r1, #0
 800173a:	2002      	movs	r0, #2
 800173c:	4798      	blx	r3
				lcd.string_size(" ",16);
 800173e:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <calendario+0x604>)
 8001740:	699b      	ldr	r3, [r3, #24]
 8001742:	2110      	movs	r1, #16
 8001744:	4811      	ldr	r0, [pc, #68]	; (800178c <calendario+0x628>)
 8001746:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001748:	4b11      	ldr	r3, [pc, #68]	; (8001790 <calendario+0x62c>)
 800174a:	69db      	ldr	r3, [r3, #28]
 800174c:	4913      	ldr	r1, [pc, #76]	; (800179c <calendario+0x638>)
 800174e:	4810      	ldr	r0, [pc, #64]	; (8001790 <calendario+0x62c>)
 8001750:	4798      	blx	r3
				choice = 1;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <calendario+0x634>)
 8001754:	2201      	movs	r2, #1
 8001756:	701a      	strb	r2, [r3, #0]
				stm.rtc.Minute(minute);
 8001758:	4b05      	ldr	r3, [pc, #20]	; (8001770 <calendario+0x60c>)
 800175a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800175e:	4a11      	ldr	r2, [pc, #68]	; (80017a4 <calendario+0x640>)
 8001760:	7812      	ldrb	r2, [r2, #0]
 8001762:	4610      	mov	r0, r2
 8001764:	4798      	blx	r3
			}
			break;
 8001766:	e234      	b.n	8001bd2 <calendario+0xa6e>
 8001768:	20000378 	.word	0x20000378
 800176c:	08008e30 	.word	0x08008e30
 8001770:	20000084 	.word	0x20000084
 8001774:	20000350 	.word	0x20000350
 8001778:	200003fa 	.word	0x200003fa
 800177c:	200003f4 	.word	0x200003f4
 8001780:	200003ed 	.word	0x200003ed
 8001784:	20000288 	.word	0x20000288
 8001788:	08008e40 	.word	0x08008e40
 800178c:	08008e20 	.word	0x08008e20
 8001790:	200003a4 	.word	0x200003a4
 8001794:	08008e4c 	.word	0x08008e4c
 8001798:	200003ec 	.word	0x200003ec
 800179c:	08008e24 	.word	0x08008e24
 80017a0:	08008e60 	.word	0x08008e60
 80017a4:	200003ee 	.word	0x200003ee
 80017a8:	08008e70 	.word	0x08008e70
 80017ac:	08008e7c 	.word	0x08008e7c

		case 6: // Set Second
			lcd.gotoxy(0,0);
 80017b0:	4b78      	ldr	r3, [pc, #480]	; (8001994 <calendario+0x830>)
 80017b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b4:	2100      	movs	r1, #0
 80017b6:	2000      	movs	r0, #0
 80017b8:	4798      	blx	r3
			lcd.string_size("Acertar Segundos",16);
 80017ba:	4b76      	ldr	r3, [pc, #472]	; (8001994 <calendario+0x830>)
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	2110      	movs	r1, #16
 80017c0:	4875      	ldr	r0, [pc, #468]	; (8001998 <calendario+0x834>)
 80017c2:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80017c4:	4b75      	ldr	r3, [pc, #468]	; (800199c <calendario+0x838>)
 80017c6:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 80017ca:	4b75      	ldr	r3, [pc, #468]	; (80019a0 <calendario+0x83c>)
 80017cc:	6958      	ldr	r0, [r3, #20]
 80017ce:	4b74      	ldr	r3, [pc, #464]	; (80019a0 <calendario+0x83c>)
 80017d0:	6919      	ldr	r1, [r3, #16]
 80017d2:	4b74      	ldr	r3, [pc, #464]	; (80019a4 <calendario+0x840>)
 80017d4:	881b      	ldrh	r3, [r3, #0]
 80017d6:	220d      	movs	r2, #13
 80017d8:	47a0      	blx	r4
 80017da:	4603      	mov	r3, r0
 80017dc:	4a72      	ldr	r2, [pc, #456]	; (80019a8 <calendario+0x844>)
 80017de:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80017e0:	4b71      	ldr	r3, [pc, #452]	; (80019a8 <calendario+0x844>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d023      	beq.n	8001830 <calendario+0x6cc>
 80017e8:	4b6f      	ldr	r3, [pc, #444]	; (80019a8 <calendario+0x844>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b05      	cmp	r3, #5
 80017ee:	d81f      	bhi.n	8001830 <calendario+0x6cc>
				second ++;
 80017f0:	4b6e      	ldr	r3, [pc, #440]	; (80019ac <calendario+0x848>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	3301      	adds	r3, #1
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b6c      	ldr	r3, [pc, #432]	; (80019ac <calendario+0x848>)
 80017fa:	701a      	strb	r2, [r3, #0]
				if(second > 59)
 80017fc:	4b6b      	ldr	r3, [pc, #428]	; (80019ac <calendario+0x848>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b3b      	cmp	r3, #59	; 0x3b
 8001802:	d902      	bls.n	800180a <calendario+0x6a6>
					second = 0;
 8001804:	4b69      	ldr	r3, [pc, #420]	; (80019ac <calendario+0x848>)
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 800180a:	4b62      	ldr	r3, [pc, #392]	; (8001994 <calendario+0x830>)
 800180c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180e:	2100      	movs	r1, #0
 8001810:	2002      	movs	r0, #2
 8001812:	4798      	blx	r3
				lcd.string_size(func.print("segundo: %d", second),16);
 8001814:	4b5f      	ldr	r3, [pc, #380]	; (8001994 <calendario+0x830>)
 8001816:	699c      	ldr	r4, [r3, #24]
 8001818:	4b65      	ldr	r3, [pc, #404]	; (80019b0 <calendario+0x84c>)
 800181a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800181e:	4a63      	ldr	r2, [pc, #396]	; (80019ac <calendario+0x848>)
 8001820:	7812      	ldrb	r2, [r2, #0]
 8001822:	4611      	mov	r1, r2
 8001824:	4863      	ldr	r0, [pc, #396]	; (80019b4 <calendario+0x850>)
 8001826:	4798      	blx	r3
 8001828:	4603      	mov	r3, r0
 800182a:	2110      	movs	r1, #16
 800182c:	4618      	mov	r0, r3
 800182e:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001830:	4b5d      	ldr	r3, [pc, #372]	; (80019a8 <calendario+0x844>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b0a      	cmp	r3, #10
 8001836:	d915      	bls.n	8001864 <calendario+0x700>
 8001838:	4b5b      	ldr	r3, [pc, #364]	; (80019a8 <calendario+0x844>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b13      	cmp	r3, #19
 800183e:	d811      	bhi.n	8001864 <calendario+0x700>
				lcd.gotoxy(2,0);
 8001840:	4b54      	ldr	r3, [pc, #336]	; (8001994 <calendario+0x830>)
 8001842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001844:	2100      	movs	r1, #0
 8001846:	2002      	movs	r0, #2
 8001848:	4798      	blx	r3
				lcd.string_size(" ",16);
 800184a:	4b52      	ldr	r3, [pc, #328]	; (8001994 <calendario+0x830>)
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	2110      	movs	r1, #16
 8001850:	4859      	ldr	r0, [pc, #356]	; (80019b8 <calendario+0x854>)
 8001852:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001854:	4b59      	ldr	r3, [pc, #356]	; (80019bc <calendario+0x858>)
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	4959      	ldr	r1, [pc, #356]	; (80019c0 <calendario+0x85c>)
 800185a:	4858      	ldr	r0, [pc, #352]	; (80019bc <calendario+0x858>)
 800185c:	4798      	blx	r3
				choice = 1;
 800185e:	4b59      	ldr	r3, [pc, #356]	; (80019c4 <calendario+0x860>)
 8001860:	2201      	movs	r2, #1
 8001862:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001864:	4b50      	ldr	r3, [pc, #320]	; (80019a8 <calendario+0x844>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b13      	cmp	r3, #19
 800186a:	f240 81b4 	bls.w	8001bd6 <calendario+0xa72>
				lcd.gotoxy(2,0);
 800186e:	4b49      	ldr	r3, [pc, #292]	; (8001994 <calendario+0x830>)
 8001870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001872:	2100      	movs	r1, #0
 8001874:	2002      	movs	r0, #2
 8001876:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001878:	4b46      	ldr	r3, [pc, #280]	; (8001994 <calendario+0x830>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	2110      	movs	r1, #16
 800187e:	484e      	ldr	r0, [pc, #312]	; (80019b8 <calendario+0x854>)
 8001880:	4798      	blx	r3
				circ.putstr(&circ, "Relogio\r\n");
 8001882:	4b4e      	ldr	r3, [pc, #312]	; (80019bc <calendario+0x858>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	494e      	ldr	r1, [pc, #312]	; (80019c0 <calendario+0x85c>)
 8001888:	484c      	ldr	r0, [pc, #304]	; (80019bc <calendario+0x858>)
 800188a:	4798      	blx	r3
				choice = 1;
 800188c:	4b4d      	ldr	r3, [pc, #308]	; (80019c4 <calendario+0x860>)
 800188e:	2201      	movs	r2, #1
 8001890:	701a      	strb	r2, [r3, #0]
				stm.rtc.Second(second);
 8001892:	4b42      	ldr	r3, [pc, #264]	; (800199c <calendario+0x838>)
 8001894:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001898:	4a44      	ldr	r2, [pc, #272]	; (80019ac <calendario+0x848>)
 800189a:	7812      	ldrb	r2, [r2, #0]
 800189c:	4610      	mov	r0, r2
 800189e:	4798      	blx	r3
			}
			break;
 80018a0:	e199      	b.n	8001bd6 <calendario+0xa72>

			// Calendario
		case 7: // Set Year
			lcd.gotoxy(0,0);
 80018a2:	4b3c      	ldr	r3, [pc, #240]	; (8001994 <calendario+0x830>)
 80018a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a6:	2100      	movs	r1, #0
 80018a8:	2000      	movs	r0, #0
 80018aa:	4798      	blx	r3
			lcd.string_size("Acertar Ano",16);
 80018ac:	4b39      	ldr	r3, [pc, #228]	; (8001994 <calendario+0x830>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	2110      	movs	r1, #16
 80018b2:	4845      	ldr	r0, [pc, #276]	; (80019c8 <calendario+0x864>)
 80018b4:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80018b6:	4b39      	ldr	r3, [pc, #228]	; (800199c <calendario+0x838>)
 80018b8:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 80018bc:	4b38      	ldr	r3, [pc, #224]	; (80019a0 <calendario+0x83c>)
 80018be:	6958      	ldr	r0, [r3, #20]
 80018c0:	4b37      	ldr	r3, [pc, #220]	; (80019a0 <calendario+0x83c>)
 80018c2:	6919      	ldr	r1, [r3, #16]
 80018c4:	4b37      	ldr	r3, [pc, #220]	; (80019a4 <calendario+0x840>)
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	220d      	movs	r2, #13
 80018ca:	47a0      	blx	r4
 80018cc:	4603      	mov	r3, r0
 80018ce:	4a36      	ldr	r2, [pc, #216]	; (80019a8 <calendario+0x844>)
 80018d0:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 80018d2:	4b35      	ldr	r3, [pc, #212]	; (80019a8 <calendario+0x844>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d023      	beq.n	8001922 <calendario+0x7be>
 80018da:	4b33      	ldr	r3, [pc, #204]	; (80019a8 <calendario+0x844>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b05      	cmp	r3, #5
 80018e0:	d81f      	bhi.n	8001922 <calendario+0x7be>
				ano ++;
 80018e2:	4b3a      	ldr	r3, [pc, #232]	; (80019cc <calendario+0x868>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	3301      	adds	r3, #1
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4b38      	ldr	r3, [pc, #224]	; (80019cc <calendario+0x868>)
 80018ec:	701a      	strb	r2, [r3, #0]
				if(ano > 99)
 80018ee:	4b37      	ldr	r3, [pc, #220]	; (80019cc <calendario+0x868>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b63      	cmp	r3, #99	; 0x63
 80018f4:	d902      	bls.n	80018fc <calendario+0x798>
					ano = 0;
 80018f6:	4b35      	ldr	r3, [pc, #212]	; (80019cc <calendario+0x868>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 80018fc:	4b25      	ldr	r3, [pc, #148]	; (8001994 <calendario+0x830>)
 80018fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001900:	2100      	movs	r1, #0
 8001902:	2002      	movs	r0, #2
 8001904:	4798      	blx	r3
				lcd.string_size(func.print("Ano: %d", ano),16);
 8001906:	4b23      	ldr	r3, [pc, #140]	; (8001994 <calendario+0x830>)
 8001908:	699c      	ldr	r4, [r3, #24]
 800190a:	4b29      	ldr	r3, [pc, #164]	; (80019b0 <calendario+0x84c>)
 800190c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001910:	4a2e      	ldr	r2, [pc, #184]	; (80019cc <calendario+0x868>)
 8001912:	7812      	ldrb	r2, [r2, #0]
 8001914:	4611      	mov	r1, r2
 8001916:	482e      	ldr	r0, [pc, #184]	; (80019d0 <calendario+0x86c>)
 8001918:	4798      	blx	r3
 800191a:	4603      	mov	r3, r0
 800191c:	2110      	movs	r1, #16
 800191e:	4618      	mov	r0, r3
 8001920:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001922:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <calendario+0x844>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b0a      	cmp	r3, #10
 8001928:	d915      	bls.n	8001956 <calendario+0x7f2>
 800192a:	4b1f      	ldr	r3, [pc, #124]	; (80019a8 <calendario+0x844>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2b13      	cmp	r3, #19
 8001930:	d811      	bhi.n	8001956 <calendario+0x7f2>
				lcd.gotoxy(2,0);
 8001932:	4b18      	ldr	r3, [pc, #96]	; (8001994 <calendario+0x830>)
 8001934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001936:	2100      	movs	r1, #0
 8001938:	2002      	movs	r0, #2
 800193a:	4798      	blx	r3
				lcd.string_size(" ",16);
 800193c:	4b15      	ldr	r3, [pc, #84]	; (8001994 <calendario+0x830>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	2110      	movs	r1, #16
 8001942:	481d      	ldr	r0, [pc, #116]	; (80019b8 <calendario+0x854>)
 8001944:	4798      	blx	r3
				circ.putstr(&circ, "acertar mes\r\n");
 8001946:	4b1d      	ldr	r3, [pc, #116]	; (80019bc <calendario+0x858>)
 8001948:	69db      	ldr	r3, [r3, #28]
 800194a:	4922      	ldr	r1, [pc, #136]	; (80019d4 <calendario+0x870>)
 800194c:	481b      	ldr	r0, [pc, #108]	; (80019bc <calendario+0x858>)
 800194e:	4798      	blx	r3
				choice = 8;
 8001950:	4b1c      	ldr	r3, [pc, #112]	; (80019c4 <calendario+0x860>)
 8001952:	2208      	movs	r2, #8
 8001954:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001956:	4b14      	ldr	r3, [pc, #80]	; (80019a8 <calendario+0x844>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2b13      	cmp	r3, #19
 800195c:	f240 813d 	bls.w	8001bda <calendario+0xa76>
				lcd.gotoxy(2,0);
 8001960:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <calendario+0x830>)
 8001962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001964:	2100      	movs	r1, #0
 8001966:	2002      	movs	r0, #2
 8001968:	4798      	blx	r3
				lcd.string_size(" ",16);
 800196a:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <calendario+0x830>)
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	2110      	movs	r1, #16
 8001970:	4811      	ldr	r0, [pc, #68]	; (80019b8 <calendario+0x854>)
 8001972:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001974:	4b11      	ldr	r3, [pc, #68]	; (80019bc <calendario+0x858>)
 8001976:	69db      	ldr	r3, [r3, #28]
 8001978:	4917      	ldr	r1, [pc, #92]	; (80019d8 <calendario+0x874>)
 800197a:	4810      	ldr	r0, [pc, #64]	; (80019bc <calendario+0x858>)
 800197c:	4798      	blx	r3
				choice = 2;
 800197e:	4b11      	ldr	r3, [pc, #68]	; (80019c4 <calendario+0x860>)
 8001980:	2202      	movs	r2, #2
 8001982:	701a      	strb	r2, [r3, #0]
				stm.rtc.Year(ano);
 8001984:	4b05      	ldr	r3, [pc, #20]	; (800199c <calendario+0x838>)
 8001986:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800198a:	4a10      	ldr	r2, [pc, #64]	; (80019cc <calendario+0x868>)
 800198c:	7812      	ldrb	r2, [r2, #0]
 800198e:	4610      	mov	r0, r2
 8001990:	4798      	blx	r3
			}
			break;
 8001992:	e122      	b.n	8001bda <calendario+0xa76>
 8001994:	20000378 	.word	0x20000378
 8001998:	08008e90 	.word	0x08008e90
 800199c:	20000084 	.word	0x20000084
 80019a0:	20000350 	.word	0x20000350
 80019a4:	200003fa 	.word	0x200003fa
 80019a8:	200003f4 	.word	0x200003f4
 80019ac:	200003ef 	.word	0x200003ef
 80019b0:	20000288 	.word	0x20000288
 80019b4:	08008ea4 	.word	0x08008ea4
 80019b8:	08008e20 	.word	0x08008e20
 80019bc:	200003a4 	.word	0x200003a4
 80019c0:	08008e24 	.word	0x08008e24
 80019c4:	200003ec 	.word	0x200003ec
 80019c8:	08008eb0 	.word	0x08008eb0
 80019cc:	200003f0 	.word	0x200003f0
 80019d0:	08008ebc 	.word	0x08008ebc
 80019d4:	08008ec4 	.word	0x08008ec4
 80019d8:	08008ed4 	.word	0x08008ed4

		case 8: // Set Month
			lcd.gotoxy(0,0);
 80019dc:	4b83      	ldr	r3, [pc, #524]	; (8001bec <calendario+0xa88>)
 80019de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e0:	2100      	movs	r1, #0
 80019e2:	2000      	movs	r0, #0
 80019e4:	4798      	blx	r3
			lcd.string_size("Acertar Mes",16);
 80019e6:	4b81      	ldr	r3, [pc, #516]	; (8001bec <calendario+0xa88>)
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	2110      	movs	r1, #16
 80019ec:	4880      	ldr	r0, [pc, #512]	; (8001bf0 <calendario+0xa8c>)
 80019ee:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80019f0:	4b80      	ldr	r3, [pc, #512]	; (8001bf4 <calendario+0xa90>)
 80019f2:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 80019f6:	4b80      	ldr	r3, [pc, #512]	; (8001bf8 <calendario+0xa94>)
 80019f8:	6958      	ldr	r0, [r3, #20]
 80019fa:	4b7f      	ldr	r3, [pc, #508]	; (8001bf8 <calendario+0xa94>)
 80019fc:	6919      	ldr	r1, [r3, #16]
 80019fe:	4b7f      	ldr	r3, [pc, #508]	; (8001bfc <calendario+0xa98>)
 8001a00:	881b      	ldrh	r3, [r3, #0]
 8001a02:	220d      	movs	r2, #13
 8001a04:	47a0      	blx	r4
 8001a06:	4603      	mov	r3, r0
 8001a08:	4a7d      	ldr	r2, [pc, #500]	; (8001c00 <calendario+0xa9c>)
 8001a0a:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001a0c:	4b7c      	ldr	r3, [pc, #496]	; (8001c00 <calendario+0xa9c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d023      	beq.n	8001a5c <calendario+0x8f8>
 8001a14:	4b7a      	ldr	r3, [pc, #488]	; (8001c00 <calendario+0xa9c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b05      	cmp	r3, #5
 8001a1a:	d81f      	bhi.n	8001a5c <calendario+0x8f8>
				mes ++;
 8001a1c:	4b79      	ldr	r3, [pc, #484]	; (8001c04 <calendario+0xaa0>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	3301      	adds	r3, #1
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	4b77      	ldr	r3, [pc, #476]	; (8001c04 <calendario+0xaa0>)
 8001a26:	701a      	strb	r2, [r3, #0]
				if(mes > 12)
 8001a28:	4b76      	ldr	r3, [pc, #472]	; (8001c04 <calendario+0xaa0>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b0c      	cmp	r3, #12
 8001a2e:	d902      	bls.n	8001a36 <calendario+0x8d2>
					mes = 1;
 8001a30:	4b74      	ldr	r3, [pc, #464]	; (8001c04 <calendario+0xaa0>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001a36:	4b6d      	ldr	r3, [pc, #436]	; (8001bec <calendario+0xa88>)
 8001a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	2002      	movs	r0, #2
 8001a3e:	4798      	blx	r3
				lcd.string_size(func.print("mes: %d", mes),16);
 8001a40:	4b6a      	ldr	r3, [pc, #424]	; (8001bec <calendario+0xa88>)
 8001a42:	699c      	ldr	r4, [r3, #24]
 8001a44:	4b70      	ldr	r3, [pc, #448]	; (8001c08 <calendario+0xaa4>)
 8001a46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a4a:	4a6e      	ldr	r2, [pc, #440]	; (8001c04 <calendario+0xaa0>)
 8001a4c:	7812      	ldrb	r2, [r2, #0]
 8001a4e:	4611      	mov	r1, r2
 8001a50:	486e      	ldr	r0, [pc, #440]	; (8001c0c <calendario+0xaa8>)
 8001a52:	4798      	blx	r3
 8001a54:	4603      	mov	r3, r0
 8001a56:	2110      	movs	r1, #16
 8001a58:	4618      	mov	r0, r3
 8001a5a:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001a5c:	4b68      	ldr	r3, [pc, #416]	; (8001c00 <calendario+0xa9c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2b0a      	cmp	r3, #10
 8001a62:	d915      	bls.n	8001a90 <calendario+0x92c>
 8001a64:	4b66      	ldr	r3, [pc, #408]	; (8001c00 <calendario+0xa9c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b13      	cmp	r3, #19
 8001a6a:	d811      	bhi.n	8001a90 <calendario+0x92c>
				lcd.gotoxy(2,0);
 8001a6c:	4b5f      	ldr	r3, [pc, #380]	; (8001bec <calendario+0xa88>)
 8001a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a70:	2100      	movs	r1, #0
 8001a72:	2002      	movs	r0, #2
 8001a74:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001a76:	4b5d      	ldr	r3, [pc, #372]	; (8001bec <calendario+0xa88>)
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	2110      	movs	r1, #16
 8001a7c:	4864      	ldr	r0, [pc, #400]	; (8001c10 <calendario+0xaac>)
 8001a7e:	4798      	blx	r3
				circ.putstr(&circ, "acertar dia\r\n");
 8001a80:	4b64      	ldr	r3, [pc, #400]	; (8001c14 <calendario+0xab0>)
 8001a82:	69db      	ldr	r3, [r3, #28]
 8001a84:	4964      	ldr	r1, [pc, #400]	; (8001c18 <calendario+0xab4>)
 8001a86:	4863      	ldr	r0, [pc, #396]	; (8001c14 <calendario+0xab0>)
 8001a88:	4798      	blx	r3
				choice = 9;
 8001a8a:	4b64      	ldr	r3, [pc, #400]	; (8001c1c <calendario+0xab8>)
 8001a8c:	2209      	movs	r2, #9
 8001a8e:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001a90:	4b5b      	ldr	r3, [pc, #364]	; (8001c00 <calendario+0xa9c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2b13      	cmp	r3, #19
 8001a96:	f240 80a2 	bls.w	8001bde <calendario+0xa7a>
				lcd.gotoxy(2,0);
 8001a9a:	4b54      	ldr	r3, [pc, #336]	; (8001bec <calendario+0xa88>)
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	2002      	movs	r0, #2
 8001aa2:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001aa4:	4b51      	ldr	r3, [pc, #324]	; (8001bec <calendario+0xa88>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	2110      	movs	r1, #16
 8001aaa:	4859      	ldr	r0, [pc, #356]	; (8001c10 <calendario+0xaac>)
 8001aac:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001aae:	4b59      	ldr	r3, [pc, #356]	; (8001c14 <calendario+0xab0>)
 8001ab0:	69db      	ldr	r3, [r3, #28]
 8001ab2:	495b      	ldr	r1, [pc, #364]	; (8001c20 <calendario+0xabc>)
 8001ab4:	4857      	ldr	r0, [pc, #348]	; (8001c14 <calendario+0xab0>)
 8001ab6:	4798      	blx	r3
				choice = 2;
 8001ab8:	4b58      	ldr	r3, [pc, #352]	; (8001c1c <calendario+0xab8>)
 8001aba:	2202      	movs	r2, #2
 8001abc:	701a      	strb	r2, [r3, #0]
				stm.rtc.Month(mes);
 8001abe:	4b4d      	ldr	r3, [pc, #308]	; (8001bf4 <calendario+0xa90>)
 8001ac0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001ac4:	4a4f      	ldr	r2, [pc, #316]	; (8001c04 <calendario+0xaa0>)
 8001ac6:	7812      	ldrb	r2, [r2, #0]
 8001ac8:	4610      	mov	r0, r2
 8001aca:	4798      	blx	r3
			}
			break;
 8001acc:	e087      	b.n	8001bde <calendario+0xa7a>

		case 9: // Set Day
			lcd.gotoxy(0,0);
 8001ace:	4b47      	ldr	r3, [pc, #284]	; (8001bec <calendario+0xa88>)
 8001ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	4798      	blx	r3
			lcd.string_size("Acertar Dia",16);
 8001ad8:	4b44      	ldr	r3, [pc, #272]	; (8001bec <calendario+0xa88>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	2110      	movs	r1, #16
 8001ade:	4851      	ldr	r0, [pc, #324]	; (8001c24 <calendario+0xac0>)
 8001ae0:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001ae2:	4b44      	ldr	r3, [pc, #272]	; (8001bf4 <calendario+0xa90>)
 8001ae4:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 8001ae8:	4b43      	ldr	r3, [pc, #268]	; (8001bf8 <calendario+0xa94>)
 8001aea:	6958      	ldr	r0, [r3, #20]
 8001aec:	4b42      	ldr	r3, [pc, #264]	; (8001bf8 <calendario+0xa94>)
 8001aee:	6919      	ldr	r1, [r3, #16]
 8001af0:	4b42      	ldr	r3, [pc, #264]	; (8001bfc <calendario+0xa98>)
 8001af2:	881b      	ldrh	r3, [r3, #0]
 8001af4:	220d      	movs	r2, #13
 8001af6:	47a0      	blx	r4
 8001af8:	4603      	mov	r3, r0
 8001afa:	4a41      	ldr	r2, [pc, #260]	; (8001c00 <calendario+0xa9c>)
 8001afc:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001afe:	4b40      	ldr	r3, [pc, #256]	; (8001c00 <calendario+0xa9c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d023      	beq.n	8001b4e <calendario+0x9ea>
 8001b06:	4b3e      	ldr	r3, [pc, #248]	; (8001c00 <calendario+0xa9c>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2b05      	cmp	r3, #5
 8001b0c:	d81f      	bhi.n	8001b4e <calendario+0x9ea>
				dia ++;
 8001b0e:	4b46      	ldr	r3, [pc, #280]	; (8001c28 <calendario+0xac4>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	3301      	adds	r3, #1
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	4b44      	ldr	r3, [pc, #272]	; (8001c28 <calendario+0xac4>)
 8001b18:	701a      	strb	r2, [r3, #0]
				if(dia > 31)
 8001b1a:	4b43      	ldr	r3, [pc, #268]	; (8001c28 <calendario+0xac4>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b1f      	cmp	r3, #31
 8001b20:	d902      	bls.n	8001b28 <calendario+0x9c4>
					dia = 1;
 8001b22:	4b41      	ldr	r3, [pc, #260]	; (8001c28 <calendario+0xac4>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001b28:	4b30      	ldr	r3, [pc, #192]	; (8001bec <calendario+0xa88>)
 8001b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	2002      	movs	r0, #2
 8001b30:	4798      	blx	r3
				lcd.string_size(func.print("dia: %d", dia),16);
 8001b32:	4b2e      	ldr	r3, [pc, #184]	; (8001bec <calendario+0xa88>)
 8001b34:	699c      	ldr	r4, [r3, #24]
 8001b36:	4b34      	ldr	r3, [pc, #208]	; (8001c08 <calendario+0xaa4>)
 8001b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b3c:	4a3a      	ldr	r2, [pc, #232]	; (8001c28 <calendario+0xac4>)
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	4611      	mov	r1, r2
 8001b42:	483a      	ldr	r0, [pc, #232]	; (8001c2c <calendario+0xac8>)
 8001b44:	4798      	blx	r3
 8001b46:	4603      	mov	r3, r0
 8001b48:	2110      	movs	r1, #16
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001b4e:	4b2c      	ldr	r3, [pc, #176]	; (8001c00 <calendario+0xa9c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2b0a      	cmp	r3, #10
 8001b54:	d915      	bls.n	8001b82 <calendario+0xa1e>
 8001b56:	4b2a      	ldr	r3, [pc, #168]	; (8001c00 <calendario+0xa9c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2b13      	cmp	r3, #19
 8001b5c:	d811      	bhi.n	8001b82 <calendario+0xa1e>
				lcd.gotoxy(2,0);
 8001b5e:	4b23      	ldr	r3, [pc, #140]	; (8001bec <calendario+0xa88>)
 8001b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b62:	2100      	movs	r1, #0
 8001b64:	2002      	movs	r0, #2
 8001b66:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001b68:	4b20      	ldr	r3, [pc, #128]	; (8001bec <calendario+0xa88>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	2110      	movs	r1, #16
 8001b6e:	4828      	ldr	r0, [pc, #160]	; (8001c10 <calendario+0xaac>)
 8001b70:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001b72:	4b28      	ldr	r3, [pc, #160]	; (8001c14 <calendario+0xab0>)
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	492a      	ldr	r1, [pc, #168]	; (8001c20 <calendario+0xabc>)
 8001b78:	4826      	ldr	r0, [pc, #152]	; (8001c14 <calendario+0xab0>)
 8001b7a:	4798      	blx	r3
				choice = 2;
 8001b7c:	4b27      	ldr	r3, [pc, #156]	; (8001c1c <calendario+0xab8>)
 8001b7e:	2202      	movs	r2, #2
 8001b80:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001b82:	4b1f      	ldr	r3, [pc, #124]	; (8001c00 <calendario+0xa9c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2b13      	cmp	r3, #19
 8001b88:	d92b      	bls.n	8001be2 <calendario+0xa7e>
				lcd.gotoxy(2,0);
 8001b8a:	4b18      	ldr	r3, [pc, #96]	; (8001bec <calendario+0xa88>)
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8e:	2100      	movs	r1, #0
 8001b90:	2002      	movs	r0, #2
 8001b92:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001b94:	4b15      	ldr	r3, [pc, #84]	; (8001bec <calendario+0xa88>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	2110      	movs	r1, #16
 8001b9a:	481d      	ldr	r0, [pc, #116]	; (8001c10 <calendario+0xaac>)
 8001b9c:	4798      	blx	r3
				circ.putstr(&circ, "Data\r\n");
 8001b9e:	4b1d      	ldr	r3, [pc, #116]	; (8001c14 <calendario+0xab0>)
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	491f      	ldr	r1, [pc, #124]	; (8001c20 <calendario+0xabc>)
 8001ba4:	481b      	ldr	r0, [pc, #108]	; (8001c14 <calendario+0xab0>)
 8001ba6:	4798      	blx	r3
				choice = 2;
 8001ba8:	4b1c      	ldr	r3, [pc, #112]	; (8001c1c <calendario+0xab8>)
 8001baa:	2202      	movs	r2, #2
 8001bac:	701a      	strb	r2, [r3, #0]
				stm.rtc.Day(dia);
 8001bae:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <calendario+0xa90>)
 8001bb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001bb4:	4a1c      	ldr	r2, [pc, #112]	; (8001c28 <calendario+0xac4>)
 8001bb6:	7812      	ldrb	r2, [r2, #0]
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4798      	blx	r3
			}
			break;
 8001bbc:	e011      	b.n	8001be2 <calendario+0xa7e>
		default:
			break;
 8001bbe:	bf00      	nop
 8001bc0:	e010      	b.n	8001be4 <calendario+0xa80>
			break;
 8001bc2:	bf00      	nop
 8001bc4:	e00e      	b.n	8001be4 <calendario+0xa80>
			break;
 8001bc6:	bf00      	nop
 8001bc8:	e00c      	b.n	8001be4 <calendario+0xa80>
			break;
 8001bca:	bf00      	nop
 8001bcc:	e00a      	b.n	8001be4 <calendario+0xa80>
			break;
 8001bce:	bf00      	nop
 8001bd0:	e008      	b.n	8001be4 <calendario+0xa80>
			break;
 8001bd2:	bf00      	nop
 8001bd4:	e006      	b.n	8001be4 <calendario+0xa80>
			break;
 8001bd6:	bf00      	nop
 8001bd8:	e004      	b.n	8001be4 <calendario+0xa80>
			break;
 8001bda:	bf00      	nop
 8001bdc:	e002      	b.n	8001be4 <calendario+0xa80>
			break;
 8001bde:	bf00      	nop
 8001be0:	e000      	b.n	8001be4 <calendario+0xa80>
			break;
 8001be2:	bf00      	nop
	}
}
 8001be4:	bf00      	nop
 8001be6:	3704      	adds	r7, #4
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bec:	20000378 	.word	0x20000378
 8001bf0:	08008edc 	.word	0x08008edc
 8001bf4:	20000084 	.word	0x20000084
 8001bf8:	20000350 	.word	0x20000350
 8001bfc:	200003fa 	.word	0x200003fa
 8001c00:	200003f4 	.word	0x200003f4
 8001c04:	20000000 	.word	0x20000000
 8001c08:	20000288 	.word	0x20000288
 8001c0c:	08008ee8 	.word	0x08008ee8
 8001c10:	08008e20 	.word	0x08008e20
 8001c14:	200003a4 	.word	0x200003a4
 8001c18:	08008ef0 	.word	0x08008ef0
 8001c1c:	200003ec 	.word	0x200003ec
 8001c20:	08008ed4 	.word	0x08008ed4
 8001c24:	08008f00 	.word	0x08008f00
 8001c28:	20000001 	.word	0x20000001
 8001c2c:	08008f0c 	.word	0x08008f0c

08001c30 <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 8001c34:	4b36      	ldr	r3, [pc, #216]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c36:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d050      	beq.n	8001ce6 <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 8001c44:	4b32      	ldr	r3, [pc, #200]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c46:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	4b30      	ldr	r3, [pc, #192]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c4e:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001c52:	f022 0201 	bic.w	r2, r2, #1
 8001c56:	611a      	str	r2, [r3, #16]

		if(dir){
 8001c58:	4b2e      	ldr	r3, [pc, #184]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d01e      	beq.n	8001c9e <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 8001c60:	4b2b      	ldr	r3, [pc, #172]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c64:	2020      	movs	r0, #32
 8001c66:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 8001c68:	4b2b      	ldr	r3, [pc, #172]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	4a2b      	ldr	r2, [pc, #172]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c6e:	f992 1000 	ldrsb.w	r1, [r2]
 8001c72:	b2ca      	uxtb	r2, r1
 8001c74:	3a01      	subs	r2, #1
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	b250      	sxtb	r0, r2
 8001c7a:	4a28      	ldr	r2, [pc, #160]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c7c:	7010      	strb	r0, [r2, #0]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	408a      	lsls	r2, r1
 8001c82:	b2d2      	uxtb	r2, r2
 8001c84:	43d2      	mvns	r2, r2
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	4610      	mov	r0, r2
 8001c8a:	4798      	blx	r3
			if(count1 < 0)
 8001c8c:	4b23      	ldr	r3, [pc, #140]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	da21      	bge.n	8001cda <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 8001c96:	4b1f      	ldr	r3, [pc, #124]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	701a      	strb	r2, [r3, #0]
 8001c9c:	e01d      	b.n	8001cda <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 8001c9e:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001ca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ca2:	2020      	movs	r0, #32
 8001ca4:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 8001ca6:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	4a1c      	ldr	r2, [pc, #112]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cac:	f992 1000 	ldrsb.w	r1, [r2]
 8001cb0:	b2ca      	uxtb	r2, r1
 8001cb2:	3201      	adds	r2, #1
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	b250      	sxtb	r0, r2
 8001cb8:	4a18      	ldr	r2, [pc, #96]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cba:	7010      	strb	r0, [r2, #0]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	408a      	lsls	r2, r1
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	43d2      	mvns	r2, r2
 8001cc4:	b2d2      	uxtb	r2, r2
 8001cc6:	4610      	mov	r0, r2
 8001cc8:	4798      	blx	r3
			if(count1 > 7)
 8001cca:	4b14      	ldr	r3, [pc, #80]	; (8001d1c <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001ccc:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd0:	2b07      	cmp	r3, #7
 8001cd2:	dd02      	ble.n	8001cda <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 8001cda:	4b11      	ldr	r3, [pc, #68]	; (8001d20 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	4b0f      	ldr	r3, [pc, #60]	; (8001d20 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001ce4:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001ce8:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d009      	beq.n	8001d0a <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001cf8:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001cfc:	691a      	ldr	r2, [r3, #16]
 8001cfe:	4b04      	ldr	r3, [pc, #16]	; (8001d10 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d00:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001d04:	f022 0202 	bic.w	r2, r2, #2
 8001d08:	611a      	str	r2, [r3, #16]

	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000084 	.word	0x20000084
 8001d14:	200003fc 	.word	0x200003fc
 8001d18:	2000036c 	.word	0x2000036c
 8001d1c:	200003f8 	.word	0x200003f8
 8001d20:	200003fa 	.word	0x200003fa

08001d24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d2c:	4a14      	ldr	r2, [pc, #80]	; (8001d80 <_sbrk+0x5c>)
 8001d2e:	4b15      	ldr	r3, [pc, #84]	; (8001d84 <_sbrk+0x60>)
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d38:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <_sbrk+0x64>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d102      	bne.n	8001d46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d40:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <_sbrk+0x64>)
 8001d42:	4a12      	ldr	r2, [pc, #72]	; (8001d8c <_sbrk+0x68>)
 8001d44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d46:	4b10      	ldr	r3, [pc, #64]	; (8001d88 <_sbrk+0x64>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d207      	bcs.n	8001d64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d54:	f005 fb6c 	bl	8007430 <__errno>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	220c      	movs	r2, #12
 8001d5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d62:	e009      	b.n	8001d78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d64:	4b08      	ldr	r3, [pc, #32]	; (8001d88 <_sbrk+0x64>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d6a:	4b07      	ldr	r3, [pc, #28]	; (8001d88 <_sbrk+0x64>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4413      	add	r3, r2
 8001d72:	4a05      	ldr	r2, [pc, #20]	; (8001d88 <_sbrk+0x64>)
 8001d74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d76:	68fb      	ldr	r3, [r7, #12]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20020000 	.word	0x20020000
 8001d84:	00000400 	.word	0x00000400
 8001d88:	20000410 	.word	0x20000410
 8001d8c:	200008e8 	.word	0x200008e8

08001d90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d94:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <SystemInit+0x20>)
 8001d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d9a:	4a05      	ldr	r2, [pc, #20]	; (8001db0 <SystemInit+0x20>)
 8001d9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001da0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001db4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001db8:	480d      	ldr	r0, [pc, #52]	; (8001df0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dba:	490e      	ldr	r1, [pc, #56]	; (8001df4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dbc:	4a0e      	ldr	r2, [pc, #56]	; (8001df8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dc0:	e002      	b.n	8001dc8 <LoopCopyDataInit>

08001dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dc6:	3304      	adds	r3, #4

08001dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dcc:	d3f9      	bcc.n	8001dc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dce:	4a0b      	ldr	r2, [pc, #44]	; (8001dfc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001dd0:	4c0b      	ldr	r4, [pc, #44]	; (8001e00 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dd4:	e001      	b.n	8001dda <LoopFillZerobss>

08001dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd8:	3204      	adds	r2, #4

08001dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ddc:	d3fb      	bcc.n	8001dd6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001dde:	f7ff ffd7 	bl	8001d90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001de2:	f005 fb2b 	bl	800743c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001de6:	f7fe ff1f 	bl	8000c28 <main>
  bx  lr    
 8001dea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001dec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001df0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001df4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001df8:	08008fe8 	.word	0x08008fe8
  ldr r2, =_sbss
 8001dfc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001e00:	200008e8 	.word	0x200008e8

08001e04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e04:	e7fe      	b.n	8001e04 <ADC_IRQHandler>
	...

08001e08 <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8001e08:	b490      	push	{r4, r7}
 8001e0a:	b088      	sub	sp, #32
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
 8001e14:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 8001e16:	4a38      	ldr	r2, [pc, #224]	; (8001ef8 <HC595enable+0xf0>)
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 8001e1c:	4a37      	ldr	r2, [pc, #220]	; (8001efc <HC595enable+0xf4>)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 8001e22:	4a37      	ldr	r2, [pc, #220]	; (8001f00 <HC595enable+0xf8>)
 8001e24:	78fb      	ldrb	r3, [r7, #3]
 8001e26:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 8001e28:	4a36      	ldr	r2, [pc, #216]	; (8001f04 <HC595enable+0xfc>)
 8001e2a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e2e:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 8001e30:	4a35      	ldr	r2, [pc, #212]	; (8001f08 <HC595enable+0x100>)
 8001e32:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e36:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 8001e38:	4b2f      	ldr	r3, [pc, #188]	; (8001ef8 <HC595enable+0xf0>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	78fb      	ldrb	r3, [r7, #3]
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	2103      	movs	r1, #3
 8001e44:	4099      	lsls	r1, r3
 8001e46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	fa00 f303 	lsl.w	r3, r0, r3
 8001e52:	4319      	orrs	r1, r3
 8001e54:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	2003      	movs	r0, #3
 8001e5c:	fa00 f303 	lsl.w	r3, r0, r3
 8001e60:	430b      	orrs	r3, r1
 8001e62:	43db      	mvns	r3, r3
 8001e64:	4619      	mov	r1, r3
 8001e66:	4b24      	ldr	r3, [pc, #144]	; (8001ef8 <HC595enable+0xf0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	400a      	ands	r2, r1
 8001e6c:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 8001e6e:	4b22      	ldr	r3, [pc, #136]	; (8001ef8 <HC595enable+0xf0>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	78fb      	ldrb	r3, [r7, #3]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	2101      	movs	r1, #1
 8001e7a:	4099      	lsls	r1, r3
 8001e7c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2001      	movs	r0, #1
 8001e84:	fa00 f303 	lsl.w	r3, r0, r3
 8001e88:	4319      	orrs	r1, r3
 8001e8a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	2001      	movs	r0, #1
 8001e92:	fa00 f303 	lsl.w	r3, r0, r3
 8001e96:	430b      	orrs	r3, r1
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4b17      	ldr	r3, [pc, #92]	; (8001ef8 <HC595enable+0xf0>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 8001ea2:	4b16      	ldr	r3, [pc, #88]	; (8001efc <HC595enable+0xf4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	78fb      	ldrb	r3, [r7, #3]
 8001eaa:	2101      	movs	r1, #1
 8001eac:	4099      	lsls	r1, r3
 8001eae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	fa00 f303 	lsl.w	r3, r0, r3
 8001eb8:	4319      	orrs	r1, r3
 8001eba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	fa00 f303 	lsl.w	r3, r0, r3
 8001ec4:	430b      	orrs	r3, r1
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4b0c      	ldr	r3, [pc, #48]	; (8001efc <HC595enable+0xf4>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	400a      	ands	r2, r1
 8001ed0:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HC595enable+0x104>)
 8001ed4:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 8001ed6:	4b0e      	ldr	r3, [pc, #56]	; (8001f10 <HC595enable+0x108>)
 8001ed8:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 8001eda:	4b0e      	ldr	r3, [pc, #56]	; (8001f14 <HC595enable+0x10c>)
 8001edc:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	461c      	mov	r4, r3
 8001ee2:	f107 0314 	add.w	r3, r7, #20
 8001ee6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001eea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001eee:	68f8      	ldr	r0, [r7, #12]
 8001ef0:	3720      	adds	r7, #32
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bc90      	pop	{r4, r7}
 8001ef6:	4770      	bx	lr
 8001ef8:	20000414 	.word	0x20000414
 8001efc:	20000418 	.word	0x20000418
 8001f00:	2000041c 	.word	0x2000041c
 8001f04:	2000041d 	.word	0x2000041d
 8001f08:	2000041e 	.word	0x2000041e
 8001f0c:	08001f19 	.word	0x08001f19
 8001f10:	08001fb1 	.word	0x08001fb1
 8001f14:	08001ff5 	.word	0x08001ff5

08001f18 <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	71fb      	strb	r3, [r7, #7]
	if (bool)
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d00d      	beq.n	8001f44 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 8001f28:	4b1e      	ldr	r3, [pc, #120]	; (8001fa4 <HC595_shift_bit+0x8c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	; (8001fa8 <HC595_shift_bit+0x90>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	4619      	mov	r1, r3
 8001f34:	2301      	movs	r3, #1
 8001f36:	408b      	lsls	r3, r1
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4b1a      	ldr	r3, [pc, #104]	; (8001fa4 <HC595_shift_bit+0x8c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	e00d      	b.n	8001f60 <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 8001f44:	4b17      	ldr	r3, [pc, #92]	; (8001fa4 <HC595_shift_bit+0x8c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	4b17      	ldr	r3, [pc, #92]	; (8001fa8 <HC595_shift_bit+0x90>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	4619      	mov	r1, r3
 8001f50:	2301      	movs	r3, #1
 8001f52:	408b      	lsls	r3, r1
 8001f54:	43db      	mvns	r3, r3
 8001f56:	4619      	mov	r1, r3
 8001f58:	4b12      	ldr	r3, [pc, #72]	; (8001fa4 <HC595_shift_bit+0x8c>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	400a      	ands	r2, r1
 8001f5e:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 8001f60:	4b10      	ldr	r3, [pc, #64]	; (8001fa4 <HC595_shift_bit+0x8c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	4b11      	ldr	r3, [pc, #68]	; (8001fac <HC595_shift_bit+0x94>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	408b      	lsls	r3, r1
 8001f70:	4619      	mov	r1, r3
 8001f72:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <HC595_shift_bit+0x8c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	430a      	orrs	r2, r1
 8001f78:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 8001f7a:	4b0a      	ldr	r3, [pc, #40]	; (8001fa4 <HC595_shift_bit+0x8c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b0a      	ldr	r3, [pc, #40]	; (8001fac <HC595_shift_bit+0x94>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	4619      	mov	r1, r3
 8001f86:	2301      	movs	r3, #1
 8001f88:	408b      	lsls	r3, r1
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <HC595_shift_bit+0x8c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	400a      	ands	r2, r1
 8001f94:	601a      	str	r2, [r3, #0]
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	20000418 	.word	0x20000418
 8001fa8:	2000041c 	.word	0x2000041c
 8001fac:	2000041d 	.word	0x2000041d

08001fb0 <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 8001fba:	2300      	movs	r3, #0
 8001fbc:	73fb      	strb	r3, [r7, #15]
 8001fbe:	e00f      	b.n	8001fe0 <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 8001fc0:	7bfb      	ldrb	r3, [r7, #15]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	b25a      	sxtb	r2, r3
 8001fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	b25b      	sxtb	r3, r3
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff ff9f 	bl	8001f18 <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 8001fda:	7bfb      	ldrb	r3, [r7, #15]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	73fb      	strb	r3, [r7, #15]
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	2b07      	cmp	r3, #7
 8001fe4:	d9ec      	bls.n	8001fc0 <HC595_shift_byte+0x10>
	HC595_shift_out();
 8001fe6:	f000 f805 	bl	8001ff4 <HC595_shift_out>
}
 8001fea:	bf00      	nop
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 8001ff8:	4b0f      	ldr	r3, [pc, #60]	; (8002038 <HC595_shift_out+0x44>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	4b0f      	ldr	r3, [pc, #60]	; (800203c <HC595_shift_out+0x48>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	4619      	mov	r1, r3
 8002004:	2301      	movs	r3, #1
 8002006:	408b      	lsls	r3, r1
 8002008:	4619      	mov	r1, r3
 800200a:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <HC595_shift_out+0x44>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	430a      	orrs	r2, r1
 8002010:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 8002012:	4b09      	ldr	r3, [pc, #36]	; (8002038 <HC595_shift_out+0x44>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b08      	ldr	r3, [pc, #32]	; (800203c <HC595_shift_out+0x48>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	4619      	mov	r1, r3
 800201e:	2301      	movs	r3, #1
 8002020:	408b      	lsls	r3, r1
 8002022:	43db      	mvns	r3, r3
 8002024:	4619      	mov	r1, r3
 8002026:	4b04      	ldr	r3, [pc, #16]	; (8002038 <HC595_shift_out+0x44>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	400a      	ands	r2, r1
 800202c:	601a      	str	r2, [r3, #0]
}
 800202e:	bf00      	nop
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	20000418 	.word	0x20000418
 800203c:	2000041e 	.word	0x2000041e

08002040 <CIRCBUFFenable>:
void CIRC_freset(void);
void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str);
/***Procedure & Function***/
/******************************************************************************/
circbuff CIRCBUFFenable( uint8_t size_buff, uint8_t* buff )
{
 8002040:	b4b0      	push	{r4, r5, r7}
 8002042:	b08f      	sub	sp, #60	; 0x3c
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	460b      	mov	r3, r1
 800204a:	607a      	str	r2, [r7, #4]
 800204c:	72fb      	strb	r3, [r7, #11]
	// OBJECT STRUCT
	struct circ_buf_template circ;
	// inic VAR
	CIRCi = 0;
 800204e:	4b13      	ldr	r3, [pc, #76]	; (800209c <CIRCBUFFenable+0x5c>)
 8002050:	2200      	movs	r2, #0
 8002052:	701a      	strb	r2, [r3, #0]
	circ.tail = circ.head = circ.buff = buff;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	61fb      	str	r3, [r7, #28]
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	61bb      	str	r3, [r7, #24]
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	617b      	str	r3, [r7, #20]
	circ.orig = buff;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	623b      	str	r3, [r7, #32]
	circ.end = buff + ( size_buff - 1 ); // generic
 8002064:	7afb      	ldrb	r3, [r7, #11]
 8002066:	3b01      	subs	r3, #1
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	4413      	add	r3, r2
 800206c:	627b      	str	r3, [r7, #36]	; 0x24
	// function pointers
	circ.get = CIRC_get;
 800206e:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <CIRCBUFFenable+0x60>)
 8002070:	62bb      	str	r3, [r7, #40]	; 0x28
	circ.put = CIRC_put;
 8002072:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <CIRCBUFFenable+0x64>)
 8002074:	62fb      	str	r3, [r7, #44]	; 0x2c
	circ.putstr = CIRC_putstr;
 8002076:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <CIRCBUFFenable+0x68>)
 8002078:	633b      	str	r3, [r7, #48]	; 0x30
	circ.getstr = CIRC_getstr;
 800207a:	4b0c      	ldr	r3, [pc, #48]	; (80020ac <CIRCBUFFenable+0x6c>)
 800207c:	637b      	str	r3, [r7, #52]	; 0x34
	/******/
	return circ; // return copy
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	461d      	mov	r5, r3
 8002082:	f107 0414 	add.w	r4, r7, #20
 8002086:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002088:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800208a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800208c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800208e:	6823      	ldr	r3, [r4, #0]
 8002090:	602b      	str	r3, [r5, #0]
}
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	373c      	adds	r7, #60	; 0x3c
 8002096:	46bd      	mov	sp, r7
 8002098:	bcb0      	pop	{r4, r5, r7}
 800209a:	4770      	bx	lr
 800209c:	2000041f 	.word	0x2000041f
 80020a0:	080020b1 	.word	0x080020b1
 80020a4:	08002103 	.word	0x08002103
 80020a8:	0800214f 	.word	0x0800214f
 80020ac:	0800218f 	.word	0x0800218f

080020b0 <CIRC_get>:
/******************************************************************************/
uint8_t CIRC_get( struct circ_buf_template* circ ){
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
	uint8_t* tail; uint8_t* next;
	tail = circ->tail;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	60fb      	str	r3, [r7, #12]
	
	if( tail == circ->end ){
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d103      	bne.n	80020d0 <CIRC_get+0x20>
		next = circ->orig;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	60bb      	str	r3, [r7, #8]
 80020ce:	e002      	b.n	80020d6 <CIRC_get+0x26>
	}else{
		next = tail + 1;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	3301      	adds	r3, #1
 80020d4:	60bb      	str	r3, [r7, #8]
	}

	if( tail == circ->head ){
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d103      	bne.n	80020e8 <CIRC_get+0x38>
		*tail = 0; // flag null
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]
 80020e6:	e004      	b.n	80020f2 <CIRC_get+0x42>
	}else{
		circ->tail = next;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68ba      	ldr	r2, [r7, #8]
 80020ec:	601a      	str	r2, [r3, #0]
		tail = next;
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	60fb      	str	r3, [r7, #12]
	}

	return *tail;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	781b      	ldrb	r3, [r3, #0]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <CIRC_put>:

void CIRC_put( struct circ_buf_template* circ, uint8_t data ){
 8002102:	b480      	push	{r7}
 8002104:	b085      	sub	sp, #20
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
 800210a:	460b      	mov	r3, r1
 800210c:	70fb      	strb	r3, [r7, #3]
	uint8_t* head; uint8_t* next;
	head = circ->head;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	60bb      	str	r3, [r7, #8]

	if( head == circ->end ){
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	691b      	ldr	r3, [r3, #16]
 8002118:	68ba      	ldr	r2, [r7, #8]
 800211a:	429a      	cmp	r2, r3
 800211c:	d103      	bne.n	8002126 <CIRC_put+0x24>
		next = circ->orig;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	e002      	b.n	800212c <CIRC_put+0x2a>
	}else{
		next = head + 1;
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	3301      	adds	r3, #1
 800212a:	60fb      	str	r3, [r7, #12]
	}
	
	if( next == circ->tail ){
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68fa      	ldr	r2, [r7, #12]
 8002132:	429a      	cmp	r2, r3
 8002134:	d005      	beq.n	8002142 <CIRC_put+0x40>
		;
	}else{
		*next = data;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	78fa      	ldrb	r2, [r7, #3]
 800213a:	701a      	strb	r2, [r3, #0]
		circ->head = next;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	605a      	str	r2, [r3, #4]
	}
}
 8002142:	bf00      	nop
 8002144:	3714      	adds	r7, #20
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <CIRC_putstr>:

void CIRC_putstr(struct circ_buf_template* circ, const char* str){
 800214e:	b590      	push	{r4, r7, lr}
 8002150:	b085      	sub	sp, #20
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
 8002156:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; i < (strlen(str)+1) ; ){
 8002158:	2300      	movs	r3, #0
 800215a:	73fb      	strb	r3, [r7, #15]
 800215c:	e00a      	b.n	8002174 <CIRC_putstr+0x26>
		CIRC_put(circ, str[i++]);
 800215e:	7bfb      	ldrb	r3, [r7, #15]
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	73fa      	strb	r2, [r7, #15]
 8002164:	461a      	mov	r2, r3
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	4413      	add	r3, r2
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	4619      	mov	r1, r3
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7ff ffc7 	bl	8002102 <CIRC_put>
	for(i = 0; i < (strlen(str)+1) ; ){
 8002174:	7bfc      	ldrb	r4, [r7, #15]
 8002176:	6838      	ldr	r0, [r7, #0]
 8002178:	f7fe f84a 	bl	8000210 <strlen>
 800217c:	4603      	mov	r3, r0
 800217e:	3301      	adds	r3, #1
 8002180:	429c      	cmp	r4, r3
 8002182:	d3ec      	bcc.n	800215e <CIRC_putstr+0x10>
	}
}
 8002184:	bf00      	nop
 8002186:	bf00      	nop
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	bd90      	pop	{r4, r7, pc}

0800218e <CIRC_getstr>:

void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str){
 800218e:	b590      	push	{r4, r7, lr}
 8002190:	b085      	sub	sp, #20
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
 8002196:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; (str[i++] = CIRC_get(circ))  ; );
 8002198:	2300      	movs	r3, #0
 800219a:	73fb      	strb	r3, [r7, #15]
 800219c:	bf00      	nop
 800219e:	7bfb      	ldrb	r3, [r7, #15]
 80021a0:	1c5a      	adds	r2, r3, #1
 80021a2:	73fa      	strb	r2, [r7, #15]
 80021a4:	461a      	mov	r2, r3
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	189c      	adds	r4, r3, r2
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7ff ff80 	bl	80020b0 <CIRC_get>
 80021b0:	4603      	mov	r3, r0
 80021b2:	7023      	strb	r3, [r4, #0]
 80021b4:	7823      	ldrb	r3, [r4, #0]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1f1      	bne.n	800219e <CIRC_getstr+0x10>
}
 80021ba:	bf00      	nop
 80021bc:	bf00      	nop
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd90      	pop	{r4, r7, pc}

080021c4 <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 80021c4:	b4b0      	push	{r4, r5, r7}
 80021c6:	b08b      	sub	sp, #44	; 0x2c
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 80021d0:	2300      	movs	r3, #0
 80021d2:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 80021d4:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <EXPLODEenable+0x34>)
 80021d6:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	461d      	mov	r5, r3
 80021dc:	f107 040c 	add.w	r4, r7, #12
 80021e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021e4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80021e8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	372c      	adds	r7, #44	; 0x2c
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bcb0      	pop	{r4, r5, r7}
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	080021fd 	.word	0x080021fd

080021fc <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685a      	ldr	r2, [r3, #4]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	601a      	str	r2, [r3, #0]
	self->XF = x;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f000 f819 	bl	800224c <EXPLODEhh>
 800221a:	4602      	mov	r2, r0
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 f824 	bl	800226e <EXPLODEll>
 8002226:	4602      	mov	r2, r0
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 f830 	bl	8002292 <EXPLODElh>
 8002232:	4602      	mov	r2, r0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f000 f840 	bl	80022be <EXPLODEhl>
 800223e:	4602      	mov	r2, r0
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	615a      	str	r2, [r3, #20]
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	4013      	ands	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
	return i;
 8002260:	68fb      	ldr	r3, [r7, #12]
}
 8002262:	4618      	mov	r0, r3
 8002264:	3714      	adds	r7, #20
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 800226e:	b480      	push	{r7}
 8002270:	b085      	sub	sp, #20
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4313      	orrs	r3, r2
 8002280:	60fb      	str	r3, [r7, #12]
	return ~i;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	43db      	mvns	r3, r3
}
 8002286:	4618      	mov	r0, r3
 8002288:	3714      	adds	r7, #20
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr

08002292 <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 8002292:	b480      	push	{r7}
 8002294:	b085      	sub	sp, #20
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	4053      	eors	r3, r2
 80022a4:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	4013      	ands	r3, r2
 80022ae:	60fb      	str	r3, [r7, #12]
	return i;
 80022b0:	68fb      	ldr	r3, [r7, #12]
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3714      	adds	r7, #20
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 80022be:	b480      	push	{r7}
 80022c0:	b085      	sub	sp, #20
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685a      	ldr	r2, [r3, #4]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4053      	eors	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	4013      	ands	r3, r2
 80022da:	60fb      	str	r3, [r7, #12]
	return i;
 80022dc:	68fb      	ldr	r3, [r7, #12]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
	...

080022ec <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b0a6      	sub	sp, #152	; 0x98
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 80022f4:	4b2e      	ldr	r3, [pc, #184]	; (80023b0 <FUNCenable+0xc4>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	// function pointers
	func.stringlength = StringLength;
 80022fc:	4b2d      	ldr	r3, [pc, #180]	; (80023b4 <FUNCenable+0xc8>)
 80022fe:	60bb      	str	r3, [r7, #8]
	func.reverse = Reverse;
 8002300:	4b2d      	ldr	r3, [pc, #180]	; (80023b8 <FUNCenable+0xcc>)
 8002302:	60fb      	str	r3, [r7, #12]
	func.mayia = FUNCmayia;
 8002304:	4b2d      	ldr	r3, [pc, #180]	; (80023bc <FUNCenable+0xd0>)
 8002306:	613b      	str	r3, [r7, #16]
	func.swap = FUNCswap;
 8002308:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <FUNCenable+0xd4>)
 800230a:	617b      	str	r3, [r7, #20]
	func.copy = FUNCcopy;
 800230c:	4b2d      	ldr	r3, [pc, #180]	; (80023c4 <FUNCenable+0xd8>)
 800230e:	61bb      	str	r3, [r7, #24]
	func.squeeze = FUNCsqueeze;
 8002310:	4b2d      	ldr	r3, [pc, #180]	; (80023c8 <FUNCenable+0xdc>)
 8002312:	61fb      	str	r3, [r7, #28]
	func.shellsort = FUNCshellsort;
 8002314:	4b2d      	ldr	r3, [pc, #180]	; (80023cc <FUNCenable+0xe0>)
 8002316:	623b      	str	r3, [r7, #32]
	func.i16toa = FUNCi16toa;
 8002318:	4b2d      	ldr	r3, [pc, #180]	; (80023d0 <FUNCenable+0xe4>)
 800231a:	627b      	str	r3, [r7, #36]	; 0x24
	func.ui16toa = FUNCui16toa;
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <FUNCenable+0xe8>)
 800231e:	62bb      	str	r3, [r7, #40]	; 0x28
	func.i32toa = FUNCi32toa;
 8002320:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <FUNCenable+0xec>)
 8002322:	62fb      	str	r3, [r7, #44]	; 0x2c
	func.trim = FUNCtrim;
 8002324:	4b2d      	ldr	r3, [pc, #180]	; (80023dc <FUNCenable+0xf0>)
 8002326:	633b      	str	r3, [r7, #48]	; 0x30
	func.pmax = FUNCpmax;
 8002328:	4b2d      	ldr	r3, [pc, #180]	; (80023e0 <FUNCenable+0xf4>)
 800232a:	637b      	str	r3, [r7, #52]	; 0x34
	func.gcd = FUNCgcd;
 800232c:	4b2d      	ldr	r3, [pc, #180]	; (80023e4 <FUNCenable+0xf8>)
 800232e:	63bb      	str	r3, [r7, #56]	; 0x38
	func.strToInt = FUNCstrToInt;
 8002330:	4b2d      	ldr	r3, [pc, #180]	; (80023e8 <FUNCenable+0xfc>)
 8002332:	63fb      	str	r3, [r7, #60]	; 0x3c
	func.filter = FUNCfilter;
 8002334:	4b2d      	ldr	r3, [pc, #180]	; (80023ec <FUNCenable+0x100>)
 8002336:	643b      	str	r3, [r7, #64]	; 0x40
	func.ticks = FUNCticks;
 8002338:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <FUNCenable+0x104>)
 800233a:	647b      	str	r3, [r7, #68]	; 0x44
	func.twocomptoint8bit = FUNCtwocomptoint8bit;
 800233c:	4b2d      	ldr	r3, [pc, #180]	; (80023f4 <FUNCenable+0x108>)
 800233e:	64bb      	str	r3, [r7, #72]	; 0x48
	func.twocomptoint10bit = FUNCtwocomptoint10bit;
 8002340:	4b2d      	ldr	r3, [pc, #180]	; (80023f8 <FUNCenable+0x10c>)
 8002342:	64fb      	str	r3, [r7, #76]	; 0x4c
	func.twocomptointnbit = FUNCtwocomptointnbit;
 8002344:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <FUNCenable+0x110>)
 8002346:	653b      	str	r3, [r7, #80]	; 0x50
	func.dec2bcd = FUNCdec2bcd;
 8002348:	4b2d      	ldr	r3, [pc, #180]	; (8002400 <FUNCenable+0x114>)
 800234a:	657b      	str	r3, [r7, #84]	; 0x54
	func.bcd2dec = FUNCbcd2dec;
 800234c:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <FUNCenable+0x118>)
 800234e:	65bb      	str	r3, [r7, #88]	; 0x58
	func.resizestr = FUNCresizestr;
 8002350:	4b2d      	ldr	r3, [pc, #180]	; (8002408 <FUNCenable+0x11c>)
 8002352:	65fb      	str	r3, [r7, #92]	; 0x5c
	func.trimmer = FUNCtrimmer;
 8002354:	4b2d      	ldr	r3, [pc, #180]	; (800240c <FUNCenable+0x120>)
 8002356:	663b      	str	r3, [r7, #96]	; 0x60
	func.bcd2bin = FUNCbcd2bin;
 8002358:	4b2d      	ldr	r3, [pc, #180]	; (8002410 <FUNCenable+0x124>)
 800235a:	667b      	str	r3, [r7, #100]	; 0x64
	func.bin2bcd = FUNCbin2bcd;
 800235c:	4b2d      	ldr	r3, [pc, #180]	; (8002414 <FUNCenable+0x128>)
 800235e:	66bb      	str	r3, [r7, #104]	; 0x68
	func.gcd1 = FUNCgcd1;
 8002360:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <FUNCenable+0x12c>)
 8002362:	66fb      	str	r3, [r7, #108]	; 0x6c
	func.pincheck = FUNCpincheck;
 8002364:	4b2d      	ldr	r3, [pc, #180]	; (800241c <FUNCenable+0x130>)
 8002366:	673b      	str	r3, [r7, #112]	; 0x70
	func.print_binary = FUNCprint_binary;
 8002368:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <FUNCenable+0x134>)
 800236a:	677b      	str	r3, [r7, #116]	; 0x74
	func.ftoa = FUNCftoa;
 800236c:	4b2d      	ldr	r3, [pc, #180]	; (8002424 <FUNCenable+0x138>)
 800236e:	67bb      	str	r3, [r7, #120]	; 0x78
	func.dectohex = FUNCdectohex;
 8002370:	4b2d      	ldr	r3, [pc, #180]	; (8002428 <FUNCenable+0x13c>)
 8002372:	67fb      	str	r3, [r7, #124]	; 0x7c
	// Low Byte High Byte
	func.ReadHLByte = FUNCReadHLByte;
 8002374:	4b2d      	ldr	r3, [pc, #180]	; (800242c <FUNCenable+0x140>)
 8002376:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	func.ReadLHByte = FUNCReadLHByte;
 800237a:	4b2d      	ldr	r3, [pc, #180]	; (8002430 <FUNCenable+0x144>)
 800237c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	func.WriteHLByte = FUNCWriteHLByte;
 8002380:	4b2c      	ldr	r3, [pc, #176]	; (8002434 <FUNCenable+0x148>)
 8002382:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	func.WriteLHByte = FUNCWriteLHByte;
 8002386:	4b2c      	ldr	r3, [pc, #176]	; (8002438 <FUNCenable+0x14c>)
 8002388:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	func.SwapByte = FUNCSwapByte;
 800238c:	4b2b      	ldr	r3, [pc, #172]	; (800243c <FUNCenable+0x150>)
 800238e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	func.print = FUNCprint;
 8002392:	4b2b      	ldr	r3, [pc, #172]	; (8002440 <FUNCenable+0x154>)
 8002394:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4618      	mov	r0, r3
 800239c:	f107 0308 	add.w	r3, r7, #8
 80023a0:	2290      	movs	r2, #144	; 0x90
 80023a2:	4619      	mov	r1, r3
 80023a4:	f005 f86e 	bl	8007484 <memcpy>
}
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	3798      	adds	r7, #152	; 0x98
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	20000420 	.word	0x20000420
 80023b4:	08002b7d 	.word	0x08002b7d
 80023b8:	08002bab 	.word	0x08002bab
 80023bc:	08002449 	.word	0x08002449
 80023c0:	080024cd 	.word	0x080024cd
 80023c4:	080024f7 	.word	0x080024f7
 80023c8:	08002531 	.word	0x08002531
 80023cc:	08002593 	.word	0x08002593
 80023d0:	080026d9 	.word	0x080026d9
 80023d4:	0800277d 	.word	0x0800277d
 80023d8:	08002645 	.word	0x08002645
 80023dc:	08002815 	.word	0x08002815
 80023e0:	08002875 	.word	0x08002875
 80023e4:	0800289f 	.word	0x0800289f
 80023e8:	080028d9 	.word	0x080028d9
 80023ec:	08002935 	.word	0x08002935
 80023f0:	08002959 	.word	0x08002959
 80023f4:	08002983 	.word	0x08002983
 80023f8:	080029c5 	.word	0x080029c5
 80023fc:	08002a09 	.word	0x08002a09
 8002400:	08002a59 	.word	0x08002a59
 8002404:	08002a9d 	.word	0x08002a9d
 8002408:	08002ad1 	.word	0x08002ad1
 800240c:	08002b45 	.word	0x08002b45
 8002410:	08002c07 	.word	0x08002c07
 8002414:	08002c39 	.word	0x08002c39
 8002418:	08002c7d 	.word	0x08002c7d
 800241c:	08002ccb 	.word	0x08002ccb
 8002420:	08002d05 	.word	0x08002d05
 8002424:	08002e29 	.word	0x08002e29
 8002428:	08002fa5 	.word	0x08002fa5
 800242c:	08003031 	.word	0x08003031
 8002430:	08003055 	.word	0x08003055
 8002434:	08003079 	.word	0x08003079
 8002438:	080030b1 	.word	0x080030b1
 800243c:	080030e9 	.word	0x080030e9
 8002440:	08003111 	.word	0x08003111
 8002444:	00000000 	.word	0x00000000

08002448 <FUNCmayia>:
// mayia
unsigned int FUNCmayia(unsigned int xi, unsigned int xf, uint8_t nbits)
{//magic formula
 8002448:	b580      	push	{r7, lr}
 800244a:	b088      	sub	sp, #32
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	4613      	mov	r3, r2
 8002454:	71fb      	strb	r3, [r7, #7]
	unsigned int mask;
	unsigned int diff;
	unsigned int trans;
	mask = (unsigned int)(pow(2, nbits) - 1);
 8002456:	79fb      	ldrb	r3, [r7, #7]
 8002458:	4618      	mov	r0, r3
 800245a:	f7fe f873 	bl	8000544 <__aeabi_ui2d>
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	ec43 2b11 	vmov	d1, r2, r3
 8002466:	ed9f 0b16 	vldr	d0, [pc, #88]	; 80024c0 <FUNCmayia+0x78>
 800246a:	f005 fd55 	bl	8007f18 <pow>
 800246e:	ec51 0b10 	vmov	r0, r1, d0
 8002472:	f04f 0200 	mov.w	r2, #0
 8002476:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <FUNCmayia+0x80>)
 8002478:	f7fd ff26 	bl	80002c8 <__aeabi_dsub>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	f7fe fbb0 	bl	8000be8 <__aeabi_d2uiz>
 8002488:	4603      	mov	r3, r0
 800248a:	61fb      	str	r3, [r7, #28]
	xi &= mask;
 800248c:	68fa      	ldr	r2, [r7, #12]
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	4013      	ands	r3, r2
 8002492:	60fb      	str	r3, [r7, #12]
	xf &= mask;
 8002494:	68ba      	ldr	r2, [r7, #8]
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	4013      	ands	r3, r2
 800249a:	60bb      	str	r3, [r7, #8]
	diff = xf ^ xi;
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4053      	eors	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
	trans = diff & xf;
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	4013      	ands	r3, r2
 80024aa:	617b      	str	r3, [r7, #20]
	return (trans << nbits) | diff;
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	409a      	lsls	r2, r3
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	4313      	orrs	r3, r2
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3720      	adds	r7, #32
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	00000000 	.word	0x00000000
 80024c4:	40000000 	.word	0x40000000
 80024c8:	3ff00000 	.word	0x3ff00000

080024cc <FUNCswap>:
// interchange *px and *py
void FUNCswap(long *px, long *py)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
	long temp;
	temp = *px;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	60fb      	str	r3, [r7, #12]
	*px = *py;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	601a      	str	r2, [r3, #0]
	*py = temp;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	601a      	str	r2, [r3, #0]
}
 80024ea:	bf00      	nop
 80024ec:	3714      	adds	r7, #20
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <FUNCcopy>:
// copy: copy 'from' into 'to'; assume to is big enough
void FUNCcopy(char to[], char from[])
{
 80024f6:	b480      	push	{r7}
 80024f8:	b085      	sub	sp, #20
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
 80024fe:	6039      	str	r1, [r7, #0]
	int i;
	i = 0;
 8002500:	2300      	movs	r3, #0
 8002502:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 8002504:	e002      	b.n	800250c <FUNCcopy+0x16>
		++i;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	3301      	adds	r3, #1
 800250a:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	441a      	add	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6879      	ldr	r1, [r7, #4]
 8002516:	440b      	add	r3, r1
 8002518:	7812      	ldrb	r2, [r2, #0]
 800251a:	701a      	strb	r2, [r3, #0]
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1f1      	bne.n	8002506 <FUNCcopy+0x10>
}
 8002522:	bf00      	nop
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <FUNCsqueeze>:
// squeeze: delete all c from s
void FUNCsqueeze(char s[], int c)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
	int i, j;
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	2300      	movs	r3, #0
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	e015      	b.n	8002570 <FUNCsqueeze+0x40>
		if (s[i] != c)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	4293      	cmp	r3, r2
 8002552:	d00a      	beq.n	800256a <FUNCsqueeze+0x3a>
			s[j++] = s[i];
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	441a      	add	r2, r3
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	1c59      	adds	r1, r3, #1
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	4619      	mov	r1, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	440b      	add	r3, r1
 8002566:	7812      	ldrb	r2, [r2, #0]
 8002568:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	3301      	adds	r3, #1
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	4413      	add	r3, r2
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1e3      	bne.n	8002544 <FUNCsqueeze+0x14>
	}
	s[j] = '\0';
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	4413      	add	r3, r2
 8002582:	2200      	movs	r2, #0
 8002584:	701a      	strb	r2, [r3, #0]
}
 8002586:	bf00      	nop
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <FUNCshellsort>:
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
 8002592:	b480      	push	{r7}
 8002594:	b087      	sub	sp, #28
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
 800259a:	6039      	str	r1, [r7, #0]
	int gap, i, j, temp;
	for (gap = n / 2; gap > 0; gap /= 2)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	0fda      	lsrs	r2, r3, #31
 80025a0:	4413      	add	r3, r2
 80025a2:	105b      	asrs	r3, r3, #1
 80025a4:	617b      	str	r3, [r7, #20]
 80025a6:	e042      	b.n	800262e <FUNCshellsort+0x9c>
		for (i = gap; i < n; i++)
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	613b      	str	r3, [r7, #16]
 80025ac:	e036      	b.n	800261c <FUNCshellsort+0x8a>
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	e01d      	b.n	80025f4 <FUNCshellsort+0x62>
				temp = v[j];
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	4413      	add	r3, r2
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	60bb      	str	r3, [r7, #8]
				v[j] = v[j + gap];
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	4413      	add	r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	441a      	add	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	440b      	add	r3, r1
 80025d8:	6812      	ldr	r2, [r2, #0]
 80025da:	601a      	str	r2, [r3, #0]
				v[j + gap] = temp;
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	4413      	add	r3, r2
 80025e8:	68ba      	ldr	r2, [r7, #8]
 80025ea:	601a      	str	r2, [r3, #0]
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	db0d      	blt.n	8002616 <FUNCshellsort+0x84>
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	4413      	add	r3, r2
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68f9      	ldr	r1, [r7, #12]
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	440b      	add	r3, r1
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	6879      	ldr	r1, [r7, #4]
 800260e:	440b      	add	r3, r1
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	429a      	cmp	r2, r3
 8002614:	dcd0      	bgt.n	80025b8 <FUNCshellsort+0x26>
		for (i = gap; i < n; i++)
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	3301      	adds	r3, #1
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	dbc4      	blt.n	80025ae <FUNCshellsort+0x1c>
	for (gap = n / 2; gap > 0; gap /= 2)
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	0fda      	lsrs	r2, r3, #31
 8002628:	4413      	add	r3, r2
 800262a:	105b      	asrs	r3, r3, #1
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b00      	cmp	r3, #0
 8002632:	dcb9      	bgt.n	80025a8 <FUNCshellsort+0x16>
			}
}
 8002634:	bf00      	nop
 8002636:	bf00      	nop
 8002638:	371c      	adds	r7, #28
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
	...

08002644 <FUNCi32toa>:
// i32toa: convert n to characters in s
char* FUNCi32toa(int32_t n)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	int32_t sign;
	if ((sign = n) < 0) // record sign
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	60bb      	str	r3, [r7, #8]
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	da02      	bge.n	800265c <FUNCi32toa+0x18>
	n = -n; // make n positive
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	425b      	negs	r3, r3
 800265a:	607b      	str	r3, [r7, #4]
	i = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	4b1b      	ldr	r3, [pc, #108]	; (80026d0 <FUNCi32toa+0x8c>)
 8002664:	fb83 1302 	smull	r1, r3, r3, r2
 8002668:	1099      	asrs	r1, r3, #2
 800266a:	17d3      	asrs	r3, r2, #31
 800266c:	1ac9      	subs	r1, r1, r3
 800266e:	460b      	mov	r3, r1
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	1ad1      	subs	r1, r2, r3
 8002678:	b2ca      	uxtb	r2, r1
 800267a:	7bfb      	ldrb	r3, [r7, #15]
 800267c:	1c59      	adds	r1, r3, #1
 800267e:	73f9      	strb	r1, [r7, #15]
 8002680:	4619      	mov	r1, r3
 8002682:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002686:	b2da      	uxtb	r2, r3
 8002688:	4b12      	ldr	r3, [pc, #72]	; (80026d4 <FUNCi32toa+0x90>)
 800268a:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a10      	ldr	r2, [pc, #64]	; (80026d0 <FUNCi32toa+0x8c>)
 8002690:	fb82 1203 	smull	r1, r2, r2, r3
 8002694:	1092      	asrs	r2, r2, #2
 8002696:	17db      	asrs	r3, r3, #31
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	607b      	str	r3, [r7, #4]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	dcde      	bgt.n	8002660 <FUNCi32toa+0x1c>
	if (sign < 0)
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	da06      	bge.n	80026b6 <FUNCi32toa+0x72>
		FUNCstr[i++] = '-';
 80026a8:	7bfb      	ldrb	r3, [r7, #15]
 80026aa:	1c5a      	adds	r2, r3, #1
 80026ac:	73fa      	strb	r2, [r7, #15]
 80026ae:	461a      	mov	r2, r3
 80026b0:	4b08      	ldr	r3, [pc, #32]	; (80026d4 <FUNCi32toa+0x90>)
 80026b2:	212d      	movs	r1, #45	; 0x2d
 80026b4:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
 80026b8:	4a06      	ldr	r2, [pc, #24]	; (80026d4 <FUNCi32toa+0x90>)
 80026ba:	2100      	movs	r1, #0
 80026bc:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 80026be:	4805      	ldr	r0, [pc, #20]	; (80026d4 <FUNCi32toa+0x90>)
 80026c0:	f000 fa73 	bl	8002baa <Reverse>
	return FUNCstr;
 80026c4:	4b03      	ldr	r3, [pc, #12]	; (80026d4 <FUNCi32toa+0x90>)
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	66666667 	.word	0x66666667
 80026d4:	20000420 	.word	0x20000420

080026d8 <FUNCi16toa>:
// i16toa: convert n to characters in s
char* FUNCi16toa(int16_t n)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	int16_t sign;
	if ((sign = n) < 0) // record sign
 80026e2:	88fb      	ldrh	r3, [r7, #6]
 80026e4:	81bb      	strh	r3, [r7, #12]
 80026e6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	da03      	bge.n	80026f6 <FUNCi16toa+0x1e>
		n = -n; // make n positive
 80026ee:	88fb      	ldrh	r3, [r7, #6]
 80026f0:	425b      	negs	r3, r3
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	80fb      	strh	r3, [r7, #6]
	i = 0;
 80026f6:	2300      	movs	r3, #0
 80026f8:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 80026fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80026fe:	4b1d      	ldr	r3, [pc, #116]	; (8002774 <FUNCi16toa+0x9c>)
 8002700:	fb83 1302 	smull	r1, r3, r3, r2
 8002704:	1099      	asrs	r1, r3, #2
 8002706:	17d3      	asrs	r3, r2, #31
 8002708:	1ac9      	subs	r1, r1, r3
 800270a:	460b      	mov	r3, r1
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	b21b      	sxth	r3, r3
 8002716:	b2da      	uxtb	r2, r3
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	1c59      	adds	r1, r3, #1
 800271c:	73f9      	strb	r1, [r7, #15]
 800271e:	4619      	mov	r1, r3
 8002720:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4b14      	ldr	r3, [pc, #80]	; (8002778 <FUNCi16toa+0xa0>)
 8002728:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 800272a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800272e:	4a11      	ldr	r2, [pc, #68]	; (8002774 <FUNCi16toa+0x9c>)
 8002730:	fb82 1203 	smull	r1, r2, r2, r3
 8002734:	1092      	asrs	r2, r2, #2
 8002736:	17db      	asrs	r3, r3, #31
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	80fb      	strh	r3, [r7, #6]
 800273c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002740:	2b00      	cmp	r3, #0
 8002742:	dcda      	bgt.n	80026fa <FUNCi16toa+0x22>
	if (sign < 0)
 8002744:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002748:	2b00      	cmp	r3, #0
 800274a:	da06      	bge.n	800275a <FUNCi16toa+0x82>
		FUNCstr[i++] = '-';
 800274c:	7bfb      	ldrb	r3, [r7, #15]
 800274e:	1c5a      	adds	r2, r3, #1
 8002750:	73fa      	strb	r2, [r7, #15]
 8002752:	461a      	mov	r2, r3
 8002754:	4b08      	ldr	r3, [pc, #32]	; (8002778 <FUNCi16toa+0xa0>)
 8002756:	212d      	movs	r1, #45	; 0x2d
 8002758:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 800275a:	7bfb      	ldrb	r3, [r7, #15]
 800275c:	4a06      	ldr	r2, [pc, #24]	; (8002778 <FUNCi16toa+0xa0>)
 800275e:	2100      	movs	r1, #0
 8002760:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8002762:	4805      	ldr	r0, [pc, #20]	; (8002778 <FUNCi16toa+0xa0>)
 8002764:	f000 fa21 	bl	8002baa <Reverse>
	return FUNCstr;
 8002768:	4b03      	ldr	r3, [pc, #12]	; (8002778 <FUNCi16toa+0xa0>)
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	66666667 	.word	0x66666667
 8002778:	20000420 	.word	0x20000420

0800277c <FUNCui16toa>:
// ui16toa: convert n to characters in s
char* FUNCui16toa(uint16_t n)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i = 0, FUNCstr[i++] = n % 10 + '0'; (n /= 10) > 0; FUNCstr[i++] = n % 10 + '0');
 8002786:	2300      	movs	r3, #0
 8002788:	73fb      	strb	r3, [r7, #15]
 800278a:	88fa      	ldrh	r2, [r7, #6]
 800278c:	4b1f      	ldr	r3, [pc, #124]	; (800280c <FUNCui16toa+0x90>)
 800278e:	fba3 1302 	umull	r1, r3, r3, r2
 8002792:	08d9      	lsrs	r1, r3, #3
 8002794:	460b      	mov	r3, r1
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	b29b      	uxth	r3, r3
 80027a0:	b2da      	uxtb	r2, r3
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	1c59      	adds	r1, r3, #1
 80027a6:	73f9      	strb	r1, [r7, #15]
 80027a8:	4619      	mov	r1, r3
 80027aa:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	4b17      	ldr	r3, [pc, #92]	; (8002810 <FUNCui16toa+0x94>)
 80027b2:	545a      	strb	r2, [r3, r1]
 80027b4:	e014      	b.n	80027e0 <FUNCui16toa+0x64>
 80027b6:	88fa      	ldrh	r2, [r7, #6]
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <FUNCui16toa+0x90>)
 80027ba:	fba3 1302 	umull	r1, r3, r3, r2
 80027be:	08d9      	lsrs	r1, r3, #3
 80027c0:	460b      	mov	r3, r1
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
 80027d0:	1c59      	adds	r1, r3, #1
 80027d2:	73f9      	strb	r1, [r7, #15]
 80027d4:	4619      	mov	r1, r3
 80027d6:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <FUNCui16toa+0x94>)
 80027de:	545a      	strb	r2, [r3, r1]
 80027e0:	88fb      	ldrh	r3, [r7, #6]
 80027e2:	4a0a      	ldr	r2, [pc, #40]	; (800280c <FUNCui16toa+0x90>)
 80027e4:	fba2 2303 	umull	r2, r3, r2, r3
 80027e8:	08db      	lsrs	r3, r3, #3
 80027ea:	80fb      	strh	r3, [r7, #6]
 80027ec:	88fb      	ldrh	r3, [r7, #6]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1e1      	bne.n	80027b6 <FUNCui16toa+0x3a>
	FUNCstr[i] = '\0';
 80027f2:	7bfb      	ldrb	r3, [r7, #15]
 80027f4:	4a06      	ldr	r2, [pc, #24]	; (8002810 <FUNCui16toa+0x94>)
 80027f6:	2100      	movs	r1, #0
 80027f8:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 80027fa:	4805      	ldr	r0, [pc, #20]	; (8002810 <FUNCui16toa+0x94>)
 80027fc:	f000 f9d5 	bl	8002baa <Reverse>
	return FUNCstr;
 8002800:	4b03      	ldr	r3, [pc, #12]	; (8002810 <FUNCui16toa+0x94>)
}
 8002802:	4618      	mov	r0, r3
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	cccccccd 	.word	0xcccccccd
 8002810:	20000420 	.word	0x20000420

08002814 <FUNCtrim>:
// trim: remove trailing blanks, tabs, newlines
int FUNCtrim(char s[])
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
	int n;
	for (n = StringLength(s) - 1; n >= 0; n--)
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f9ad 	bl	8002b7c <StringLength>
 8002822:	4603      	mov	r3, r0
 8002824:	3b01      	subs	r3, #1
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	e014      	b.n	8002854 <FUNCtrim+0x40>
		if (s[n] != ' ' && s[n] != '\t' && s[n] != '\n')
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	4413      	add	r3, r2
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b20      	cmp	r3, #32
 8002834:	d00b      	beq.n	800284e <FUNCtrim+0x3a>
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	4413      	add	r3, r2
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	2b09      	cmp	r3, #9
 8002840:	d005      	beq.n	800284e <FUNCtrim+0x3a>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	4413      	add	r3, r2
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	2b0a      	cmp	r3, #10
 800284c:	d106      	bne.n	800285c <FUNCtrim+0x48>
	for (n = StringLength(s) - 1; n >= 0; n--)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	3b01      	subs	r3, #1
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	dae7      	bge.n	800282a <FUNCtrim+0x16>
 800285a:	e000      	b.n	800285e <FUNCtrim+0x4a>
			break;
 800285c:	bf00      	nop
	s[n + 1] = '\0';
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	3301      	adds	r3, #1
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	4413      	add	r3, r2
 8002866:	2200      	movs	r2, #0
 8002868:	701a      	strb	r2, [r3, #0]
	return n;
 800286a:	68fb      	ldr	r3, [r7, #12]
}
 800286c:	4618      	mov	r0, r3
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <FUNCpmax>:
// larger number of two
int FUNCpmax(int a1, int a2)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
	int biggest;
	if(a1 > a2){
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	dd02      	ble.n	800288c <FUNCpmax+0x18>
		biggest = a1;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	e001      	b.n	8002890 <FUNCpmax+0x1c>
	}else{
		biggest = a2;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	60fb      	str	r3, [r7, #12]
	}
	return biggest;
 8002890:	68fb      	ldr	r3, [r7, #12]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3714      	adds	r7, #20
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <FUNCgcd>:
// common divisor
int FUNCgcd (int u, int v)
{
 800289e:	b480      	push	{r7}
 80028a0:	b085      	sub	sp, #20
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
 80028a6:	6039      	str	r1, [r7, #0]
	int temp;
	while ( v != 0 ) {
 80028a8:	e00c      	b.n	80028c4 <FUNCgcd+0x26>
		temp = u % v;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	fb93 f2f2 	sdiv	r2, r3, r2
 80028b2:	6839      	ldr	r1, [r7, #0]
 80028b4:	fb01 f202 	mul.w	r2, r1, r2
 80028b8:	1a9b      	subs	r3, r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
		u = v;
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	607b      	str	r3, [r7, #4]
		v = temp;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	603b      	str	r3, [r7, #0]
	while ( v != 0 ) {
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1ef      	bne.n	80028aa <FUNCgcd+0xc>
	}
	return u;
 80028ca:	687b      	ldr	r3, [r7, #4]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3714      	adds	r7, #20
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <FUNCstrToInt>:
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
 80028d8:	b480      	push	{r7}
 80028da:	b087      	sub	sp, #28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
	int i, intValue, result = 0;
 80028e0:	2300      	movs	r3, #0
 80028e2:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 80028e4:	2300      	movs	r3, #0
 80028e6:	617b      	str	r3, [r7, #20]
 80028e8:	e011      	b.n	800290e <FUNCstrToInt+0x36>
		intValue = string[i] - '0';
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	4413      	add	r3, r2
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	3b30      	subs	r3, #48	; 0x30
 80028f4:	60fb      	str	r3, [r7, #12]
		result = result * 10 + intValue;
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	4613      	mov	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	461a      	mov	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	4413      	add	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	3301      	adds	r3, #1
 800290c:	617b      	str	r3, [r7, #20]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	4413      	add	r3, r2
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b2f      	cmp	r3, #47	; 0x2f
 8002918:	d905      	bls.n	8002926 <FUNCstrToInt+0x4e>
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	4413      	add	r3, r2
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b39      	cmp	r3, #57	; 0x39
 8002924:	d9e1      	bls.n	80028ea <FUNCstrToInt+0x12>
	}
	return result;
 8002926:	693b      	ldr	r3, [r7, #16]
}
 8002928:	4618      	mov	r0, r3
 800292a:	371c      	adds	r7, #28
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <FUNCfilter>:
// filter
uint8_t FUNCfilter(uint8_t mask, uint8_t data)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	460a      	mov	r2, r1
 800293e:	71fb      	strb	r3, [r7, #7]
 8002940:	4613      	mov	r3, r2
 8002942:	71bb      	strb	r3, [r7, #6]
	return mask & data;
 8002944:	79fa      	ldrb	r2, [r7, #7]
 8002946:	79bb      	ldrb	r3, [r7, #6]
 8002948:	4013      	ands	r3, r2
 800294a:	b2db      	uxtb	r3, r3
}
 800294c:	4618      	mov	r0, r3
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <FUNCticks>:
// ticks
unsigned int FUNCticks(unsigned int num)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
	unsigned int count;
	for(count = 0; count < num; count++) ;
 8002960:	2300      	movs	r3, #0
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	e002      	b.n	800296c <FUNCticks+0x14>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	3301      	adds	r3, #1
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	429a      	cmp	r2, r3
 8002972:	d3f8      	bcc.n	8002966 <FUNCticks+0xe>
	return count;
 8002974:	68fb      	ldr	r3, [r7, #12]
}
 8002976:	4618      	mov	r0, r3
 8002978:	3714      	adds	r7, #20
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <FUNCtwocomptoint8bit>:
// Two's Complement function
int FUNCtwocomptoint8bit(int twoscomp){
 8002982:	b480      	push	{r7}
 8002984:	b085      	sub	sp, #20
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  
  int value;
	//Let's see if the byte is negative
  if (twoscomp & 0x80){
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00a      	beq.n	80029aa <FUNCtwocomptoint8bit+0x28>
    //Invert
    twoscomp = ~twoscomp + 1;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	425b      	negs	r3, r3
 8002998:	607b      	str	r3, [r7, #4]
		twoscomp = (twoscomp & 0xFF);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	b2db      	uxtb	r3, r3
 800299e:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	425b      	negs	r3, r3
 80029a4:	60fb      	str	r3, [r7, #12]
    return value;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	e006      	b.n	80029b8 <FUNCtwocomptoint8bit+0x36>
  }else{
    //Byte is non-negative, therefore convert to decimal and display
    //Make sure we are never over 1279
    twoscomp = (twoscomp & 0x7F);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029b0:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    value = (int)(twoscomp);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	60fb      	str	r3, [r7, #12]
    return value;
 80029b6:	68fb      	ldr	r3, [r7, #12]
  }
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <FUNCtwocomptoint10bit>:
// Two's Complement function, shifts 10 bit binary to signed integers (-512 to 512)
int FUNCtwocomptoint10bit(int twoscomp){
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
	int value;
  //Let's see if the byte is negative
  if (twoscomp & 0x200){
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00b      	beq.n	80029ee <FUNCtwocomptoint10bit+0x2a>
    //Invert
    twoscomp = ~twoscomp + 1;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	425b      	negs	r3, r3
 80029da:	607b      	str	r3, [r7, #4]
    twoscomp = (twoscomp & 0x3FF);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029e2:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	425b      	negs	r3, r3
 80029e8:	60fb      	str	r3, [r7, #12]
    return value;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	e006      	b.n	80029fc <FUNCtwocomptoint10bit+0x38>
  }else{
    //Serial.println("We entered the positive loop");
    //Byte is non-negative, therefore convert to decimal and display
    twoscomp = (twoscomp & 0x1FF);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029f4:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    //Serial.println(twoscomp);
    value = (int)(twoscomp);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	60fb      	str	r3, [r7, #12]
    return value;
 80029fa:	68fb      	ldr	r3, [r7, #12]
  }
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <FUNCtwocomptointnbit>:
// Two's Complement function, nbits
int FUNCtwocomptointnbit(int twoscomp, uint8_t nbits){
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	70fb      	strb	r3, [r7, #3]
  unsigned int signmask;
  unsigned int mask;
  signmask = (1 << (nbits - 1));
 8002a14:	78fb      	ldrb	r3, [r7, #3]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	2201      	movs	r2, #1
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	60fb      	str	r3, [r7, #12]
  mask = signmask - 1;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	60bb      	str	r3, [r7, #8]
  //Let's see if the number is negative
  if ((unsigned int) twoscomp & signmask){
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <FUNCtwocomptointnbit+0x3a>
	twoscomp &= mask;
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	4013      	ands	r3, r2
 8002a36:	607b      	str	r3, [r7, #4]
    twoscomp -= signmask;
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	607b      	str	r3, [r7, #4]
 8002a40:	e003      	b.n	8002a4a <FUNCtwocomptointnbit+0x42>
  }else{
	  twoscomp &= mask;
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	4013      	ands	r3, r2
 8002a48:	607b      	str	r3, [r7, #4]
  }
  return twoscomp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <FUNCdec2bcd>:
// Convert Decimal to Binary Coded Decimal (BCD)
char FUNCdec2bcd(char num)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	4a0c      	ldr	r2, [pc, #48]	; (8002a98 <FUNCdec2bcd+0x40>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	08db      	lsrs	r3, r3, #3
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	b2d8      	uxtb	r0, r3
 8002a72:	79fa      	ldrb	r2, [r7, #7]
 8002a74:	4b08      	ldr	r3, [pc, #32]	; (8002a98 <FUNCdec2bcd+0x40>)
 8002a76:	fba3 1302 	umull	r1, r3, r3, r2
 8002a7a:	08d9      	lsrs	r1, r3, #3
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	440b      	add	r3, r1
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	4403      	add	r3, r0
 8002a8a:	b2db      	uxtb	r3, r3
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	cccccccd 	.word	0xcccccccd

08002a9c <FUNCbcd2dec>:
// Convert Binary Coded Decimal (BCD) to Decimal
char FUNCbcd2dec(char num)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	091b      	lsrs	r3, r3, #4
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	461a      	mov	r2, r3
 8002aae:	0092      	lsls	r2, r2, #2
 8002ab0:	4413      	add	r3, r2
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	79fb      	ldrb	r3, [r7, #7]
 8002ab8:	f003 030f 	and.w	r3, r3, #15
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	4413      	add	r3, r2
 8002ac0:	b2db      	uxtb	r3, r3
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
	...

08002ad0 <FUNCresizestr>:
char* FUNCresizestr(char *string, int size)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
	int i;
	FUNCstr[size] = '\0';
 8002ada:	4a19      	ldr	r2, [pc, #100]	; (8002b40 <FUNCresizestr+0x70>)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	4413      	add	r3, r2
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	e01f      	b.n	8002b2a <FUNCresizestr+0x5a>
		if(*(string + i) == '\0'){
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	4413      	add	r3, r2
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10d      	bne.n	8002b12 <FUNCresizestr+0x42>
			for(; i < size; i++){
 8002af6:	e007      	b.n	8002b08 <FUNCresizestr+0x38>
				FUNCstr[i] = ' ';
 8002af8:	4a11      	ldr	r2, [pc, #68]	; (8002b40 <FUNCresizestr+0x70>)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	4413      	add	r3, r2
 8002afe:	2220      	movs	r2, #32
 8002b00:	701a      	strb	r2, [r3, #0]
			for(; i < size; i++){
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3301      	adds	r3, #1
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	dbf3      	blt.n	8002af8 <FUNCresizestr+0x28>
			}
			break;
 8002b10:	e00f      	b.n	8002b32 <FUNCresizestr+0x62>
		}
		FUNCstr[i] = *(string + i);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	4413      	add	r3, r2
 8002b18:	7819      	ldrb	r1, [r3, #0]
 8002b1a:	4a09      	ldr	r2, [pc, #36]	; (8002b40 <FUNCresizestr+0x70>)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	4413      	add	r3, r2
 8002b20:	460a      	mov	r2, r1
 8002b22:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	3301      	adds	r3, #1
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	dbdb      	blt.n	8002aea <FUNCresizestr+0x1a>
	}
	return FUNCstr;
 8002b32:	4b03      	ldr	r3, [pc, #12]	; (8002b40 <FUNCresizestr+0x70>)
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3714      	adds	r7, #20
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr
 8002b40:	20000420 	.word	0x20000420

08002b44 <FUNCtrimmer>:
long FUNCtrimmer(long x, long in_min, long in_max, long out_min, long out_max)
/***
same as arduino map function.
***/
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
 8002b50:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	69b9      	ldr	r1, [r7, #24]
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	1a8a      	subs	r2, r1, r2
 8002b5e:	fb03 f202 	mul.w	r2, r3, r2
 8002b62:	6879      	ldr	r1, [r7, #4]
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	1acb      	subs	r3, r1, r3
 8002b68:	fb92 f2f3 	sdiv	r2, r2, r3
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	4413      	add	r3, r2
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3714      	adds	r7, #20
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <StringLength>:
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 8002b84:	2300      	movs	r3, #0
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	e002      	b.n	8002b90 <StringLength+0x14>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	4413      	add	r3, r2
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1f6      	bne.n	8002b8a <StringLength+0xe>
	return count;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b086      	sub	sp, #24
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff ffe0 	bl	8002b7c <StringLength>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	613b      	str	r3, [r7, #16]
 8002bc2:	e017      	b.n	8002bf4 <Reverse+0x4a>
		c = s[i];
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	4413      	add	r3, r2
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	441a      	add	r2, r3
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	440b      	add	r3, r1
 8002bda:	7812      	ldrb	r2, [r2, #0]
 8002bdc:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	4413      	add	r3, r2
 8002be4:	7bfa      	ldrb	r2, [r7, #15]
 8002be6:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	3301      	adds	r3, #1
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	613b      	str	r3, [r7, #16]
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	dbe3      	blt.n	8002bc4 <Reverse+0x1a>
	}
}
 8002bfc:	bf00      	nop
 8002bfe:	bf00      	nop
 8002c00:	3718      	adds	r7, #24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <FUNCbcd2bin>:
unsigned char FUNCbcd2bin(unsigned char val)
{
 8002c06:	b480      	push	{r7}
 8002c08:	b083      	sub	sp, #12
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	71fb      	strb	r3, [r7, #7]
	return (val & 0x0f) + (val >> 4) * 10;
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	091b      	lsrs	r3, r3, #4
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	4619      	mov	r1, r3
 8002c20:	0089      	lsls	r1, r1, #2
 8002c22:	440b      	add	r3, r1
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	4413      	add	r3, r2
 8002c2a:	b2db      	uxtb	r3, r3
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <FUNCbin2bcd>:
unsigned char FUNCbin2bcd(unsigned int val)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
	return (unsigned char)(((val / 10) << 4) + val % 10);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a0d      	ldr	r2, [pc, #52]	; (8002c78 <FUNCbin2bcd+0x40>)
 8002c44:	fba2 2303 	umull	r2, r3, r2, r3
 8002c48:	08db      	lsrs	r3, r3, #3
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	b2d8      	uxtb	r0, r3
 8002c50:	6879      	ldr	r1, [r7, #4]
 8002c52:	4b09      	ldr	r3, [pc, #36]	; (8002c78 <FUNCbin2bcd+0x40>)
 8002c54:	fba3 2301 	umull	r2, r3, r3, r1
 8002c58:	08da      	lsrs	r2, r3, #3
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	1aca      	subs	r2, r1, r3
 8002c64:	b2d3      	uxtb	r3, r2
 8002c66:	4403      	add	r3, r0
 8002c68:	b2db      	uxtb	r3, r3
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	cccccccd 	.word	0xcccccccd

08002c7c <FUNCgcd1>:
long FUNCgcd1(long a, long b)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
	long r;
	if (a < b)
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	da05      	bge.n	8002c9a <FUNCgcd1+0x1e>
		FUNCswap(&a, &b);
 8002c8e:	463a      	mov	r2, r7
 8002c90:	1d3b      	adds	r3, r7, #4
 8002c92:	4611      	mov	r1, r2
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff fc19 	bl	80024cc <FUNCswap>
	if (!b){
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d10f      	bne.n	8002cc0 <FUNCgcd1+0x44>
		while ((r = a % b) != 0) {
 8002ca0:	e003      	b.n	8002caa <FUNCgcd1+0x2e>
			a = b;
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	607b      	str	r3, [r7, #4]
			b = r;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	603b      	str	r3, [r7, #0]
		while ((r = a % b) != 0) {
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	fb93 f1f2 	sdiv	r1, r3, r2
 8002cb2:	fb01 f202 	mul.w	r2, r1, r2
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	60fb      	str	r3, [r7, #12]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1f0      	bne.n	8002ca2 <FUNCgcd1+0x26>
		}
	}	
	return b;
 8002cc0:	683b      	ldr	r3, [r7, #0]
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <FUNCpincheck>:
uint8_t FUNCpincheck(uint8_t port, uint8_t pin)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b085      	sub	sp, #20
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	460a      	mov	r2, r1
 8002cd4:	71fb      	strb	r3, [r7, #7]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	71bb      	strb	r3, [r7, #6]
	uint8_t lh;
	if(port & (1 << pin))
 8002cda:	79fa      	ldrb	r2, [r7, #7]
 8002cdc:	79bb      	ldrb	r3, [r7, #6]
 8002cde:	fa42 f303 	asr.w	r3, r2, r3
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d002      	beq.n	8002cf0 <FUNCpincheck+0x26>
		lh = 1;
 8002cea:	2301      	movs	r3, #1
 8002cec:	73fb      	strb	r3, [r7, #15]
 8002cee:	e001      	b.n	8002cf4 <FUNCpincheck+0x2a>
	else
		lh = 0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	73fb      	strb	r3, [r7, #15]
	return lh;
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3714      	adds	r7, #20
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
	...

08002d04 <FUNCprint_binary>:
char* FUNCprint_binary(unsigned int n_bits, unsigned int number)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
	unsigned int i, c;
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3b01      	subs	r3, #1
 8002d12:	2201      	movs	r2, #1
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	60fb      	str	r3, [r7, #12]
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	60bb      	str	r3, [r7, #8]
 8002d1e:	e015      	b.n	8002d4c <FUNCprint_binary+0x48>
		(number & i) ? (FUNCstr[c] = '1') : (FUNCstr[c] = '0');
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4013      	ands	r3, r2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d005      	beq.n	8002d36 <FUNCprint_binary+0x32>
 8002d2a:	4a10      	ldr	r2, [pc, #64]	; (8002d6c <FUNCprint_binary+0x68>)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	4413      	add	r3, r2
 8002d30:	2231      	movs	r2, #49	; 0x31
 8002d32:	701a      	strb	r2, [r3, #0]
 8002d34:	e004      	b.n	8002d40 <FUNCprint_binary+0x3c>
 8002d36:	4a0d      	ldr	r2, [pc, #52]	; (8002d6c <FUNCprint_binary+0x68>)
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	2230      	movs	r2, #48	; 0x30
 8002d3e:	701a      	strb	r2, [r3, #0]
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	085b      	lsrs	r3, r3, #1
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	60bb      	str	r3, [r7, #8]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1e6      	bne.n	8002d20 <FUNCprint_binary+0x1c>
	FUNCstr[c] = '\0';
 8002d52:	4a06      	ldr	r2, [pc, #24]	; (8002d6c <FUNCprint_binary+0x68>)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	4413      	add	r3, r2
 8002d58:	2200      	movs	r2, #0
 8002d5a:	701a      	strb	r2, [r3, #0]
	return FUNCstr;
 8002d5c:	4b03      	ldr	r3, [pc, #12]	; (8002d6c <FUNCprint_binary+0x68>)
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	20000420 	.word	0x20000420

08002d70 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	4b27      	ldr	r3, [pc, #156]	; (8002e24 <FUNCintinvstr+0xb4>)
 8002d86:	fb83 1302 	smull	r1, r3, r3, r2
 8002d8a:	1099      	asrs	r1, r3, #2
 8002d8c:	17d3      	asrs	r3, r2, #31
 8002d8e:	1ac9      	subs	r1, r1, r3
 8002d90:	460b      	mov	r3, r1
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	1ad1      	subs	r1, r2, r3
 8002d9a:	b2ca      	uxtb	r2, r1
 8002d9c:	7dfb      	ldrb	r3, [r7, #23]
 8002d9e:	1c59      	adds	r1, r3, #1
 8002da0:	75f9      	strb	r1, [r7, #23]
 8002da2:	4619      	mov	r1, r3
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	440b      	add	r3, r1
 8002da8:	3230      	adds	r2, #48	; 0x30
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	701a      	strb	r2, [r3, #0]
 8002dae:	e015      	b.n	8002ddc <FUNCintinvstr+0x6c>
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	4b1c      	ldr	r3, [pc, #112]	; (8002e24 <FUNCintinvstr+0xb4>)
 8002db4:	fb83 1302 	smull	r1, r3, r3, r2
 8002db8:	1099      	asrs	r1, r3, #2
 8002dba:	17d3      	asrs	r3, r2, #31
 8002dbc:	1ac9      	subs	r1, r1, r3
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	440b      	add	r3, r1
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	1ad1      	subs	r1, r2, r3
 8002dc8:	b2ca      	uxtb	r2, r1
 8002dca:	7dfb      	ldrb	r3, [r7, #23]
 8002dcc:	1c59      	adds	r1, r3, #1
 8002dce:	75f9      	strb	r1, [r7, #23]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	440b      	add	r3, r1
 8002dd6:	3230      	adds	r2, #48	; 0x30
 8002dd8:	b2d2      	uxtb	r2, r2
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4a11      	ldr	r2, [pc, #68]	; (8002e24 <FUNCintinvstr+0xb4>)
 8002de0:	fb82 1203 	smull	r1, r2, r2, r3
 8002de4:	1092      	asrs	r2, r2, #2
 8002de6:	17db      	asrs	r3, r3, #31
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	dcde      	bgt.n	8002db0 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 8002df2:	e007      	b.n	8002e04 <FUNCintinvstr+0x94>
 8002df4:	7dfb      	ldrb	r3, [r7, #23]
 8002df6:	1c5a      	adds	r2, r3, #1
 8002df8:	75fa      	strb	r2, [r7, #23]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	4413      	add	r3, r2
 8002e00:	2230      	movs	r2, #48	; 0x30
 8002e02:	701a      	strb	r2, [r3, #0]
 8002e04:	7dfa      	ldrb	r2, [r7, #23]
 8002e06:	79fb      	ldrb	r3, [r7, #7]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d3f3      	bcc.n	8002df4 <FUNCintinvstr+0x84>
	res[k] = '\0';
 8002e0c:	7dfb      	ldrb	r3, [r7, #23]
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	4413      	add	r3, r2
 8002e12:	2200      	movs	r2, #0
 8002e14:	701a      	strb	r2, [r3, #0]
	return k;
 8002e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	371c      	adds	r7, #28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr
 8002e24:	66666667 	.word	0x66666667

08002e28 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8002e28:	b5b0      	push	{r4, r5, r7, lr}
 8002e2a:	b08a      	sub	sp, #40	; 0x28
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	f04f 0300 	mov.w	r3, #0
 8002e44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e48:	f7fd fe68 	bl	8000b1c <__aeabi_dcmplt>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d008      	beq.n	8002e64 <FUNCftoa+0x3c>
		n = -num; sign = -1;
 8002e52:	68bc      	ldr	r4, [r7, #8]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002e5a:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8002e5e:	23ff      	movs	r3, #255	; 0xff
 8002e60:	77bb      	strb	r3, [r7, #30]
 8002e62:	e005      	b.n	8002e70 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 8002e64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e68:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 8002e70:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e74:	f7fd feb8 	bl	8000be8 <__aeabi_d2uiz>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	61bb      	str	r3, [r7, #24]
 8002e7c:	69b8      	ldr	r0, [r7, #24]
 8002e7e:	f7fd fb61 	bl	8000544 <__aeabi_ui2d>
 8002e82:	4602      	mov	r2, r0
 8002e84:	460b      	mov	r3, r1
 8002e86:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e8a:	f7fd fa1d 	bl	80002c8 <__aeabi_dsub>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	460b      	mov	r3, r1
 8002e92:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff ff67 	bl	8002d70 <FUNCintinvstr>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 8002ea6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	da08      	bge.n	8002ec0 <FUNCftoa+0x98>
 8002eae:	7ffb      	ldrb	r3, [r7, #31]
 8002eb0:	1c5a      	adds	r2, r3, #1
 8002eb2:	77fa      	strb	r2, [r7, #31]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4413      	add	r3, r2
 8002eba:	222d      	movs	r2, #45	; 0x2d
 8002ebc:	701a      	strb	r2, [r3, #0]
 8002ebe:	e007      	b.n	8002ed0 <FUNCftoa+0xa8>
 8002ec0:	7ffb      	ldrb	r3, [r7, #31]
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	77fa      	strb	r2, [r7, #31]
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4413      	add	r3, r2
 8002ecc:	2220      	movs	r2, #32
 8002ece:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 8002ed0:	7ffb      	ldrb	r3, [r7, #31]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7ff fe65 	bl	8002baa <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 8002ee0:	78fb      	ldrb	r3, [r7, #3]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d030      	beq.n	8002f48 <FUNCftoa+0x120>
 8002ee6:	78fb      	ldrb	r3, [r7, #3]
 8002ee8:	2b06      	cmp	r3, #6
 8002eea:	d82d      	bhi.n	8002f48 <FUNCftoa+0x120>
		res[k++] = '.';
 8002eec:	7ffb      	ldrb	r3, [r7, #31]
 8002eee:	1c5a      	adds	r2, r3, #1
 8002ef0:	77fa      	strb	r2, [r7, #31]
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	222e      	movs	r2, #46	; 0x2e
 8002efa:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 8002efc:	78fb      	ldrb	r3, [r7, #3]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fd fb20 	bl	8000544 <__aeabi_ui2d>
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	ec43 2b11 	vmov	d1, r2, r3
 8002f0c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8002f98 <FUNCftoa+0x170>
 8002f10:	f005 f802 	bl	8007f18 <pow>
 8002f14:	ec51 0b10 	vmov	r0, r1, d0
 8002f18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f1c:	f7fd fb8c 	bl	8000638 <__aeabi_dmul>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4610      	mov	r0, r2
 8002f26:	4619      	mov	r1, r3
 8002f28:	f7fd fe36 	bl	8000b98 <__aeabi_d2iz>
 8002f2c:	7ffb      	ldrb	r3, [r7, #31]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	4413      	add	r3, r2
 8002f32:	78fa      	ldrb	r2, [r7, #3]
 8002f34:	4619      	mov	r1, r3
 8002f36:	f7ff ff1b 	bl	8002d70 <FUNCintinvstr>
		Reverse(res + k);
 8002f3a:	7ffb      	ldrb	r3, [r7, #31]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	4413      	add	r3, r2
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff fe32 	bl	8002baa <Reverse>
 8002f46:	e021      	b.n	8002f8c <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8002f48:	7ffb      	ldrb	r3, [r7, #31]
 8002f4a:	1c5a      	adds	r2, r3, #1
 8002f4c:	77fa      	strb	r2, [r7, #31]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4413      	add	r3, r2
 8002f54:	222e      	movs	r2, #46	; 0x2e
 8002f56:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 8002f58:	f04f 0200 	mov.w	r2, #0
 8002f5c:	4b10      	ldr	r3, [pc, #64]	; (8002fa0 <FUNCftoa+0x178>)
 8002f5e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f62:	f7fd fb69 	bl	8000638 <__aeabi_dmul>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	f7fd fe13 	bl	8000b98 <__aeabi_d2iz>
 8002f72:	7ffb      	ldrb	r3, [r7, #31]
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	4413      	add	r3, r2
 8002f78:	2202      	movs	r2, #2
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	f7ff fef8 	bl	8002d70 <FUNCintinvstr>
		Reverse(res + k);
 8002f80:	7ffb      	ldrb	r3, [r7, #31]
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	4413      	add	r3, r2
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff fe0f 	bl	8002baa <Reverse>
	}
	return res;
 8002f8c:	687b      	ldr	r3, [r7, #4]
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3728      	adds	r7, #40	; 0x28
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bdb0      	pop	{r4, r5, r7, pc}
 8002f96:	bf00      	nop
 8002f98:	00000000 	.word	0x00000000
 8002f9c:	40240000 	.word	0x40240000
 8002fa0:	40590000 	.word	0x40590000

08002fa4 <FUNCdectohex>:
/***dectohex***/
char* FUNCdectohex(int32_t num)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
	int32_t remainder;
	uint8_t j;
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8002fac:	2300      	movs	r3, #0
 8002fae:	73fb      	strb	r3, [r7, #15]
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
 8002fb2:	4a1e      	ldr	r2, [pc, #120]	; (800302c <FUNCdectohex+0x88>)
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	54d1      	strb	r1, [r2, r3]
 8002fb8:	e02c      	b.n	8003014 <FUNCdectohex+0x70>
		remainder = num % 16;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	425a      	negs	r2, r3
 8002fbe:	f003 030f 	and.w	r3, r3, #15
 8002fc2:	f002 020f 	and.w	r2, r2, #15
 8002fc6:	bf58      	it	pl
 8002fc8:	4253      	negpl	r3, r2
 8002fca:	60bb      	str	r3, [r7, #8]
		if (remainder < 10)
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2b09      	cmp	r3, #9
 8002fd0:	dc0b      	bgt.n	8002fea <FUNCdectohex+0x46>
			FUNCstr[j++] = (char) (48 + remainder);
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	1c59      	adds	r1, r3, #1
 8002fda:	73f9      	strb	r1, [r7, #15]
 8002fdc:	4619      	mov	r1, r3
 8002fde:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	4b11      	ldr	r3, [pc, #68]	; (800302c <FUNCdectohex+0x88>)
 8002fe6:	545a      	strb	r2, [r3, r1]
 8002fe8:	e00a      	b.n	8003000 <FUNCdectohex+0x5c>
		else
			FUNCstr[j++] = (char) (55 + remainder);
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	7bfb      	ldrb	r3, [r7, #15]
 8002ff0:	1c59      	adds	r1, r3, #1
 8002ff2:	73f9      	strb	r1, [r7, #15]
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	f102 0337 	add.w	r3, r2, #55	; 0x37
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	4b0b      	ldr	r3, [pc, #44]	; (800302c <FUNCdectohex+0x88>)
 8002ffe:	545a      	strb	r2, [r3, r1]
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8003000:	7bfb      	ldrb	r3, [r7, #15]
 8003002:	4a0a      	ldr	r2, [pc, #40]	; (800302c <FUNCdectohex+0x88>)
 8003004:	2100      	movs	r1, #0
 8003006:	54d1      	strb	r1, [r2, r3]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	da00      	bge.n	8003010 <FUNCdectohex+0x6c>
 800300e:	330f      	adds	r3, #15
 8003010:	111b      	asrs	r3, r3, #4
 8003012:	607b      	str	r3, [r7, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1cf      	bne.n	8002fba <FUNCdectohex+0x16>
	}
	Reverse(FUNCstr);
 800301a:	4804      	ldr	r0, [pc, #16]	; (800302c <FUNCdectohex+0x88>)
 800301c:	f7ff fdc5 	bl	8002baa <Reverse>
	return FUNCstr;
 8003020:	4b02      	ldr	r3, [pc, #8]	; (800302c <FUNCdectohex+0x88>)
}
 8003022:	4618      	mov	r0, r3
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20000420 	.word	0x20000420

08003030 <FUNCReadHLByte>:

uint16_t FUNCReadHLByte(FUNCHighLowByte reg)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8003038:	793b      	ldrb	r3, [r7, #4]
 800303a:	b29b      	uxth	r3, r3
 800303c:	021b      	lsls	r3, r3, #8
 800303e:	b29a      	uxth	r2, r3
 8003040:	797b      	ldrb	r3, [r7, #5]
 8003042:	b29b      	uxth	r3, r3
 8003044:	4313      	orrs	r3, r2
 8003046:	b29b      	uxth	r3, r3
}
 8003048:	4618      	mov	r0, r3
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <FUNCReadLHByte>:

uint16_t FUNCReadLHByte(FUNCHighLowByte reg)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 800305c:	797b      	ldrb	r3, [r7, #5]
 800305e:	b29b      	uxth	r3, r3
 8003060:	021b      	lsls	r3, r3, #8
 8003062:	b29a      	uxth	r2, r3
 8003064:	793b      	ldrb	r3, [r7, #4]
 8003066:	b29b      	uxth	r3, r3
 8003068:	4313      	orrs	r3, r2
 800306a:	b29b      	uxth	r3, r3
}
 800306c:	4618      	mov	r0, r3
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <FUNCWriteHLByte>:

FUNCHighLowByte FUNCWriteHLByte(uint16_t val)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8003082:	88fb      	ldrh	r3, [r7, #6]
 8003084:	0a1b      	lsrs	r3, r3, #8
 8003086:	b29b      	uxth	r3, r3
 8003088:	b2db      	uxtb	r3, r3
 800308a:	723b      	strb	r3, [r7, #8]
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	b2db      	uxtb	r3, r3
 8003090:	727b      	strb	r3, [r7, #9]
	return reg;
 8003092:	893b      	ldrh	r3, [r7, #8]
 8003094:	81bb      	strh	r3, [r7, #12]
 8003096:	2300      	movs	r3, #0
 8003098:	7b3a      	ldrb	r2, [r7, #12]
 800309a:	f362 0307 	bfi	r3, r2, #0, #8
 800309e:	7b7a      	ldrb	r2, [r7, #13]
 80030a0:	f362 230f 	bfi	r3, r2, #8, #8
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <FUNCWriteLHByte>:

FUNCHighLowByte FUNCWriteLHByte(uint16_t val)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	4603      	mov	r3, r0
 80030b8:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	0a1b      	lsrs	r3, r3, #8
 80030be:	b29b      	uxth	r3, r3
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	727b      	strb	r3, [r7, #9]
 80030c4:	88fb      	ldrh	r3, [r7, #6]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	723b      	strb	r3, [r7, #8]
	return reg;
 80030ca:	893b      	ldrh	r3, [r7, #8]
 80030cc:	81bb      	strh	r3, [r7, #12]
 80030ce:	2300      	movs	r3, #0
 80030d0:	7b3a      	ldrb	r2, [r7, #12]
 80030d2:	f362 0307 	bfi	r3, r2, #0, #8
 80030d6:	7b7a      	ldrb	r2, [r7, #13]
 80030d8:	f362 230f 	bfi	r3, r2, #8, #8
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3714      	adds	r7, #20
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <FUNCSwapByte>:

uint16_t FUNCSwapByte(uint16_t num)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4603      	mov	r3, r0
 80030f0:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 80030f2:	88fb      	ldrh	r3, [r7, #6]
 80030f4:	021b      	lsls	r3, r3, #8
 80030f6:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 80030f8:	88fb      	ldrh	r3, [r7, #6]
 80030fa:	0a1b      	lsrs	r3, r3, #8
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	89fb      	ldrh	r3, [r7, #14]
 8003100:	4313      	orrs	r3, r2
 8003102:	b29b      	uxth	r3, r3
}
 8003104:	4618      	mov	r0, r3
 8003106:	3714      	adds	r7, #20
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <FUNCprint>:

/***print***/
char* FUNCprint( const char* format, ... )
{
 8003110:	b40f      	push	{r0, r1, r2, r3}
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 8003118:	f107 0314 	add.w	r3, r7, #20
 800311c:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	693a      	ldr	r2, [r7, #16]
 8003122:	215f      	movs	r1, #95	; 0x5f
 8003124:	4808      	ldr	r0, [pc, #32]	; (8003148 <FUNCprint+0x38>)
 8003126:	f004 fa39 	bl	800759c <vsniprintf>
 800312a:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	da01      	bge.n	8003136 <FUNCprint+0x26>
		return NULL;
 8003132:	2300      	movs	r3, #0
 8003134:	e000      	b.n	8003138 <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 8003136:	4b04      	ldr	r3, [pc, #16]	; (8003148 <FUNCprint+0x38>)
}
 8003138:	4618      	mov	r0, r3
 800313a:	3708      	adds	r7, #8
 800313c:	46bd      	mov	sp, r7
 800313e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003142:	b004      	add	sp, #16
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	20000420 	.word	0x20000420

0800314c <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 800314c:	b5b0      	push	{r4, r5, r7, lr}
 800314e:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 8003152:	af00      	add	r7, sp, #0
 8003154:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
 8003158:	f8c7 1208 	str.w	r1, [r7, #520]	; 0x208
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 800315c:	4c24      	ldr	r4, [pc, #144]	; (80031f0 <LCD0enable+0xa4>)
 800315e:	463b      	mov	r3, r7
 8003160:	4618      	mov	r0, r3
 8003162:	f000 fc41 	bl	80039e8 <STM32446enable>
 8003166:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800316a:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 800316e:	4620      	mov	r0, r4
 8003170:	4619      	mov	r1, r3
 8003172:	f44f 7301 	mov.w	r3, #516	; 0x204
 8003176:	461a      	mov	r2, r3
 8003178:	f004 f984 	bl	8007484 <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 800317c:	4a1d      	ldr	r2, [pc, #116]	; (80031f4 <LCD0enable+0xa8>)
 800317e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003182:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 8003184:	4b1c      	ldr	r3, [pc, #112]	; (80031f8 <LCD0enable+0xac>)
 8003186:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	lcd0.read = LCD0_read;
 800318a:	4b1c      	ldr	r3, [pc, #112]	; (80031fc <LCD0enable+0xb0>)
 800318c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	lcd0.BF = LCD0_BF;
 8003190:	4b1b      	ldr	r3, [pc, #108]	; (8003200 <LCD0enable+0xb4>)
 8003192:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
	lcd0.putch = LCD0_putch;
 8003196:	4b1b      	ldr	r3, [pc, #108]	; (8003204 <LCD0enable+0xb8>)
 8003198:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	lcd0.getch = LCD0_getch;
 800319c:	4b1a      	ldr	r3, [pc, #104]	; (8003208 <LCD0enable+0xbc>)
 800319e:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
	lcd0.string = LCD0_string; // RAW
 80031a2:	4b1a      	ldr	r3, [pc, #104]	; (800320c <LCD0enable+0xc0>)
 80031a4:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
	lcd0.string_size = LCD0_string_size; // RAW
 80031a8:	4b19      	ldr	r3, [pc, #100]	; (8003210 <LCD0enable+0xc4>)
 80031aa:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
	lcd0.hspace = LCD0_hspace;
 80031ae:	4b19      	ldr	r3, [pc, #100]	; (8003214 <LCD0enable+0xc8>)
 80031b0:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
	lcd0.clear = LCD0_clear;
 80031b4:	4b18      	ldr	r3, [pc, #96]	; (8003218 <LCD0enable+0xcc>)
 80031b6:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
	lcd0.gotoxy = LCD0_gotoxy;
 80031ba:	4b18      	ldr	r3, [pc, #96]	; (800321c <LCD0enable+0xd0>)
 80031bc:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
	lcd0.reboot = LCD0_reboot;
 80031c0:	4b17      	ldr	r3, [pc, #92]	; (8003220 <LCD0enable+0xd4>)
 80031c2:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
	//LCD INIC
	LCD0_inic();
 80031c6:	f000 f82d 	bl	8003224 <LCD0_inic>
	//
	return lcd0;
 80031ca:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80031ce:	461d      	mov	r5, r3
 80031d0:	f507 7405 	add.w	r4, r7, #532	; 0x214
 80031d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031dc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031e0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80031e4:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 80031e8:	f507 7710 	add.w	r7, r7, #576	; 0x240
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bdb0      	pop	{r4, r5, r7, pc}
 80031f0:	20000480 	.word	0x20000480
 80031f4:	20000684 	.word	0x20000684
 80031f8:	080033ad 	.word	0x080033ad
 80031fc:	080035fd 	.word	0x080035fd
 8003200:	080037d1 	.word	0x080037d1
 8003204:	08003829 	.word	0x08003829
 8003208:	0800380b 	.word	0x0800380b
 800320c:	08003849 	.word	0x08003849
 8003210:	08003877 	.word	0x08003877
 8003214:	080038d3 	.word	0x080038d3
 8003218:	080038f9 	.word	0x080038f9
 800321c:	08003919 	.word	0x08003919
 8003220:	080039a5 	.word	0x080039a5

08003224 <LCD0_inic>:
void LCD0_inic(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
	//uint8_t repeat;
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 8003228:	4b5d      	ldr	r3, [pc, #372]	; (80033a0 <LCD0_inic+0x17c>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	4b5c      	ldr	r3, [pc, #368]	; (80033a0 <LCD0_inic+0x17c>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003236:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 8003238:	4b59      	ldr	r3, [pc, #356]	; (80033a0 <LCD0_inic+0x17c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	4b58      	ldr	r3, [pc, #352]	; (80033a0 <LCD0_inic+0x17c>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 0215 	orr.w	r2, r2, #21
 8003246:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors
 8003248:	4b55      	ldr	r3, [pc, #340]	; (80033a0 <LCD0_inic+0x17c>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	4b54      	ldr	r3, [pc, #336]	; (80033a0 <LCD0_inic+0x17c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003256:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 8003258:	4b51      	ldr	r3, [pc, #324]	; (80033a0 <LCD0_inic+0x17c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68da      	ldr	r2, [r3, #12]
 800325e:	4b50      	ldr	r3, [pc, #320]	; (80033a0 <LCD0_inic+0x17c>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8003266:	60da      	str	r2, [r3, #12]

	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 8003268:	4b4d      	ldr	r3, [pc, #308]	; (80033a0 <LCD0_inic+0x17c>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	4b4c      	ldr	r3, [pc, #304]	; (80033a0 <LCD0_inic+0x17c>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003276:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 8003278:	4b49      	ldr	r3, [pc, #292]	; (80033a0 <LCD0_inic+0x17c>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68da      	ldr	r2, [r3, #12]
 800327e:	4b48      	ldr	r3, [pc, #288]	; (80033a0 <LCD0_inic+0x17c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003286:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 8003288:	4b45      	ldr	r3, [pc, #276]	; (80033a0 <LCD0_inic+0x17c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68da      	ldr	r2, [r3, #12]
 800328e:	4b44      	ldr	r3, [pc, #272]	; (80033a0 <LCD0_inic+0x17c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003296:	60da      	str	r2, [r3, #12]

	ireg->OSPEEDR &= (uint32_t) ~( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 8003298:	4b41      	ldr	r3, [pc, #260]	; (80033a0 <LCD0_inic+0x17c>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	4a40      	ldr	r2, [pc, #256]	; (80033a0 <LCD0_inic+0x17c>)
 80032a0:	6812      	ldr	r2, [r2, #0]
 80032a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032a6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032aa:	6093      	str	r3, [r2, #8]
	ireg->OSPEEDR |= ( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 80032ac:	4b3c      	ldr	r3, [pc, #240]	; (80033a0 <LCD0_inic+0x17c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	4a3b      	ldr	r2, [pc, #236]	; (80033a0 <LCD0_inic+0x17c>)
 80032b4:	6812      	ldr	r2, [r2, #0]
 80032b6:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 80032ba:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80032be:	6093      	str	r3, [r2, #8]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 80032c0:	4b37      	ldr	r3, [pc, #220]	; (80033a0 <LCD0_inic+0x17c>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	4a36      	ldr	r2, [pc, #216]	; (80033a4 <LCD0_inic+0x180>)
 80032cc:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet******/
	stm.systick.delay_ms(20); // using clock at 16Mhz
 80032ce:	4b36      	ldr	r3, [pc, #216]	; (80033a8 <LCD0_inic+0x184>)
 80032d0:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 80032d4:	2014      	movs	r0, #20
 80032d6:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032d8:	2100      	movs	r1, #0
 80032da:	2038      	movs	r0, #56	; 0x38
 80032dc:	f000 f866 	bl	80033ac <LCD0_write>
	stm.systick.delay_10us(4);
 80032e0:	4b31      	ldr	r3, [pc, #196]	; (80033a8 <LCD0_inic+0x184>)
 80032e2:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80032e6:	2004      	movs	r0, #4
 80032e8:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032ea:	2100      	movs	r1, #0
 80032ec:	2038      	movs	r0, #56	; 0x38
 80032ee:	f000 f85d 	bl	80033ac <LCD0_write>
	stm.systick.delay_10us(10);
 80032f2:	4b2d      	ldr	r3, [pc, #180]	; (80033a8 <LCD0_inic+0x184>)
 80032f4:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80032f8:	200a      	movs	r0, #10
 80032fa:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032fc:	2100      	movs	r1, #0
 80032fe:	2038      	movs	r0, #56	; 0x38
 8003300:	f000 f854 	bl	80033ac <LCD0_write>
	stm.systick.delay_10us(4);
 8003304:	4b28      	ldr	r3, [pc, #160]	; (80033a8 <LCD0_inic+0x184>)
 8003306:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800330a:	2004      	movs	r0, #4
 800330c:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 800330e:	2100      	movs	r1, #0
 8003310:	2028      	movs	r0, #40	; 0x28
 8003312:	f000 f84b 	bl	80033ac <LCD0_write>
	stm.systick.delay_10us(4);
 8003316:	4b24      	ldr	r3, [pc, #144]	; (80033a8 <LCD0_inic+0x184>)
 8003318:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800331c:	2004      	movs	r0, #4
 800331e:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 8003320:	2100      	movs	r1, #0
 8003322:	2028      	movs	r0, #40	; 0x28
 8003324:	f000 f842 	bl	80033ac <LCD0_write>
	stm.systick.delay_10us(4);
 8003328:	4b1f      	ldr	r3, [pc, #124]	; (80033a8 <LCD0_inic+0x184>)
 800332a:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800332e:	2004      	movs	r0, #4
 8003330:	4798      	blx	r3
	/**************************************/
	//for(repeat = 2 ; repeat ; repeat--){
		// repeat twice in 4 bit length
		LCD0_write(0x28, INST); //function set 2B
 8003332:	2100      	movs	r1, #0
 8003334:	2028      	movs	r0, #40	; 0x28
 8003336:	f000 f839 	bl	80033ac <LCD0_write>
		LCD0_BF();
 800333a:	f000 fa49 	bl	80037d0 <LCD0_BF>
		LCD0_write(0x28, INST); //function set 2B
 800333e:	2100      	movs	r1, #0
 8003340:	2028      	movs	r0, #40	; 0x28
 8003342:	f000 f833 	bl	80033ac <LCD0_write>
		LCD0_BF();
 8003346:	f000 fa43 	bl	80037d0 <LCD0_BF>

		LCD0_write(0x0C, INST);// display on/off control
 800334a:	2100      	movs	r1, #0
 800334c:	200c      	movs	r0, #12
 800334e:	f000 f82d 	bl	80033ac <LCD0_write>
		LCD0_BF();
 8003352:	f000 fa3d 	bl	80037d0 <LCD0_BF>
		LCD0_write(0x0C, INST);// display on/off control
 8003356:	2100      	movs	r1, #0
 8003358:	200c      	movs	r0, #12
 800335a:	f000 f827 	bl	80033ac <LCD0_write>
		LCD0_BF();
 800335e:	f000 fa37 	bl	80037d0 <LCD0_BF>

		LCD0_write(0x01, INST);// clear display
 8003362:	2100      	movs	r1, #0
 8003364:	2001      	movs	r0, #1
 8003366:	f000 f821 	bl	80033ac <LCD0_write>
		LCD0_BF();
 800336a:	f000 fa31 	bl	80037d0 <LCD0_BF>
		LCD0_write(0x01, INST);// clear display
 800336e:	2100      	movs	r1, #0
 8003370:	2001      	movs	r0, #1
 8003372:	f000 f81b 	bl	80033ac <LCD0_write>
		LCD0_BF();
 8003376:	f000 fa2b 	bl	80037d0 <LCD0_BF>

		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 800337a:	2100      	movs	r1, #0
 800337c:	2006      	movs	r0, #6
 800337e:	f000 f815 	bl	80033ac <LCD0_write>
		LCD0_BF();
 8003382:	f000 fa25 	bl	80037d0 <LCD0_BF>
		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 8003386:	2100      	movs	r1, #0
 8003388:	2006      	movs	r0, #6
 800338a:	f000 f80f 	bl	80033ac <LCD0_write>
		LCD0_BF();
 800338e:	f000 fa1f 	bl	80037d0 <LCD0_BF>
	/**********INICIALIZATION END**********/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
	LCD0_gotoxy(0,0);
 8003392:	2100      	movs	r1, #0
 8003394:	2000      	movs	r0, #0
 8003396:	f000 fabf 	bl	8003918 <LCD0_gotoxy>
}
 800339a:	bf00      	nop
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20000684 	.word	0x20000684
 80033a4:	20000688 	.word	0x20000688
 80033a8:	20000480 	.word	0x20000480

080033ac <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	4603      	mov	r3, r0
 80033b4:	460a      	mov	r2, r1
 80033b6:	71fb      	strb	r3, [r7, #7]
 80033b8:	4613      	mov	r3, r2
 80033ba:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 80033bc:	4b8d      	ldr	r3, [pc, #564]	; (80035f4 <LCD0_write+0x248>)
 80033be:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80033c2:	4a8d      	ldr	r2, [pc, #564]	; (80035f8 <LCD0_write+0x24c>)
 80033c4:	6812      	ldr	r2, [r2, #0]
 80033c6:	2101      	movs	r1, #1
 80033c8:	4610      	mov	r0, r2
 80033ca:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80033cc:	88bb      	ldrh	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d008      	beq.n	80033e4 <LCD0_write+0x38>
 80033d2:	4b88      	ldr	r3, [pc, #544]	; (80035f4 <LCD0_write+0x248>)
 80033d4:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 80033d8:	4a87      	ldr	r2, [pc, #540]	; (80035f8 <LCD0_write+0x24c>)
 80033da:	6812      	ldr	r2, [r2, #0]
 80033dc:	2100      	movs	r1, #0
 80033de:	4610      	mov	r0, r2
 80033e0:	4798      	blx	r3
 80033e2:	e007      	b.n	80033f4 <LCD0_write+0x48>
 80033e4:	4b83      	ldr	r3, [pc, #524]	; (80035f4 <LCD0_write+0x248>)
 80033e6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80033ea:	4a83      	ldr	r2, [pc, #524]	; (80035f8 <LCD0_write+0x24c>)
 80033ec:	6812      	ldr	r2, [r2, #0]
 80033ee:	2100      	movs	r1, #0
 80033f0:	4610      	mov	r0, r2
 80033f2:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 80033f4:	4b80      	ldr	r3, [pc, #512]	; (80035f8 <LCD0_write+0x24c>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	4b7f      	ldr	r3, [pc, #508]	; (80035f8 <LCD0_write+0x24c>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003402:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 8003404:	4b7c      	ldr	r3, [pc, #496]	; (80035f8 <LCD0_write+0x24c>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	4b7b      	ldr	r3, [pc, #492]	; (80035f8 <LCD0_write+0x24c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8003412:	601a      	str	r2, [r3, #0]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 8003414:	4b77      	ldr	r3, [pc, #476]	; (80035f4 <LCD0_write+0x248>)
 8003416:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800341a:	4a77      	ldr	r2, [pc, #476]	; (80035f8 <LCD0_write+0x24c>)
 800341c:	6812      	ldr	r2, [r2, #0]
 800341e:	2102      	movs	r1, #2
 8003420:	4610      	mov	r0, r2
 8003422:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 8003424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003428:	2b00      	cmp	r3, #0
 800342a:	da08      	bge.n	800343e <LCD0_write+0x92>
 800342c:	4b71      	ldr	r3, [pc, #452]	; (80035f4 <LCD0_write+0x248>)
 800342e:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8003432:	4a71      	ldr	r2, [pc, #452]	; (80035f8 <LCD0_write+0x24c>)
 8003434:	6812      	ldr	r2, [r2, #0]
 8003436:	2107      	movs	r1, #7
 8003438:	4610      	mov	r0, r2
 800343a:	4798      	blx	r3
 800343c:	e007      	b.n	800344e <LCD0_write+0xa2>
 800343e:	4b6d      	ldr	r3, [pc, #436]	; (80035f4 <LCD0_write+0x248>)
 8003440:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003444:	4a6c      	ldr	r2, [pc, #432]	; (80035f8 <LCD0_write+0x24c>)
 8003446:	6812      	ldr	r2, [r2, #0]
 8003448:	2107      	movs	r1, #7
 800344a:	4610      	mov	r0, r2
 800344c:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 800344e:	79fb      	ldrb	r3, [r7, #7]
 8003450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003454:	2b00      	cmp	r3, #0
 8003456:	d008      	beq.n	800346a <LCD0_write+0xbe>
 8003458:	4b66      	ldr	r3, [pc, #408]	; (80035f4 <LCD0_write+0x248>)
 800345a:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800345e:	4a66      	ldr	r2, [pc, #408]	; (80035f8 <LCD0_write+0x24c>)
 8003460:	6812      	ldr	r2, [r2, #0]
 8003462:	2106      	movs	r1, #6
 8003464:	4610      	mov	r0, r2
 8003466:	4798      	blx	r3
 8003468:	e007      	b.n	800347a <LCD0_write+0xce>
 800346a:	4b62      	ldr	r3, [pc, #392]	; (80035f4 <LCD0_write+0x248>)
 800346c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003470:	4a61      	ldr	r2, [pc, #388]	; (80035f8 <LCD0_write+0x24c>)
 8003472:	6812      	ldr	r2, [r2, #0]
 8003474:	2106      	movs	r1, #6
 8003476:	4610      	mov	r0, r2
 8003478:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 800347a:	79fb      	ldrb	r3, [r7, #7]
 800347c:	f003 0320 	and.w	r3, r3, #32
 8003480:	2b00      	cmp	r3, #0
 8003482:	d008      	beq.n	8003496 <LCD0_write+0xea>
 8003484:	4b5b      	ldr	r3, [pc, #364]	; (80035f4 <LCD0_write+0x248>)
 8003486:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800348a:	4a5b      	ldr	r2, [pc, #364]	; (80035f8 <LCD0_write+0x24c>)
 800348c:	6812      	ldr	r2, [r2, #0]
 800348e:	2105      	movs	r1, #5
 8003490:	4610      	mov	r0, r2
 8003492:	4798      	blx	r3
 8003494:	e007      	b.n	80034a6 <LCD0_write+0xfa>
 8003496:	4b57      	ldr	r3, [pc, #348]	; (80035f4 <LCD0_write+0x248>)
 8003498:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800349c:	4a56      	ldr	r2, [pc, #344]	; (80035f8 <LCD0_write+0x24c>)
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	2105      	movs	r1, #5
 80034a2:	4610      	mov	r0, r2
 80034a4:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 80034a6:	79fb      	ldrb	r3, [r7, #7]
 80034a8:	f003 0310 	and.w	r3, r3, #16
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d008      	beq.n	80034c2 <LCD0_write+0x116>
 80034b0:	4b50      	ldr	r3, [pc, #320]	; (80035f4 <LCD0_write+0x248>)
 80034b2:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 80034b6:	4a50      	ldr	r2, [pc, #320]	; (80035f8 <LCD0_write+0x24c>)
 80034b8:	6812      	ldr	r2, [r2, #0]
 80034ba:	2104      	movs	r1, #4
 80034bc:	4610      	mov	r0, r2
 80034be:	4798      	blx	r3
 80034c0:	e007      	b.n	80034d2 <LCD0_write+0x126>
 80034c2:	4b4c      	ldr	r3, [pc, #304]	; (80035f4 <LCD0_write+0x248>)
 80034c4:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80034c8:	4a4b      	ldr	r2, [pc, #300]	; (80035f8 <LCD0_write+0x24c>)
 80034ca:	6812      	ldr	r2, [r2, #0]
 80034cc:	2104      	movs	r1, #4
 80034ce:	4610      	mov	r0, r2
 80034d0:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 80034d2:	4b48      	ldr	r3, [pc, #288]	; (80035f4 <LCD0_write+0x248>)
 80034d4:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80034d8:	4a47      	ldr	r2, [pc, #284]	; (80035f8 <LCD0_write+0x24c>)
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	2102      	movs	r1, #2
 80034de:	4610      	mov	r0, r2
 80034e0:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 80034e2:	4b44      	ldr	r3, [pc, #272]	; (80035f4 <LCD0_write+0x248>)
 80034e4:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80034e8:	4a43      	ldr	r2, [pc, #268]	; (80035f8 <LCD0_write+0x24c>)
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	2101      	movs	r1, #1
 80034ee:	4610      	mov	r0, r2
 80034f0:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80034f2:	88bb      	ldrh	r3, [r7, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d008      	beq.n	800350a <LCD0_write+0x15e>
 80034f8:	4b3e      	ldr	r3, [pc, #248]	; (80035f4 <LCD0_write+0x248>)
 80034fa:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 80034fe:	4a3e      	ldr	r2, [pc, #248]	; (80035f8 <LCD0_write+0x24c>)
 8003500:	6812      	ldr	r2, [r2, #0]
 8003502:	2100      	movs	r1, #0
 8003504:	4610      	mov	r0, r2
 8003506:	4798      	blx	r3
 8003508:	e007      	b.n	800351a <LCD0_write+0x16e>
 800350a:	4b3a      	ldr	r3, [pc, #232]	; (80035f4 <LCD0_write+0x248>)
 800350c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003510:	4a39      	ldr	r2, [pc, #228]	; (80035f8 <LCD0_write+0x24c>)
 8003512:	6812      	ldr	r2, [r2, #0]
 8003514:	2100      	movs	r1, #0
 8003516:	4610      	mov	r0, r2
 8003518:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 800351a:	4b36      	ldr	r3, [pc, #216]	; (80035f4 <LCD0_write+0x248>)
 800351c:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8003520:	4a35      	ldr	r2, [pc, #212]	; (80035f8 <LCD0_write+0x24c>)
 8003522:	6812      	ldr	r2, [r2, #0]
 8003524:	2102      	movs	r1, #2
 8003526:	4610      	mov	r0, r2
 8003528:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 800352a:	79fb      	ldrb	r3, [r7, #7]
 800352c:	f003 0308 	and.w	r3, r3, #8
 8003530:	2b00      	cmp	r3, #0
 8003532:	d008      	beq.n	8003546 <LCD0_write+0x19a>
 8003534:	4b2f      	ldr	r3, [pc, #188]	; (80035f4 <LCD0_write+0x248>)
 8003536:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800353a:	4a2f      	ldr	r2, [pc, #188]	; (80035f8 <LCD0_write+0x24c>)
 800353c:	6812      	ldr	r2, [r2, #0]
 800353e:	2107      	movs	r1, #7
 8003540:	4610      	mov	r0, r2
 8003542:	4798      	blx	r3
 8003544:	e007      	b.n	8003556 <LCD0_write+0x1aa>
 8003546:	4b2b      	ldr	r3, [pc, #172]	; (80035f4 <LCD0_write+0x248>)
 8003548:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800354c:	4a2a      	ldr	r2, [pc, #168]	; (80035f8 <LCD0_write+0x24c>)
 800354e:	6812      	ldr	r2, [r2, #0]
 8003550:	2107      	movs	r1, #7
 8003552:	4610      	mov	r0, r2
 8003554:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 8003556:	79fb      	ldrb	r3, [r7, #7]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	d008      	beq.n	8003572 <LCD0_write+0x1c6>
 8003560:	4b24      	ldr	r3, [pc, #144]	; (80035f4 <LCD0_write+0x248>)
 8003562:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8003566:	4a24      	ldr	r2, [pc, #144]	; (80035f8 <LCD0_write+0x24c>)
 8003568:	6812      	ldr	r2, [r2, #0]
 800356a:	2106      	movs	r1, #6
 800356c:	4610      	mov	r0, r2
 800356e:	4798      	blx	r3
 8003570:	e007      	b.n	8003582 <LCD0_write+0x1d6>
 8003572:	4b20      	ldr	r3, [pc, #128]	; (80035f4 <LCD0_write+0x248>)
 8003574:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003578:	4a1f      	ldr	r2, [pc, #124]	; (80035f8 <LCD0_write+0x24c>)
 800357a:	6812      	ldr	r2, [r2, #0]
 800357c:	2106      	movs	r1, #6
 800357e:	4610      	mov	r0, r2
 8003580:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d008      	beq.n	800359e <LCD0_write+0x1f2>
 800358c:	4b19      	ldr	r3, [pc, #100]	; (80035f4 <LCD0_write+0x248>)
 800358e:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8003592:	4a19      	ldr	r2, [pc, #100]	; (80035f8 <LCD0_write+0x24c>)
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	2105      	movs	r1, #5
 8003598:	4610      	mov	r0, r2
 800359a:	4798      	blx	r3
 800359c:	e007      	b.n	80035ae <LCD0_write+0x202>
 800359e:	4b15      	ldr	r3, [pc, #84]	; (80035f4 <LCD0_write+0x248>)
 80035a0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80035a4:	4a14      	ldr	r2, [pc, #80]	; (80035f8 <LCD0_write+0x24c>)
 80035a6:	6812      	ldr	r2, [r2, #0]
 80035a8:	2105      	movs	r1, #5
 80035aa:	4610      	mov	r0, r2
 80035ac:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 80035ae:	79fb      	ldrb	r3, [r7, #7]
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d008      	beq.n	80035ca <LCD0_write+0x21e>
 80035b8:	4b0e      	ldr	r3, [pc, #56]	; (80035f4 <LCD0_write+0x248>)
 80035ba:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 80035be:	4a0e      	ldr	r2, [pc, #56]	; (80035f8 <LCD0_write+0x24c>)
 80035c0:	6812      	ldr	r2, [r2, #0]
 80035c2:	2104      	movs	r1, #4
 80035c4:	4610      	mov	r0, r2
 80035c6:	4798      	blx	r3
 80035c8:	e007      	b.n	80035da <LCD0_write+0x22e>
 80035ca:	4b0a      	ldr	r3, [pc, #40]	; (80035f4 <LCD0_write+0x248>)
 80035cc:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80035d0:	4a09      	ldr	r2, [pc, #36]	; (80035f8 <LCD0_write+0x24c>)
 80035d2:	6812      	ldr	r2, [r2, #0]
 80035d4:	2104      	movs	r1, #4
 80035d6:	4610      	mov	r0, r2
 80035d8:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 80035da:	4b06      	ldr	r3, [pc, #24]	; (80035f4 <LCD0_write+0x248>)
 80035dc:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80035e0:	4a05      	ldr	r2, [pc, #20]	; (80035f8 <LCD0_write+0x24c>)
 80035e2:	6812      	ldr	r2, [r2, #0]
 80035e4:	2102      	movs	r1, #2
 80035e6:	4610      	mov	r0, r2
 80035e8:	4798      	blx	r3
}
 80035ea:	bf00      	nop
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	20000480 	.word	0x20000480
 80035f8:	20000684 	.word	0x20000684

080035fc <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	4603      	mov	r3, r0
 8003604:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 8003606:	2300      	movs	r3, #0
 8003608:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 800360e:	4b6e      	ldr	r3, [pc, #440]	; (80037c8 <LCD0_read+0x1cc>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	4b6c      	ldr	r3, [pc, #432]	; (80037c8 <LCD0_read+0x1cc>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800361c:	601a      	str	r2, [r3, #0]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 800361e:	4b6b      	ldr	r3, [pc, #428]	; (80037cc <LCD0_read+0x1d0>)
 8003620:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8003624:	4a68      	ldr	r2, [pc, #416]	; (80037c8 <LCD0_read+0x1cc>)
 8003626:	6812      	ldr	r2, [r2, #0]
 8003628:	2101      	movs	r1, #1
 800362a:	4610      	mov	r0, r2
 800362c:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 800362e:	88fb      	ldrh	r3, [r7, #6]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d008      	beq.n	8003646 <LCD0_read+0x4a>
 8003634:	4b65      	ldr	r3, [pc, #404]	; (80037cc <LCD0_read+0x1d0>)
 8003636:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800363a:	4a63      	ldr	r2, [pc, #396]	; (80037c8 <LCD0_read+0x1cc>)
 800363c:	6812      	ldr	r2, [r2, #0]
 800363e:	2100      	movs	r1, #0
 8003640:	4610      	mov	r0, r2
 8003642:	4798      	blx	r3
 8003644:	e007      	b.n	8003656 <LCD0_read+0x5a>
 8003646:	4b61      	ldr	r3, [pc, #388]	; (80037cc <LCD0_read+0x1d0>)
 8003648:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800364c:	4a5e      	ldr	r2, [pc, #376]	; (80037c8 <LCD0_read+0x1cc>)
 800364e:	6812      	ldr	r2, [r2, #0]
 8003650:	2100      	movs	r1, #0
 8003652:	4610      	mov	r0, r2
 8003654:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8003656:	4b5d      	ldr	r3, [pc, #372]	; (80037cc <LCD0_read+0x1d0>)
 8003658:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800365c:	4a5a      	ldr	r2, [pc, #360]	; (80037c8 <LCD0_read+0x1cc>)
 800365e:	6812      	ldr	r2, [r2, #0]
 8003660:	2102      	movs	r1, #2
 8003662:	4610      	mov	r0, r2
 8003664:	4798      	blx	r3
	data = ireg->IDR; // read data 
 8003666:	4b58      	ldr	r3, [pc, #352]	; (80037c8 <LCD0_read+0x1cc>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 800366e:	4b57      	ldr	r3, [pc, #348]	; (80037cc <LCD0_read+0x1d0>)
 8003670:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003674:	4a54      	ldr	r2, [pc, #336]	; (80037c8 <LCD0_read+0x1cc>)
 8003676:	6812      	ldr	r2, [r2, #0]
 8003678:	2102      	movs	r1, #2
 800367a:	4610      	mov	r0, r2
 800367c:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003684:	2b00      	cmp	r3, #0
 8003686:	d004      	beq.n	8003692 <LCD0_read+0x96>
 8003688:	7bfb      	ldrb	r3, [r7, #15]
 800368a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800368e:	73fb      	strb	r3, [r7, #15]
 8003690:	e003      	b.n	800369a <LCD0_read+0x9e>
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003698:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d004      	beq.n	80036ae <LCD0_read+0xb2>
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036aa:	73fb      	strb	r3, [r7, #15]
 80036ac:	e003      	b.n	80036b6 <LCD0_read+0xba>
 80036ae:	7bfb      	ldrb	r3, [r7, #15]
 80036b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036b4:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	f003 0320 	and.w	r3, r3, #32
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d004      	beq.n	80036ca <LCD0_read+0xce>
 80036c0:	7bfb      	ldrb	r3, [r7, #15]
 80036c2:	f043 0320 	orr.w	r3, r3, #32
 80036c6:	73fb      	strb	r3, [r7, #15]
 80036c8:	e003      	b.n	80036d2 <LCD0_read+0xd6>
 80036ca:	7bfb      	ldrb	r3, [r7, #15]
 80036cc:	f023 0320 	bic.w	r3, r3, #32
 80036d0:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	f003 0310 	and.w	r3, r3, #16
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d004      	beq.n	80036e6 <LCD0_read+0xea>
 80036dc:	7bfb      	ldrb	r3, [r7, #15]
 80036de:	f043 0310 	orr.w	r3, r3, #16
 80036e2:	73fb      	strb	r3, [r7, #15]
 80036e4:	e003      	b.n	80036ee <LCD0_read+0xf2>
 80036e6:	7bfb      	ldrb	r3, [r7, #15]
 80036e8:	f023 0310 	bic.w	r3, r3, #16
 80036ec:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 80036ee:	4b37      	ldr	r3, [pc, #220]	; (80037cc <LCD0_read+0x1d0>)
 80036f0:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 80036f4:	4a34      	ldr	r2, [pc, #208]	; (80037c8 <LCD0_read+0x1cc>)
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	2101      	movs	r1, #1
 80036fa:	4610      	mov	r0, r2
 80036fc:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80036fe:	88fb      	ldrh	r3, [r7, #6]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d008      	beq.n	8003716 <LCD0_read+0x11a>
 8003704:	4b31      	ldr	r3, [pc, #196]	; (80037cc <LCD0_read+0x1d0>)
 8003706:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800370a:	4a2f      	ldr	r2, [pc, #188]	; (80037c8 <LCD0_read+0x1cc>)
 800370c:	6812      	ldr	r2, [r2, #0]
 800370e:	2100      	movs	r1, #0
 8003710:	4610      	mov	r0, r2
 8003712:	4798      	blx	r3
 8003714:	e007      	b.n	8003726 <LCD0_read+0x12a>
 8003716:	4b2d      	ldr	r3, [pc, #180]	; (80037cc <LCD0_read+0x1d0>)
 8003718:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800371c:	4a2a      	ldr	r2, [pc, #168]	; (80037c8 <LCD0_read+0x1cc>)
 800371e:	6812      	ldr	r2, [r2, #0]
 8003720:	2100      	movs	r1, #0
 8003722:	4610      	mov	r0, r2
 8003724:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8003726:	4b29      	ldr	r3, [pc, #164]	; (80037cc <LCD0_read+0x1d0>)
 8003728:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800372c:	4a26      	ldr	r2, [pc, #152]	; (80037c8 <LCD0_read+0x1cc>)
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	2102      	movs	r1, #2
 8003732:	4610      	mov	r0, r2
 8003734:	4798      	blx	r3
	data = ireg->IDR; // read data
 8003736:	4b24      	ldr	r3, [pc, #144]	; (80037c8 <LCD0_read+0x1cc>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 800373e:	4b23      	ldr	r3, [pc, #140]	; (80037cc <LCD0_read+0x1d0>)
 8003740:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003744:	4a20      	ldr	r2, [pc, #128]	; (80037c8 <LCD0_read+0x1cc>)
 8003746:	6812      	ldr	r2, [r2, #0]
 8003748:	2102      	movs	r1, #2
 800374a:	4610      	mov	r0, r2
 800374c:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003754:	2b00      	cmp	r3, #0
 8003756:	d004      	beq.n	8003762 <LCD0_read+0x166>
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	f043 0308 	orr.w	r3, r3, #8
 800375e:	73fb      	strb	r3, [r7, #15]
 8003760:	e003      	b.n	800376a <LCD0_read+0x16e>
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	f023 0308 	bic.w	r3, r3, #8
 8003768:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003770:	2b00      	cmp	r3, #0
 8003772:	d004      	beq.n	800377e <LCD0_read+0x182>
 8003774:	7bfb      	ldrb	r3, [r7, #15]
 8003776:	f043 0304 	orr.w	r3, r3, #4
 800377a:	73fb      	strb	r3, [r7, #15]
 800377c:	e003      	b.n	8003786 <LCD0_read+0x18a>
 800377e:	7bfb      	ldrb	r3, [r7, #15]
 8003780:	f023 0304 	bic.w	r3, r3, #4
 8003784:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	f003 0320 	and.w	r3, r3, #32
 800378c:	2b00      	cmp	r3, #0
 800378e:	d004      	beq.n	800379a <LCD0_read+0x19e>
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	f043 0302 	orr.w	r3, r3, #2
 8003796:	73fb      	strb	r3, [r7, #15]
 8003798:	e003      	b.n	80037a2 <LCD0_read+0x1a6>
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	f023 0302 	bic.w	r3, r3, #2
 80037a0:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d004      	beq.n	80037b6 <LCD0_read+0x1ba>
 80037ac:	7bfb      	ldrb	r3, [r7, #15]
 80037ae:	f043 0301 	orr.w	r3, r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
 80037b4:	e003      	b.n	80037be <LCD0_read+0x1c2>
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
 80037b8:	f023 0301 	bic.w	r3, r3, #1
 80037bc:	73fb      	strb	r3, [r7, #15]
	
	return c;
 80037be:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	20000684 	.word	0x20000684
 80037cc:	20000480 	.word	0x20000480

080037d0 <LCD0_BF>:
void LCD0_BF(void)
//	It has to read at minimum one equal and exit
//	immediately if not equal, weird property.
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
	uint8_t i;
	char inst = 0x80;
 80037d6:	2380      	movs	r3, #128	; 0x80
 80037d8:	71bb      	strb	r3, [r7, #6]
	for(i=0; 0x80 & inst; i++){
 80037da:	2300      	movs	r3, #0
 80037dc:	71fb      	strb	r3, [r7, #7]
 80037de:	e00a      	b.n	80037f6 <LCD0_BF+0x26>
		inst = LCD0_read(INST);
 80037e0:	2000      	movs	r0, #0
 80037e2:	f7ff ff0b 	bl	80035fc <LCD0_read>
 80037e6:	4603      	mov	r3, r0
 80037e8:	71bb      	strb	r3, [r7, #6]
		if(i > 1)
 80037ea:	79fb      	ldrb	r3, [r7, #7]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d807      	bhi.n	8003800 <LCD0_BF+0x30>
	for(i=0; 0x80 & inst; i++){
 80037f0:	79fb      	ldrb	r3, [r7, #7]
 80037f2:	3301      	adds	r3, #1
 80037f4:	71fb      	strb	r3, [r7, #7]
 80037f6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	dbf0      	blt.n	80037e0 <LCD0_BF+0x10>
			break;
	}
}
 80037fe:	e000      	b.n	8003802 <LCD0_BF+0x32>
			break;
 8003800:	bf00      	nop
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <LCD0_getch>:
char LCD0_getch(void)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 8003810:	2001      	movs	r0, #1
 8003812:	f7ff fef3 	bl	80035fc <LCD0_read>
 8003816:	4603      	mov	r3, r0
 8003818:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 800381a:	f7ff ffd9 	bl	80037d0 <LCD0_BF>
	return c;
 800381e:	79fb      	ldrb	r3, [r7, #7]
}
 8003820:	4618      	mov	r0, r3
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <LCD0_putch>:
void LCD0_putch(char c)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	4603      	mov	r3, r0
 8003830:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 8003832:	79fb      	ldrb	r3, [r7, #7]
 8003834:	2101      	movs	r1, #1
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff fdb8 	bl	80033ac <LCD0_write>
	LCD0_BF();
 800383c:	f7ff ffc8 	bl	80037d0 <LCD0_BF>
}
 8003840:	bf00      	nop
 8003842:	3708      	adds	r7, #8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <LCD0_string>:
void LCD0_string(const char* s)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 8003850:	e008      	b.n	8003864 <LCD0_string+0x1c>
		tmp = *(s++);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	607a      	str	r2, [r7, #4]
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	4618      	mov	r0, r3
 8003860:	f7ff ffe2 	bl	8003828 <LCD0_putch>
	while(*s){
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1f2      	bne.n	8003852 <LCD0_string+0xa>
	}
}
 800386c:	bf00      	nop
 800386e:	bf00      	nop
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}

08003876 <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 8003876:	b580      	push	{r7, lr}
 8003878:	b084      	sub	sp, #16
 800387a:	af00      	add	r7, sp, #0
 800387c:	6078      	str	r0, [r7, #4]
 800387e:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]
	while(*s){
 8003884:	e00f      	b.n	80038a6 <LCD0_string_size+0x30>
		tmp=*(s++);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	1c5a      	adds	r2, r3, #1
 800388a:	607a      	str	r2, [r7, #4]
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	72fb      	strb	r3, [r7, #11]
		pos++;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	3301      	adds	r3, #1
 8003894:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	429a      	cmp	r2, r3
 800389c:	d808      	bhi.n	80038b0 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 800389e:	7afb      	ldrb	r3, [r7, #11]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7ff ffc1 	bl	8003828 <LCD0_putch>
	while(*s){
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1eb      	bne.n	8003886 <LCD0_string_size+0x10>
 80038ae:	e007      	b.n	80038c0 <LCD0_string_size+0x4a>
			break;
 80038b0:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 80038b2:	e005      	b.n	80038c0 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 80038b4:	2020      	movs	r0, #32
 80038b6:	f7ff ffb7 	bl	8003828 <LCD0_putch>
		pos++;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	3301      	adds	r3, #1
 80038be:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d3f5      	bcc.n	80038b4 <LCD0_string_size+0x3e>
	}
}
 80038c8:	bf00      	nop
 80038ca:	bf00      	nop
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b082      	sub	sp, #8
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 80038da:	e005      	b.n	80038e8 <LCD0_hspace+0x16>
		LCD0_putch(' ');
 80038dc:	2020      	movs	r0, #32
 80038de:	f7ff ffa3 	bl	8003828 <LCD0_putch>
	for(; n; n--){
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	3b01      	subs	r3, #1
 80038e6:	607b      	str	r3, [r7, #4]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f6      	bne.n	80038dc <LCD0_hspace+0xa>
	}
}
 80038ee:	bf00      	nop
 80038f0:	bf00      	nop
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <LCD0_clear>:
void LCD0_clear(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 80038fc:	2100      	movs	r1, #0
 80038fe:	2001      	movs	r0, #1
 8003900:	f7ff fd54 	bl	80033ac <LCD0_write>
	stm.systick.delay_ms(2);
 8003904:	4b03      	ldr	r3, [pc, #12]	; (8003914 <LCD0_clear+0x1c>)
 8003906:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800390a:	2002      	movs	r0, #2
 800390c:	4798      	blx	r3
}
 800390e:	bf00      	nop
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000480 	.word	0x20000480

08003918 <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
	switch(y){
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2b03      	cmp	r3, #3
 8003926:	d837      	bhi.n	8003998 <LCD0_gotoxy+0x80>
 8003928:	a201      	add	r2, pc, #4	; (adr r2, 8003930 <LCD0_gotoxy+0x18>)
 800392a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800392e:	bf00      	nop
 8003930:	08003941 	.word	0x08003941
 8003934:	08003957 	.word	0x08003957
 8003938:	0800396d 	.word	0x0800396d
 800393c:	08003983 	.word	0x08003983
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	b2db      	uxtb	r3, r3
 8003944:	3b80      	subs	r3, #128	; 0x80
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2100      	movs	r1, #0
 800394a:	4618      	mov	r0, r3
 800394c:	f7ff fd2e 	bl	80033ac <LCD0_write>
			LCD0_BF();
 8003950:	f7ff ff3e 	bl	80037d0 <LCD0_BF>
			break;
 8003954:	e021      	b.n	800399a <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	b2db      	uxtb	r3, r3
 800395a:	3b40      	subs	r3, #64	; 0x40
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2100      	movs	r1, #0
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff fd23 	bl	80033ac <LCD0_write>
			LCD0_BF();
 8003966:	f7ff ff33 	bl	80037d0 <LCD0_BF>
			break;
 800396a:	e016      	b.n	800399a <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	b2db      	uxtb	r3, r3
 8003970:	3b6c      	subs	r3, #108	; 0x6c
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2100      	movs	r1, #0
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff fd18 	bl	80033ac <LCD0_write>
			LCD0_BF();
 800397c:	f7ff ff28 	bl	80037d0 <LCD0_BF>
			break;
 8003980:	e00b      	b.n	800399a <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	b2db      	uxtb	r3, r3
 8003986:	3b2c      	subs	r3, #44	; 0x2c
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2100      	movs	r1, #0
 800398c:	4618      	mov	r0, r3
 800398e:	f7ff fd0d 	bl	80033ac <LCD0_write>
			LCD0_BF();
 8003992:	f7ff ff1d 	bl	80037d0 <LCD0_BF>
			break;
 8003996:	e000      	b.n	800399a <LCD0_gotoxy+0x82>
		default:
			break;
 8003998:	bf00      	nop
	}
}
 800399a:	bf00      	nop
 800399c:	3708      	adds	r7, #8
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop

080039a4 <LCD0_reboot>:
void LCD0_reboot(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 80039aa:	4b0d      	ldr	r3, [pc, #52]	; (80039e0 <LCD0_reboot+0x3c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 80039b6:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <LCD0_reboot+0x40>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	4053      	eors	r3, r2
 80039be:	603b      	str	r3, [r7, #0]
	i &= tmp;
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4013      	ands	r3, r2
 80039c6:	603b      	str	r3, [r7, #0]
	if(i)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d001      	beq.n	80039d2 <LCD0_reboot+0x2e>
		LCD0_inic();
 80039ce:	f7ff fc29 	bl	8003224 <LCD0_inic>
	lcd0_detect = tmp;
 80039d2:	4a04      	ldr	r2, [pc, #16]	; (80039e4 <LCD0_reboot+0x40>)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6013      	str	r3, [r2, #0]
}
 80039d8:	bf00      	nop
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20000684 	.word	0x20000684
 80039e4:	20000688 	.word	0x20000688

080039e8 <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 80039f0:	4b98      	ldr	r3, [pc, #608]	; (8003c54 <STM32446enable+0x26c>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 80039f6:	4b98      	ldr	r3, [pc, #608]	; (8003c58 <STM32446enable+0x270>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 80039fc:	4997      	ldr	r1, [pc, #604]	; (8003c5c <STM32446enable+0x274>)
 80039fe:	f04f 0200 	mov.w	r2, #0
 8003a02:	f04f 0300 	mov.w	r3, #0
 8003a06:	e9c1 2300 	strd	r2, r3, [r1]
	/*****STM32446 OBJECTS******/
	//FLASH
	ret.flash.reg = (FLASH_TypeDef*) FLASH_R_BASE;
 8003a0a:	4b95      	ldr	r3, [pc, #596]	; (8003c60 <STM32446enable+0x278>)
 8003a0c:	4a95      	ldr	r2, [pc, #596]	; (8003c64 <STM32446enable+0x27c>)
 8003a0e:	601a      	str	r2, [r3, #0]
	
	//CRC
	ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
 8003a10:	4b93      	ldr	r3, [pc, #588]	; (8003c60 <STM32446enable+0x278>)
 8003a12:	4a95      	ldr	r2, [pc, #596]	; (8003c68 <STM32446enable+0x280>)
 8003a14:	605a      	str	r2, [r3, #4]
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 8003a16:	4b92      	ldr	r3, [pc, #584]	; (8003c60 <STM32446enable+0x278>)
 8003a18:	4a94      	ldr	r2, [pc, #592]	; (8003c6c <STM32446enable+0x284>)
 8003a1a:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 8003a1c:	4b90      	ldr	r3, [pc, #576]	; (8003c60 <STM32446enable+0x278>)
 8003a1e:	4a94      	ldr	r2, [pc, #592]	; (8003c70 <STM32446enable+0x288>)
 8003a20:	60da      	str	r2, [r3, #12]
	ret.rcc.henable = STM32446RccHEnable;
 8003a22:	4b8f      	ldr	r3, [pc, #572]	; (8003c60 <STM32446enable+0x278>)
 8003a24:	4a93      	ldr	r2, [pc, #588]	; (8003c74 <STM32446enable+0x28c>)
 8003a26:	611a      	str	r2, [r3, #16]
	ret.rcc.hselect = STM32446RccHSelect;
 8003a28:	4b8d      	ldr	r3, [pc, #564]	; (8003c60 <STM32446enable+0x278>)
 8003a2a:	4a93      	ldr	r2, [pc, #588]	; (8003c78 <STM32446enable+0x290>)
 8003a2c:	615a      	str	r2, [r3, #20]
	ret.rcc.lenable = STM32446RccLEnable;
 8003a2e:	4b8c      	ldr	r3, [pc, #560]	; (8003c60 <STM32446enable+0x278>)
 8003a30:	4a92      	ldr	r2, [pc, #584]	; (8003c7c <STM32446enable+0x294>)
 8003a32:	619a      	str	r2, [r3, #24]
	ret.rcc.lselect = STM32446RccLSelect;
 8003a34:	4b8a      	ldr	r3, [pc, #552]	; (8003c60 <STM32446enable+0x278>)
 8003a36:	4a92      	ldr	r2, [pc, #584]	; (8003c80 <STM32446enable+0x298>)
 8003a38:	61da      	str	r2, [r3, #28]
	ret.rcc.prescaler = STM32446Prescaler;
 8003a3a:	4b89      	ldr	r3, [pc, #548]	; (8003c60 <STM32446enable+0x278>)
 8003a3c:	4a91      	ldr	r2, [pc, #580]	; (8003c84 <STM32446enable+0x29c>)
 8003a3e:	621a      	str	r2, [r3, #32]
	ret.rcc.systemclock = SystemClock;
 8003a40:	4b87      	ldr	r3, [pc, #540]	; (8003c60 <STM32446enable+0x278>)
 8003a42:	4a91      	ldr	r2, [pc, #580]	; (8003c88 <STM32446enable+0x2a0>)
 8003a44:	625a      	str	r2, [r3, #36]	; 0x24
	/****PLL****/
	ret.rcc.pll.division = STM32446PLLDivision;
 8003a46:	4b86      	ldr	r3, [pc, #536]	; (8003c60 <STM32446enable+0x278>)
 8003a48:	4a90      	ldr	r2, [pc, #576]	; (8003c8c <STM32446enable+0x2a4>)
 8003a4a:	629a      	str	r2, [r3, #40]	; 0x28
	ret.rcc.pll.enable = STM32446RccPLLCLKEnable;
 8003a4c:	4b84      	ldr	r3, [pc, #528]	; (8003c60 <STM32446enable+0x278>)
 8003a4e:	4a90      	ldr	r2, [pc, #576]	; (8003c90 <STM32446enable+0x2a8>)
 8003a50:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.rcc.plli2s.enable = STM32446RccPLLI2SEnable;
 8003a52:	4b83      	ldr	r3, [pc, #524]	; (8003c60 <STM32446enable+0x278>)
 8003a54:	4a8f      	ldr	r2, [pc, #572]	; (8003c94 <STM32446enable+0x2ac>)
 8003a56:	631a      	str	r2, [r3, #48]	; 0x30
	ret.rcc.pllsai.enable = STM32446RccPLLSAIEnable;
 8003a58:	4b81      	ldr	r3, [pc, #516]	; (8003c60 <STM32446enable+0x278>)
 8003a5a:	4a8f      	ldr	r2, [pc, #572]	; (8003c98 <STM32446enable+0x2b0>)
 8003a5c:	635a      	str	r2, [r3, #52]	; 0x34
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 8003a5e:	4b80      	ldr	r3, [pc, #512]	; (8003c60 <STM32446enable+0x278>)
 8003a60:	4a8e      	ldr	r2, [pc, #568]	; (8003c9c <STM32446enable+0x2b4>)
 8003a62:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpioa.moder = STM32446GpioAmoder;
 8003a64:	4b7e      	ldr	r3, [pc, #504]	; (8003c60 <STM32446enable+0x278>)
 8003a66:	4a8e      	ldr	r2, [pc, #568]	; (8003ca0 <STM32446enable+0x2b8>)
 8003a68:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 8003a6a:	4b7d      	ldr	r3, [pc, #500]	; (8003c60 <STM32446enable+0x278>)
 8003a6c:	4a8d      	ldr	r2, [pc, #564]	; (8003ca4 <STM32446enable+0x2bc>)
 8003a6e:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpioa.pupdr = STM32446GpioApupdr;
 8003a70:	4b7b      	ldr	r3, [pc, #492]	; (8003c60 <STM32446enable+0x278>)
 8003a72:	4a8d      	ldr	r2, [pc, #564]	; (8003ca8 <STM32446enable+0x2c0>)
 8003a74:	645a      	str	r2, [r3, #68]	; 0x44
	ret.gpioa.reset = STM32446GpioAreset;
 8003a76:	4b7a      	ldr	r3, [pc, #488]	; (8003c60 <STM32446enable+0x278>)
 8003a78:	4a8c      	ldr	r2, [pc, #560]	; (8003cac <STM32446enable+0x2c4>)
 8003a7a:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioa.set = STM32446GpioAset;
 8003a7c:	4b78      	ldr	r3, [pc, #480]	; (8003c60 <STM32446enable+0x278>)
 8003a7e:	4a8c      	ldr	r2, [pc, #560]	; (8003cb0 <STM32446enable+0x2c8>)
 8003a80:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpioa.afr = STM32446GpioAafr;
 8003a82:	4b77      	ldr	r3, [pc, #476]	; (8003c60 <STM32446enable+0x278>)
 8003a84:	4a8b      	ldr	r2, [pc, #556]	; (8003cb4 <STM32446enable+0x2cc>)
 8003a86:	649a      	str	r2, [r3, #72]	; 0x48
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8003a88:	4b75      	ldr	r3, [pc, #468]	; (8003c60 <STM32446enable+0x278>)
 8003a8a:	4a8b      	ldr	r2, [pc, #556]	; (8003cb8 <STM32446enable+0x2d0>)
 8003a8c:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpiob.moder = STM32446GpioBmoder;
 8003a8e:	4b74      	ldr	r3, [pc, #464]	; (8003c60 <STM32446enable+0x278>)
 8003a90:	4a8a      	ldr	r2, [pc, #552]	; (8003cbc <STM32446enable+0x2d4>)
 8003a92:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8003a94:	4b72      	ldr	r3, [pc, #456]	; (8003c60 <STM32446enable+0x278>)
 8003a96:	4a8a      	ldr	r2, [pc, #552]	; (8003cc0 <STM32446enable+0x2d8>)
 8003a98:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 8003a9a:	4b71      	ldr	r3, [pc, #452]	; (8003c60 <STM32446enable+0x278>)
 8003a9c:	4a89      	ldr	r2, [pc, #548]	; (8003cc4 <STM32446enable+0x2dc>)
 8003a9e:	661a      	str	r2, [r3, #96]	; 0x60
	ret.gpiob.reset = STM32446GpioBreset;
 8003aa0:	4b6f      	ldr	r3, [pc, #444]	; (8003c60 <STM32446enable+0x278>)
 8003aa2:	4a89      	ldr	r2, [pc, #548]	; (8003cc8 <STM32446enable+0x2e0>)
 8003aa4:	669a      	str	r2, [r3, #104]	; 0x68
	ret.gpiob.set = STM32446GpioBset;
 8003aa6:	4b6e      	ldr	r3, [pc, #440]	; (8003c60 <STM32446enable+0x278>)
 8003aa8:	4a88      	ldr	r2, [pc, #544]	; (8003ccc <STM32446enable+0x2e4>)
 8003aaa:	66da      	str	r2, [r3, #108]	; 0x6c
	ret.gpiob.afr = STM32446GpioBafr;
 8003aac:	4b6c      	ldr	r3, [pc, #432]	; (8003c60 <STM32446enable+0x278>)
 8003aae:	4a88      	ldr	r2, [pc, #544]	; (8003cd0 <STM32446enable+0x2e8>)
 8003ab0:	665a      	str	r2, [r3, #100]	; 0x64
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8003ab2:	4b6b      	ldr	r3, [pc, #428]	; (8003c60 <STM32446enable+0x278>)
 8003ab4:	4a87      	ldr	r2, [pc, #540]	; (8003cd4 <STM32446enable+0x2ec>)
 8003ab6:	671a      	str	r2, [r3, #112]	; 0x70
	ret.gpioc.moder = STM32446GpioCmoder;
 8003ab8:	4b69      	ldr	r3, [pc, #420]	; (8003c60 <STM32446enable+0x278>)
 8003aba:	4a87      	ldr	r2, [pc, #540]	; (8003cd8 <STM32446enable+0x2f0>)
 8003abc:	675a      	str	r2, [r3, #116]	; 0x74
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 8003abe:	4b68      	ldr	r3, [pc, #416]	; (8003c60 <STM32446enable+0x278>)
 8003ac0:	4a86      	ldr	r2, [pc, #536]	; (8003cdc <STM32446enable+0x2f4>)
 8003ac2:	679a      	str	r2, [r3, #120]	; 0x78
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8003ac4:	4b66      	ldr	r3, [pc, #408]	; (8003c60 <STM32446enable+0x278>)
 8003ac6:	4a86      	ldr	r2, [pc, #536]	; (8003ce0 <STM32446enable+0x2f8>)
 8003ac8:	67da      	str	r2, [r3, #124]	; 0x7c
	ret.gpioc.reset = STM32446GpioCreset;
 8003aca:	4b65      	ldr	r3, [pc, #404]	; (8003c60 <STM32446enable+0x278>)
 8003acc:	4a85      	ldr	r2, [pc, #532]	; (8003ce4 <STM32446enable+0x2fc>)
 8003ace:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.gpioc.set = STM32446GpioCset;
 8003ad2:	4b63      	ldr	r3, [pc, #396]	; (8003c60 <STM32446enable+0x278>)
 8003ad4:	4a84      	ldr	r2, [pc, #528]	; (8003ce8 <STM32446enable+0x300>)
 8003ad6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.gpioc.afr = STM32446GpioCafr;
 8003ada:	4b61      	ldr	r3, [pc, #388]	; (8003c60 <STM32446enable+0x278>)
 8003adc:	4a83      	ldr	r2, [pc, #524]	; (8003cec <STM32446enable+0x304>)
 8003ade:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8003ae2:	4b5f      	ldr	r3, [pc, #380]	; (8003c60 <STM32446enable+0x278>)
 8003ae4:	4a82      	ldr	r2, [pc, #520]	; (8003cf0 <STM32446enable+0x308>)
 8003ae6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.gpiod.moder = STM32446GpioDmoder;
 8003aea:	4b5d      	ldr	r3, [pc, #372]	; (8003c60 <STM32446enable+0x278>)
 8003aec:	4a81      	ldr	r2, [pc, #516]	; (8003cf4 <STM32446enable+0x30c>)
 8003aee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.gpiod.ospeedr = STM32446GpioDospeedr;
 8003af2:	4b5b      	ldr	r3, [pc, #364]	; (8003c60 <STM32446enable+0x278>)
 8003af4:	4a80      	ldr	r2, [pc, #512]	; (8003cf8 <STM32446enable+0x310>)
 8003af6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.gpiod.pupdr = STM32446GpioDpupdr;
 8003afa:	4b59      	ldr	r3, [pc, #356]	; (8003c60 <STM32446enable+0x278>)
 8003afc:	4a7f      	ldr	r2, [pc, #508]	; (8003cfc <STM32446enable+0x314>)
 8003afe:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	ret.gpiod.reset = STM32446GpioDreset;
 8003b02:	4b57      	ldr	r3, [pc, #348]	; (8003c60 <STM32446enable+0x278>)
 8003b04:	4a7e      	ldr	r2, [pc, #504]	; (8003d00 <STM32446enable+0x318>)
 8003b06:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ret.gpiod.set = STM32446GpioDset;
 8003b0a:	4b55      	ldr	r3, [pc, #340]	; (8003c60 <STM32446enable+0x278>)
 8003b0c:	4a7d      	ldr	r2, [pc, #500]	; (8003d04 <STM32446enable+0x31c>)
 8003b0e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	ret.gpiod.afr = STM32446GpioDafr;
 8003b12:	4b53      	ldr	r3, [pc, #332]	; (8003c60 <STM32446enable+0x278>)
 8003b14:	4a7c      	ldr	r2, [pc, #496]	; (8003d08 <STM32446enable+0x320>)
 8003b16:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 8003b1a:	4b51      	ldr	r3, [pc, #324]	; (8003c60 <STM32446enable+0x278>)
 8003b1c:	4a7b      	ldr	r2, [pc, #492]	; (8003d0c <STM32446enable+0x324>)
 8003b1e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	ret.gpioe.moder = STM32446GpioEmoder;
 8003b22:	4b4f      	ldr	r3, [pc, #316]	; (8003c60 <STM32446enable+0x278>)
 8003b24:	4a7a      	ldr	r2, [pc, #488]	; (8003d10 <STM32446enable+0x328>)
 8003b26:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	ret.gpioe.ospeedr = STM32446GpioEospeedr;
 8003b2a:	4b4d      	ldr	r3, [pc, #308]	; (8003c60 <STM32446enable+0x278>)
 8003b2c:	4a79      	ldr	r2, [pc, #484]	; (8003d14 <STM32446enable+0x32c>)
 8003b2e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.gpioe.pupdr = STM32446GpioEpupdr;
 8003b32:	4b4b      	ldr	r3, [pc, #300]	; (8003c60 <STM32446enable+0x278>)
 8003b34:	4a78      	ldr	r2, [pc, #480]	; (8003d18 <STM32446enable+0x330>)
 8003b36:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	ret.gpioe.reset = STM32446GpioEreset;
 8003b3a:	4b49      	ldr	r3, [pc, #292]	; (8003c60 <STM32446enable+0x278>)
 8003b3c:	4a77      	ldr	r2, [pc, #476]	; (8003d1c <STM32446enable+0x334>)
 8003b3e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ret.gpioe.set = STM32446GpioEset;
 8003b42:	4b47      	ldr	r3, [pc, #284]	; (8003c60 <STM32446enable+0x278>)
 8003b44:	4a76      	ldr	r2, [pc, #472]	; (8003d20 <STM32446enable+0x338>)
 8003b46:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.gpioe.afr = STM32446GpioEafr;
 8003b4a:	4b45      	ldr	r3, [pc, #276]	; (8003c60 <STM32446enable+0x278>)
 8003b4c:	4a75      	ldr	r2, [pc, #468]	; (8003d24 <STM32446enable+0x33c>)
 8003b4e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 8003b52:	4b43      	ldr	r3, [pc, #268]	; (8003c60 <STM32446enable+0x278>)
 8003b54:	4a74      	ldr	r2, [pc, #464]	; (8003d28 <STM32446enable+0x340>)
 8003b56:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.gpioh.moder = STM32446GpioHmoder;
 8003b5a:	4b41      	ldr	r3, [pc, #260]	; (8003c60 <STM32446enable+0x278>)
 8003b5c:	4a73      	ldr	r2, [pc, #460]	; (8003d2c <STM32446enable+0x344>)
 8003b5e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.gpioh.ospeedr = STM32446GpioHospeedr;
 8003b62:	4b3f      	ldr	r3, [pc, #252]	; (8003c60 <STM32446enable+0x278>)
 8003b64:	4a72      	ldr	r2, [pc, #456]	; (8003d30 <STM32446enable+0x348>)
 8003b66:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.gpioh.pupdr = STM32446GpioHpupdr;
 8003b6a:	4b3d      	ldr	r3, [pc, #244]	; (8003c60 <STM32446enable+0x278>)
 8003b6c:	4a71      	ldr	r2, [pc, #452]	; (8003d34 <STM32446enable+0x34c>)
 8003b6e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	ret.gpioh.reset = STM32446GpioHreset;
 8003b72:	4b3b      	ldr	r3, [pc, #236]	; (8003c60 <STM32446enable+0x278>)
 8003b74:	4a70      	ldr	r2, [pc, #448]	; (8003d38 <STM32446enable+0x350>)
 8003b76:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	ret.gpioh.set = STM32446GpioHset;
 8003b7a:	4b39      	ldr	r3, [pc, #228]	; (8003c60 <STM32446enable+0x278>)
 8003b7c:	4a6f      	ldr	r2, [pc, #444]	; (8003d3c <STM32446enable+0x354>)
 8003b7e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	ret.gpioh.afr = STM32446GpioHafr;
 8003b82:	4b37      	ldr	r3, [pc, #220]	; (8003c60 <STM32446enable+0x278>)
 8003b84:	4a6e      	ldr	r2, [pc, #440]	; (8003d40 <STM32446enable+0x358>)
 8003b86:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 8003b8a:	4b35      	ldr	r3, [pc, #212]	; (8003c60 <STM32446enable+0x278>)
 8003b8c:	4a6d      	ldr	r2, [pc, #436]	; (8003d44 <STM32446enable+0x35c>)
 8003b8e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ret.rtc.inic = STM32446RtcInic;
 8003b92:	4b33      	ldr	r3, [pc, #204]	; (8003c60 <STM32446enable+0x278>)
 8003b94:	4a6c      	ldr	r2, [pc, #432]	; (8003d48 <STM32446enable+0x360>)
 8003b96:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ret.rtc.Day = STM32446RtcDay;
 8003b9a:	4b31      	ldr	r3, [pc, #196]	; (8003c60 <STM32446enable+0x278>)
 8003b9c:	4a6b      	ldr	r2, [pc, #428]	; (8003d4c <STM32446enable+0x364>)
 8003b9e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	ret.rtc.Month = STM32446RtcMonth;
 8003ba2:	4b2f      	ldr	r3, [pc, #188]	; (8003c60 <STM32446enable+0x278>)
 8003ba4:	4a6a      	ldr	r2, [pc, #424]	; (8003d50 <STM32446enable+0x368>)
 8003ba6:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 8003baa:	4b2d      	ldr	r3, [pc, #180]	; (8003c60 <STM32446enable+0x278>)
 8003bac:	4a69      	ldr	r2, [pc, #420]	; (8003d54 <STM32446enable+0x36c>)
 8003bae:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	ret.rtc.Year = STM32446RtcYear;
 8003bb2:	4b2b      	ldr	r3, [pc, #172]	; (8003c60 <STM32446enable+0x278>)
 8003bb4:	4a68      	ldr	r2, [pc, #416]	; (8003d58 <STM32446enable+0x370>)
 8003bb6:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	ret.rtc.Hour = STM32446RtcHour;
 8003bba:	4b29      	ldr	r3, [pc, #164]	; (8003c60 <STM32446enable+0x278>)
 8003bbc:	4a67      	ldr	r2, [pc, #412]	; (8003d5c <STM32446enable+0x374>)
 8003bbe:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	ret.rtc.Minute = STM32446RtcMinute;
 8003bc2:	4b27      	ldr	r3, [pc, #156]	; (8003c60 <STM32446enable+0x278>)
 8003bc4:	4a66      	ldr	r2, [pc, #408]	; (8003d60 <STM32446enable+0x378>)
 8003bc6:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	ret.rtc.Second = STM32446RtcSecond;
 8003bca:	4b25      	ldr	r3, [pc, #148]	; (8003c60 <STM32446enable+0x278>)
 8003bcc:	4a65      	ldr	r2, [pc, #404]	; (8003d64 <STM32446enable+0x37c>)
 8003bce:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 8003bd2:	4b23      	ldr	r3, [pc, #140]	; (8003c60 <STM32446enable+0x278>)
 8003bd4:	4a64      	ldr	r2, [pc, #400]	; (8003d68 <STM32446enable+0x380>)
 8003bd6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 8003bda:	4b21      	ldr	r3, [pc, #132]	; (8003c60 <STM32446enable+0x278>)
 8003bdc:	4a63      	ldr	r2, [pc, #396]	; (8003d6c <STM32446enable+0x384>)
 8003bde:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 8003be2:	4b1f      	ldr	r3, [pc, #124]	; (8003c60 <STM32446enable+0x278>)
 8003be4:	4a62      	ldr	r2, [pc, #392]	; (8003d70 <STM32446enable+0x388>)
 8003be6:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//SYSCFG
	ret.syscfg.reg = (SYSCFG_TypeDef*) SYSCFG_BASE;
 8003bea:	4b1d      	ldr	r3, [pc, #116]	; (8003c60 <STM32446enable+0x278>)
 8003bec:	4a61      	ldr	r2, [pc, #388]	; (8003d74 <STM32446enable+0x38c>)
 8003bee:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	
	//DMA1
	ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	; (8003c60 <STM32446enable+0x278>)
 8003bf4:	4a60      	ldr	r2, [pc, #384]	; (8003d78 <STM32446enable+0x390>)
 8003bf6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	ret.dma1.stream[0].reg = (DMA_Stream_TypeDef*) DMA1_Stream0_BASE;
 8003bfa:	4b19      	ldr	r3, [pc, #100]	; (8003c60 <STM32446enable+0x278>)
 8003bfc:	4a5f      	ldr	r2, [pc, #380]	; (8003d7c <STM32446enable+0x394>)
 8003bfe:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	//DMA2
	ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
 8003c02:	4b17      	ldr	r3, [pc, #92]	; (8003c60 <STM32446enable+0x278>)
 8003c04:	4a5e      	ldr	r2, [pc, #376]	; (8003d80 <STM32446enable+0x398>)
 8003c06:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	ret.dma2.stream[0].reg = (DMA_Stream_TypeDef*) DMA2_Stream0_BASE;
 8003c0a:	4b15      	ldr	r3, [pc, #84]	; (8003c60 <STM32446enable+0x278>)
 8003c0c:	4a5d      	ldr	r2, [pc, #372]	; (8003d84 <STM32446enable+0x39c>)
 8003c0e:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 8003c12:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <STM32446enable+0x278>)
 8003c14:	4a5c      	ldr	r2, [pc, #368]	; (8003d88 <STM32446enable+0x3a0>)
 8003c16:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 8003c1a:	4b11      	ldr	r3, [pc, #68]	; (8003c60 <STM32446enable+0x278>)
 8003c1c:	4a5b      	ldr	r2, [pc, #364]	; (8003d8c <STM32446enable+0x3a4>)
 8003c1e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	ret.systick.delay_ms = STM32446delay_ms;
 8003c22:	4b0f      	ldr	r3, [pc, #60]	; (8003c60 <STM32446enable+0x278>)
 8003c24:	4a5a      	ldr	r2, [pc, #360]	; (8003d90 <STM32446enable+0x3a8>)
 8003c26:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	ret.systick.delay_10us = STM32446delay_10us;
 8003c2a:	4b0d      	ldr	r3, [pc, #52]	; (8003c60 <STM32446enable+0x278>)
 8003c2c:	4a59      	ldr	r2, [pc, #356]	; (8003d94 <STM32446enable+0x3ac>)
 8003c2e:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	ret.systick.delay_us = STM32446delay_us;
 8003c32:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <STM32446enable+0x278>)
 8003c34:	4a58      	ldr	r2, [pc, #352]	; (8003d98 <STM32446enable+0x3b0>)
 8003c36:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 8003c3a:	4b09      	ldr	r3, [pc, #36]	; (8003c60 <STM32446enable+0x278>)
 8003c3c:	4a57      	ldr	r2, [pc, #348]	; (8003d9c <STM32446enable+0x3b4>)
 8003c3e:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 8003c42:	4b07      	ldr	r3, [pc, #28]	; (8003c60 <STM32446enable+0x278>)
 8003c44:	4a56      	ldr	r2, [pc, #344]	; (8003da0 <STM32446enable+0x3b8>)
 8003c46:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	ret.adc1.common.reg = (ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 8003c4a:	4b05      	ldr	r3, [pc, #20]	; (8003c60 <STM32446enable+0x278>)
 8003c4c:	4a55      	ldr	r2, [pc, #340]	; (8003da4 <STM32446enable+0x3bc>)
 8003c4e:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
 8003c52:	e0a9      	b.n	8003da8 <STM32446enable+0x3c0>
 8003c54:	2000089c 	.word	0x2000089c
 8003c58:	200008ac 	.word	0x200008ac
 8003c5c:	200008c0 	.word	0x200008c0
 8003c60:	2000068c 	.word	0x2000068c
 8003c64:	40023c00 	.word	0x40023c00
 8003c68:	40023000 	.word	0x40023000
 8003c6c:	40007000 	.word	0x40007000
 8003c70:	40023800 	.word	0x40023800
 8003c74:	08003fad 	.word	0x08003fad
 8003c78:	08004069 	.word	0x08004069
 8003c7c:	080040f1 	.word	0x080040f1
 8003c80:	080041ad 	.word	0x080041ad
 8003c84:	08004231 	.word	0x08004231
 8003c88:	08004795 	.word	0x08004795
 8003c8c:	0800455d 	.word	0x0800455d
 8003c90:	080046f9 	.word	0x080046f9
 8003c94:	0800472d 	.word	0x0800472d
 8003c98:	08004761 	.word	0x08004761
 8003c9c:	40020000 	.word	0x40020000
 8003ca0:	08004ad9 	.word	0x08004ad9
 8003ca4:	08004b79 	.word	0x08004b79
 8003ca8:	08004c19 	.word	0x08004c19
 8003cac:	08004cb9 	.word	0x08004cb9
 8003cb0:	08004cdd 	.word	0x08004cdd
 8003cb4:	08004d01 	.word	0x08004d01
 8003cb8:	40020400 	.word	0x40020400
 8003cbc:	08004de1 	.word	0x08004de1
 8003cc0:	08004e81 	.word	0x08004e81
 8003cc4:	08004f21 	.word	0x08004f21
 8003cc8:	08004fc1 	.word	0x08004fc1
 8003ccc:	08004fe5 	.word	0x08004fe5
 8003cd0:	08005009 	.word	0x08005009
 8003cd4:	40020800 	.word	0x40020800
 8003cd8:	080050e9 	.word	0x080050e9
 8003cdc:	08005189 	.word	0x08005189
 8003ce0:	08005229 	.word	0x08005229
 8003ce4:	080052c9 	.word	0x080052c9
 8003ce8:	080052ed 	.word	0x080052ed
 8003cec:	08005311 	.word	0x08005311
 8003cf0:	40020c00 	.word	0x40020c00
 8003cf4:	080053f1 	.word	0x080053f1
 8003cf8:	08005499 	.word	0x08005499
 8003cfc:	08005541 	.word	0x08005541
 8003d00:	080055e9 	.word	0x080055e9
 8003d04:	0800560d 	.word	0x0800560d
 8003d08:	08005631 	.word	0x08005631
 8003d0c:	40021000 	.word	0x40021000
 8003d10:	08005719 	.word	0x08005719
 8003d14:	080057c1 	.word	0x080057c1
 8003d18:	08005869 	.word	0x08005869
 8003d1c:	08005911 	.word	0x08005911
 8003d20:	08005935 	.word	0x08005935
 8003d24:	08005959 	.word	0x08005959
 8003d28:	40021c00 	.word	0x40021c00
 8003d2c:	08005a41 	.word	0x08005a41
 8003d30:	08005ae9 	.word	0x08005ae9
 8003d34:	08005b91 	.word	0x08005b91
 8003d38:	08005c39 	.word	0x08005c39
 8003d3c:	08005c5d 	.word	0x08005c5d
 8003d40:	08005c81 	.word	0x08005c81
 8003d44:	40002800 	.word	0x40002800
 8003d48:	08005d69 	.word	0x08005d69
 8003d4c:	0800615d 	.word	0x0800615d
 8003d50:	080060dd 	.word	0x080060dd
 8003d54:	08006079 	.word	0x08006079
 8003d58:	08005ff9 	.word	0x08005ff9
 8003d5c:	08005e4d 	.word	0x08005e4d
 8003d60:	08005edd 	.word	0x08005edd
 8003d64:	08005f6d 	.word	0x08005f6d
 8003d68:	08006241 	.word	0x08006241
 8003d6c:	0800636d 	.word	0x0800636d
 8003d70:	080061d9 	.word	0x080061d9
 8003d74:	40013800 	.word	0x40013800
 8003d78:	40026000 	.word	0x40026000
 8003d7c:	40026010 	.word	0x40026010
 8003d80:	40026400 	.word	0x40026400
 8003d84:	40026410 	.word	0x40026410
 8003d88:	e000e100 	.word	0xe000e100
 8003d8c:	e000e010 	.word	0xe000e010
 8003d90:	080072c5 	.word	0x080072c5
 8003d94:	08007335 	.word	0x08007335
 8003d98:	080073a5 	.word	0x080073a5
 8003d9c:	40014000 	.word	0x40014000
 8003da0:	40012000 	.word	0x40012000
 8003da4:	40012300 	.word	0x40012300
	/****single****/
	ret.adc1.single.inic = STM32446Adc1Inic;
 8003da8:	4b4b      	ldr	r3, [pc, #300]	; (8003ed8 <STM32446enable+0x4f0>)
 8003daa:	4a4c      	ldr	r2, [pc, #304]	; (8003edc <STM32446enable+0x4f4>)
 8003dac:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
	ret.adc1.single.vbat = STM32446Adc1VBAT;
 8003db0:	4b49      	ldr	r3, [pc, #292]	; (8003ed8 <STM32446enable+0x4f0>)
 8003db2:	4a4b      	ldr	r2, [pc, #300]	; (8003ee0 <STM32446enable+0x4f8>)
 8003db4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	ret.adc1.single.temp = STM32446Adc1TEMP;
 8003db8:	4b47      	ldr	r3, [pc, #284]	; (8003ed8 <STM32446enable+0x4f0>)
 8003dba:	4a4a      	ldr	r2, [pc, #296]	; (8003ee4 <STM32446enable+0x4fc>)
 8003dbc:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	ret.adc1.single.start = STM32446Adc1Start;
 8003dc0:	4b45      	ldr	r3, [pc, #276]	; (8003ed8 <STM32446enable+0x4f0>)
 8003dc2:	4a49      	ldr	r2, [pc, #292]	; (8003ee8 <STM32446enable+0x500>)
 8003dc4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	ret.adc1.single.read = STM32446Adc1Read;
 8003dc8:	4b43      	ldr	r3, [pc, #268]	; (8003ed8 <STM32446enable+0x4f0>)
 8003dca:	4a48      	ldr	r2, [pc, #288]	; (8003eec <STM32446enable+0x504>)
 8003dcc:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	ret.adc1.single.restart = STM32446Adc1Restart;
 8003dd0:	4b41      	ldr	r3, [pc, #260]	; (8003ed8 <STM32446enable+0x4f0>)
 8003dd2:	4a47      	ldr	r2, [pc, #284]	; (8003ef0 <STM32446enable+0x508>)
 8003dd4:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	ret.adc1.single.stop = STM32446Adc1Stop;
 8003dd8:	4b3f      	ldr	r3, [pc, #252]	; (8003ed8 <STM32446enable+0x4f0>)
 8003dda:	4a46      	ldr	r2, [pc, #280]	; (8003ef4 <STM32446enable+0x50c>)
 8003ddc:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	
	//USART1
	ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
 8003de0:	4b3d      	ldr	r3, [pc, #244]	; (8003ed8 <STM32446enable+0x4f0>)
 8003de2:	4a45      	ldr	r2, [pc, #276]	; (8003ef8 <STM32446enable+0x510>)
 8003de4:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	ret.usart1.inic = STM32446Usart1Inic;
 8003de8:	4b3b      	ldr	r3, [pc, #236]	; (8003ed8 <STM32446enable+0x4f0>)
 8003dea:	4a44      	ldr	r2, [pc, #272]	; (8003efc <STM32446enable+0x514>)
 8003dec:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	ret.usart1.transmit = STM32446Usart1Transmit;
 8003df0:	4b39      	ldr	r3, [pc, #228]	; (8003ed8 <STM32446enable+0x4f0>)
 8003df2:	4a43      	ldr	r2, [pc, #268]	; (8003f00 <STM32446enable+0x518>)
 8003df4:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	ret.usart1.receive = STM32446Usart1Receive;
 8003df8:	4b37      	ldr	r3, [pc, #220]	; (8003ed8 <STM32446enable+0x4f0>)
 8003dfa:	4a42      	ldr	r2, [pc, #264]	; (8003f04 <STM32446enable+0x51c>)
 8003dfc:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	ret.usart1.parameters = STM32446Usart1Parameters;
 8003e00:	4b35      	ldr	r3, [pc, #212]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e02:	4a41      	ldr	r2, [pc, #260]	; (8003f08 <STM32446enable+0x520>)
 8003e04:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	ret.usart1.stop = STM32446Usart1Stop;
 8003e08:	4b33      	ldr	r3, [pc, #204]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e0a:	4a40      	ldr	r2, [pc, #256]	; (8003f0c <STM32446enable+0x524>)
 8003e0c:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 8003e10:	4b31      	ldr	r3, [pc, #196]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e12:	4a3f      	ldr	r2, [pc, #252]	; (8003f10 <STM32446enable+0x528>)
 8003e14:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	
	/*** FUNCS ***/
	ret.func.bcd2dec = STM32446bcd2dec;
 8003e18:	4b2f      	ldr	r3, [pc, #188]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e1a:	4a3e      	ldr	r2, [pc, #248]	; (8003f14 <STM32446enable+0x52c>)
 8003e1c:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
	ret.func.dec2bcd = STM32446dec2bcd;
 8003e20:	4b2d      	ldr	r3, [pc, #180]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e22:	4a3d      	ldr	r2, [pc, #244]	; (8003f18 <STM32446enable+0x530>)
 8003e24:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	ret.func.triggerA = STM32446triggerA;
 8003e28:	4b2b      	ldr	r3, [pc, #172]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e2a:	4a3c      	ldr	r2, [pc, #240]	; (8003f1c <STM32446enable+0x534>)
 8003e2c:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
	ret.func.triggerB = STM32446triggerB;
 8003e30:	4b29      	ldr	r3, [pc, #164]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e32:	4a3b      	ldr	r2, [pc, #236]	; (8003f20 <STM32446enable+0x538>)
 8003e34:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	ret.func.ReadHLByte = STM32ReadHLByte;
 8003e38:	4b27      	ldr	r3, [pc, #156]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e3a:	4a3a      	ldr	r2, [pc, #232]	; (8003f24 <STM32446enable+0x53c>)
 8003e3c:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
	ret.func.ReadLHByte = STM32ReadLHByte;
 8003e40:	4b25      	ldr	r3, [pc, #148]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e42:	4a39      	ldr	r2, [pc, #228]	; (8003f28 <STM32446enable+0x540>)
 8003e44:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
	ret.func.WriteHLByte = STM32WriteHLByte;
 8003e48:	4b23      	ldr	r3, [pc, #140]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e4a:	4a38      	ldr	r2, [pc, #224]	; (8003f2c <STM32446enable+0x544>)
 8003e4c:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	ret.func.WriteLHByte = STM32WriteLHByte;
 8003e50:	4b21      	ldr	r3, [pc, #132]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e52:	4a37      	ldr	r2, [pc, #220]	; (8003f30 <STM32446enable+0x548>)
 8003e54:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	ret.func.SwapByte = STM32SwapByte;
 8003e58:	4b1f      	ldr	r3, [pc, #124]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e5a:	4a36      	ldr	r2, [pc, #216]	; (8003f34 <STM32446enable+0x54c>)
 8003e5c:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
	ret.func.setpins = STM32446GpioSetpins;
 8003e60:	4b1d      	ldr	r3, [pc, #116]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e62:	4a35      	ldr	r2, [pc, #212]	; (8003f38 <STM32446enable+0x550>)
 8003e64:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
	ret.func.setpin = STM32446GpioSetpin;
 8003e68:	4b1b      	ldr	r3, [pc, #108]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e6a:	4a34      	ldr	r2, [pc, #208]	; (8003f3c <STM32446enable+0x554>)
 8003e6c:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
	ret.func.set = STM32446GpioSet;
 8003e70:	4b19      	ldr	r3, [pc, #100]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e72:	4a33      	ldr	r2, [pc, #204]	; (8003f40 <STM32446enable+0x558>)
 8003e74:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
	ret.func.resetpins = STM32446GpioResetpins;
 8003e78:	4b17      	ldr	r3, [pc, #92]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e7a:	4a32      	ldr	r2, [pc, #200]	; (8003f44 <STM32446enable+0x55c>)
 8003e7c:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	ret.func.resetpin = STM32446GpioResetpin;
 8003e80:	4b15      	ldr	r3, [pc, #84]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e82:	4a31      	ldr	r2, [pc, #196]	; (8003f48 <STM32446enable+0x560>)
 8003e84:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	ret.func.reset = STM32446GpioReset;
 8003e88:	4b13      	ldr	r3, [pc, #76]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e8a:	4a30      	ldr	r2, [pc, #192]	; (8003f4c <STM32446enable+0x564>)
 8003e8c:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	ret.func.setupreg = STM32446Gpiosetupreg;
 8003e90:	4b11      	ldr	r3, [pc, #68]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e92:	4a2f      	ldr	r2, [pc, #188]	; (8003f50 <STM32446enable+0x568>)
 8003e94:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
	ret.func.setup = STM32446GpioSetup;
 8003e98:	4b0f      	ldr	r3, [pc, #60]	; (8003ed8 <STM32446enable+0x4f0>)
 8003e9a:	4a2e      	ldr	r2, [pc, #184]	; (8003f54 <STM32446enable+0x56c>)
 8003e9c:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
	ret.func.ftoa = STM32446FUNCftoa;
 8003ea0:	4b0d      	ldr	r3, [pc, #52]	; (8003ed8 <STM32446enable+0x4f0>)
 8003ea2:	4a2d      	ldr	r2, [pc, #180]	; (8003f58 <STM32446enable+0x570>)
 8003ea4:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
	ret.func.print = STM32446FUNCprint;
 8003ea8:	4b0b      	ldr	r3, [pc, #44]	; (8003ed8 <STM32446enable+0x4f0>)
 8003eaa:	4a2c      	ldr	r2, [pc, #176]	; (8003f5c <STM32446enable+0x574>)
 8003eac:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
	ret.func.test = template;
 8003eb0:	4b09      	ldr	r3, [pc, #36]	; (8003ed8 <STM32446enable+0x4f0>)
 8003eb2:	4a2b      	ldr	r2, [pc, #172]	; (8003f60 <STM32446enable+0x578>)
 8003eb4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 8003eb8:	f003 f9e6 	bl	8007288 <SystickInic>
	/****************************************************************************/
	return ret;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a06      	ldr	r2, [pc, #24]	; (8003ed8 <STM32446enable+0x4f0>)
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	4611      	mov	r1, r2
 8003ec4:	f44f 7301 	mov.w	r3, #516	; 0x204
 8003ec8:	461a      	mov	r2, r3
 8003eca:	f003 fadb 	bl	8007484 <memcpy>
}
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	3708      	adds	r7, #8
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	2000068c 	.word	0x2000068c
 8003edc:	08006499 	.word	0x08006499
 8003ee0:	08006521 	.word	0x08006521
 8003ee4:	08006549 	.word	0x08006549
 8003ee8:	08006571 	.word	0x08006571
 8003eec:	080065ad 	.word	0x080065ad
 8003ef0:	08006609 	.word	0x08006609
 8003ef4:	08006641 	.word	0x08006641
 8003ef8:	40011000 	.word	0x40011000
 8003efc:	08006669 	.word	0x08006669
 8003f00:	080066e5 	.word	0x080066e5
 8003f04:	08006735 	.word	0x08006735
 8003f08:	08006789 	.word	0x08006789
 8003f0c:	08006b0d 	.word	0x08006b0d
 8003f10:	08003f65 	.word	0x08003f65
 8003f14:	08006b35 	.word	0x08006b35
 8003f18:	08006b69 	.word	0x08006b69
 8003f1c:	08006bad 	.word	0x08006bad
 8003f20:	08006c59 	.word	0x08006c59
 8003f24:	08006d05 	.word	0x08006d05
 8003f28:	08006d29 	.word	0x08006d29
 8003f2c:	08006d4d 	.word	0x08006d4d
 8003f30:	08006d85 	.word	0x08006d85
 8003f34:	08006dbd 	.word	0x08006dbd
 8003f38:	0800483d 	.word	0x0800483d
 8003f3c:	0800488f 	.word	0x0800488f
 8003f40:	080048b3 	.word	0x080048b3
 8003f44:	080048cf 	.word	0x080048cf
 8003f48:	08004923 	.word	0x08004923
 8003f4c:	08004949 	.word	0x08004949
 8003f50:	08004969 	.word	0x08004969
 8003f54:	08004a01 	.word	0x08004a01
 8003f58:	08006de9 	.word	0x08006de9
 8003f5c:	08006f65 	.word	0x08006f65
 8003f60:	08007139 	.word	0x08007139

08003f64 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af02      	add	r7, sp, #8
	/**************************************************************************
	PLLDIVISION parameters
	source 0 or 1		M 2 to 63		N 50 to 432		P 2,4,6,8
	Q 2 to 15			R 2 to 7        (2Mhz ideal, N/m  *  clkx)
	**************************************************************************/
	STM32446PLLDivision(0, 8, 336, 2, 14, 7); // 0,8,360,4,15,6; 0,8,336,2,14,7;
 8003f6a:	2307      	movs	r3, #7
 8003f6c:	9301      	str	r3, [sp, #4]
 8003f6e:	230e      	movs	r3, #14
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	2302      	movs	r3, #2
 8003f74:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8003f78:	2108      	movs	r1, #8
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	f000 faee 	bl	800455c <STM32446PLLDivision>
	AHB 1,2,4,8,16,64,128,256,512 		APB1 1,2,4,8,16		APB2 1,2,4,8,16
	RTC 2 to 31
	**************************************************************************/
	//STM32446Prescaler(8, 1, 1, 0);
	//STM32446Prescaler(2, 1, 1, 0);
	STM32446Prescaler(1, 1, 1, 0);
 8003f80:	2300      	movs	r3, #0
 8003f82:	2201      	movs	r2, #1
 8003f84:	2101      	movs	r1, #1
 8003f86:	2001      	movs	r0, #1
 8003f88:	f000 f952 	bl	8004230 <STM32446Prescaler>
	// System Clock Source
	STM32446RccHEnable(0);
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	f000 f80d 	bl	8003fac <STM32446RccHEnable>
	// System Clock Select or Enable
	clkused = STM32446RccHSelect(0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 8003f92:	2000      	movs	r0, #0
 8003f94:	f000 f868 	bl	8004068 <STM32446RccHSelect>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	71fb      	strb	r3, [r7, #7]
	// Low Speed Internal Clock turned on as default
	// Internal low-speed oscillator enable and Internal low-speed oscillator ready
	STM32446RccLEnable(2);
 8003f9c:	2002      	movs	r0, #2
 8003f9e:	f000 f8a7 	bl	80040f0 <STM32446RccLEnable>
	return clkused;
 8003fa2:	79fb      	ldrb	r3, [r7, #7]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3708      	adds	r7, #8
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <STM32446RccHEnable>:
/*******************************/
/*************FUNCS*************/
/*******************************/
// RCC
void STM32446RccHEnable(unsigned int hclock)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	2301      	movs	r3, #1
 8003fba:	60bb      	str	r3, [r7, #8]
 8003fbc:	e048      	b.n	8004050 <STM32446RccHEnable+0xa4>
		if(hclock == 0){ // HSION: Internal high-speed clock enable
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d117      	bne.n	8003ff4 <STM32446RccHEnable+0x48>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 1) ) rdy = 0;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00a      	beq.n	8003fe0 <STM32446RccHEnable+0x34>
 8003fca:	4b26      	ldr	r3, [pc, #152]	; (8004064 <STM32446RccHEnable+0xb8>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	4b24      	ldr	r3, [pc, #144]	; (8004064 <STM32446RccHEnable+0xb8>)
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	f042 0201 	orr.w	r2, r2, #1
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]
 8003fde:	e037      	b.n	8004050 <STM32446RccHEnable+0xa4>
 8003fe0:	4b20      	ldr	r3, [pc, #128]	; (8004064 <STM32446RccHEnable+0xb8>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d030      	beq.n	8004050 <STM32446RccHEnable+0xa4>
 8003fee:	2300      	movs	r3, #0
 8003ff0:	60bb      	str	r3, [r7, #8]
 8003ff2:	e02d      	b.n	8004050 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 1){ // HSEON: HSE clock enable
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d117      	bne.n	800402a <STM32446RccHEnable+0x7e>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 16); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 17) ) rdy = 0;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00a      	beq.n	8004016 <STM32446RccHEnable+0x6a>
 8004000:	4b18      	ldr	r3, [pc, #96]	; (8004064 <STM32446RccHEnable+0xb8>)
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	4b17      	ldr	r3, [pc, #92]	; (8004064 <STM32446RccHEnable+0xb8>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	2300      	movs	r3, #0
 8004012:	60fb      	str	r3, [r7, #12]
 8004014:	e01c      	b.n	8004050 <STM32446RccHEnable+0xa4>
 8004016:	4b13      	ldr	r3, [pc, #76]	; (8004064 <STM32446RccHEnable+0xb8>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004020:	2b00      	cmp	r3, #0
 8004022:	d015      	beq.n	8004050 <STM32446RccHEnable+0xa4>
 8004024:	2300      	movs	r3, #0
 8004026:	60bb      	str	r3, [r7, #8]
 8004028:	e012      	b.n	8004050 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 2){ // HSEBYP: HSE clock bypass
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b02      	cmp	r3, #2
 800402e:	d10d      	bne.n	800404c <STM32446RccHEnable+0xa0>
			if( set ) ret.rcc.reg->CR |= ( 1 << 18 );
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d007      	beq.n	8004046 <STM32446RccHEnable+0x9a>
 8004036:	4b0b      	ldr	r3, [pc, #44]	; (8004064 <STM32446RccHEnable+0xb8>)
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	4b09      	ldr	r3, [pc, #36]	; (8004064 <STM32446RccHEnable+0xb8>)
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004044:	601a      	str	r2, [r3, #0]
			hclock = 1;
 8004046:	2301      	movs	r3, #1
 8004048:	607b      	str	r3, [r7, #4]
 800404a:	e001      	b.n	8004050 <STM32446RccHEnable+0xa4>
		}
		else hclock = 0; // default
 800404c:	2300      	movs	r3, #0
 800404e:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1b3      	bne.n	8003fbe <STM32446RccHEnable+0x12>
	}
}
 8004056:	bf00      	nop
 8004058:	bf00      	nop
 800405a:	3714      	adds	r7, #20
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	2000068c 	.word	0x2000068c

08004068 <STM32446RccHSelect>:

uint8_t STM32446RccHSelect(uint8_t sysclk)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	4603      	mov	r3, r0
 8004070:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->CFGR &= (unsigned int) ~(3); // 00: HSI oscillator selected as system clock
 8004072:	4b1e      	ldr	r3, [pc, #120]	; (80040ec <STM32446RccHSelect+0x84>)
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	4b1c      	ldr	r3, [pc, #112]	; (80040ec <STM32446RccHSelect+0x84>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	f022 0203 	bic.w	r2, r2, #3
 8004080:	609a      	str	r2, [r3, #8]
	switch(sysclk){
 8004082:	79fb      	ldrb	r3, [r7, #7]
 8004084:	2b03      	cmp	r3, #3
 8004086:	d018      	beq.n	80040ba <STM32446RccHSelect+0x52>
 8004088:	2b03      	cmp	r3, #3
 800408a:	dc1f      	bgt.n	80040cc <STM32446RccHSelect+0x64>
 800408c:	2b01      	cmp	r3, #1
 800408e:	d002      	beq.n	8004096 <STM32446RccHSelect+0x2e>
 8004090:	2b02      	cmp	r3, #2
 8004092:	d009      	beq.n	80040a8 <STM32446RccHSelect+0x40>
			break;
		case 3:
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
			break;
		default:
			break;
 8004094:	e01a      	b.n	80040cc <STM32446RccHSelect+0x64>
			ret.rcc.reg->CFGR |= 1; // HSE oscillator selected as system clock
 8004096:	4b15      	ldr	r3, [pc, #84]	; (80040ec <STM32446RccHSelect+0x84>)
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	4b13      	ldr	r3, [pc, #76]	; (80040ec <STM32446RccHSelect+0x84>)
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f042 0201 	orr.w	r2, r2, #1
 80040a4:	609a      	str	r2, [r3, #8]
			break;
 80040a6:	e012      	b.n	80040ce <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 2; // PLL_P selected as system clock
 80040a8:	4b10      	ldr	r3, [pc, #64]	; (80040ec <STM32446RccHSelect+0x84>)
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	689a      	ldr	r2, [r3, #8]
 80040ae:	4b0f      	ldr	r3, [pc, #60]	; (80040ec <STM32446RccHSelect+0x84>)
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	f042 0202 	orr.w	r2, r2, #2
 80040b6:	609a      	str	r2, [r3, #8]
			break;
 80040b8:	e009      	b.n	80040ce <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
 80040ba:	4b0c      	ldr	r3, [pc, #48]	; (80040ec <STM32446RccHSelect+0x84>)
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	689a      	ldr	r2, [r3, #8]
 80040c0:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <STM32446RccHSelect+0x84>)
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	f042 0203 	orr.w	r2, r2, #3
 80040c8:	609a      	str	r2, [r3, #8]
			break;
 80040ca:	e000      	b.n	80040ce <STM32446RccHSelect+0x66>
			break;
 80040cc:	bf00      	nop
	}
	return (ret.rcc.reg->CFGR >> 2) & 3;
 80040ce:	4b07      	ldr	r3, [pc, #28]	; (80040ec <STM32446RccHSelect+0x84>)
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	089b      	lsrs	r3, r3, #2
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	f003 0303 	and.w	r3, r3, #3
 80040dc:	b2db      	uxtb	r3, r3
}
 80040de:	4618      	mov	r0, r3
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	2000068c 	.word	0x2000068c

080040f0 <STM32446RccLEnable>:

void STM32446RccLEnable(unsigned int lclock)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 80040f8:	2301      	movs	r3, #1
 80040fa:	60fb      	str	r3, [r7, #12]
 80040fc:	2301      	movs	r3, #1
 80040fe:	60bb      	str	r3, [r7, #8]
 8004100:	e048      	b.n	8004194 <STM32446RccLEnable+0xa4>
		if(lclock == 2){ // LSION: Internal low-speed oscillator enable
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b02      	cmp	r3, #2
 8004106:	d117      	bne.n	8004138 <STM32446RccLEnable+0x48>
			if( set ){ ret.rcc.reg->CSR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CSR & ( 1 << 1) ) rdy = 0;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <STM32446RccLEnable+0x34>
 800410e:	4b26      	ldr	r3, [pc, #152]	; (80041a8 <STM32446RccLEnable+0xb8>)
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004114:	4b24      	ldr	r3, [pc, #144]	; (80041a8 <STM32446RccLEnable+0xb8>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f042 0201 	orr.w	r2, r2, #1
 800411c:	675a      	str	r2, [r3, #116]	; 0x74
 800411e:	2300      	movs	r3, #0
 8004120:	60fb      	str	r3, [r7, #12]
 8004122:	e037      	b.n	8004194 <STM32446RccLEnable+0xa4>
 8004124:	4b20      	ldr	r3, [pc, #128]	; (80041a8 <STM32446RccLEnable+0xb8>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d030      	beq.n	8004194 <STM32446RccLEnable+0xa4>
 8004132:	2300      	movs	r3, #0
 8004134:	60bb      	str	r3, [r7, #8]
 8004136:	e02d      	b.n	8004194 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 1){ // LSEON: External low-speed oscillator enable
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d117      	bne.n	800416e <STM32446RccLEnable+0x7e>
			if( set ){ ret.rcc.reg->BDCR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->BDCR & ( 1 << 1) ) rdy = 0;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d00a      	beq.n	800415a <STM32446RccLEnable+0x6a>
 8004144:	4b18      	ldr	r3, [pc, #96]	; (80041a8 <STM32446RccLEnable+0xb8>)
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800414a:	4b17      	ldr	r3, [pc, #92]	; (80041a8 <STM32446RccLEnable+0xb8>)
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	f042 0201 	orr.w	r2, r2, #1
 8004152:	671a      	str	r2, [r3, #112]	; 0x70
 8004154:	2300      	movs	r3, #0
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	e01c      	b.n	8004194 <STM32446RccLEnable+0xa4>
 800415a:	4b13      	ldr	r3, [pc, #76]	; (80041a8 <STM32446RccLEnable+0xb8>)
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d015      	beq.n	8004194 <STM32446RccLEnable+0xa4>
 8004168:	2300      	movs	r3, #0
 800416a:	60bb      	str	r3, [r7, #8]
 800416c:	e012      	b.n	8004194 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 4){ // LSEBYP: External low-speed oscillator bypass
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b04      	cmp	r3, #4
 8004172:	d10d      	bne.n	8004190 <STM32446RccLEnable+0xa0>
			if( set ) ret.rcc.reg->BDCR |= ( 1 << 2 );
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d007      	beq.n	800418a <STM32446RccLEnable+0x9a>
 800417a:	4b0b      	ldr	r3, [pc, #44]	; (80041a8 <STM32446RccLEnable+0xb8>)
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004180:	4b09      	ldr	r3, [pc, #36]	; (80041a8 <STM32446RccLEnable+0xb8>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f042 0204 	orr.w	r2, r2, #4
 8004188:	671a      	str	r2, [r3, #112]	; 0x70
			lclock = 1;
 800418a:	2301      	movs	r3, #1
 800418c:	607b      	str	r3, [r7, #4]
 800418e:	e001      	b.n	8004194 <STM32446RccLEnable+0xa4>
		}
		else lclock = 2; // default
 8004190:	2302      	movs	r3, #2
 8004192:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1b3      	bne.n	8004102 <STM32446RccLEnable+0x12>
	}
}
 800419a:	bf00      	nop
 800419c:	bf00      	nop
 800419e:	3714      	adds	r7, #20
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr
 80041a8:	2000068c 	.word	0x2000068c

080041ac <STM32446RccLSelect>:

void STM32446RccLSelect(uint8_t lclock)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 80041b6:	4b1d      	ldr	r3, [pc, #116]	; (800422c <STM32446RccLSelect+0x80>)
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041bc:	4b1b      	ldr	r3, [pc, #108]	; (800422c <STM32446RccLSelect+0x80>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80041c4:	671a      	str	r2, [r3, #112]	; 0x70
	switch(lclock){
 80041c6:	79fb      	ldrb	r3, [r7, #7]
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d017      	beq.n	80041fc <STM32446RccLSelect+0x50>
 80041cc:	2b03      	cmp	r3, #3
 80041ce:	dc1e      	bgt.n	800420e <STM32446RccLSelect+0x62>
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d00a      	beq.n	80041ea <STM32446RccLSelect+0x3e>
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d11a      	bne.n	800420e <STM32446RccLSelect+0x62>
		case 2:
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 80041d8:	4b14      	ldr	r3, [pc, #80]	; (800422c <STM32446RccLSelect+0x80>)
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041de:	4b13      	ldr	r3, [pc, #76]	; (800422c <STM32446RccLSelect+0x80>)
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041e6:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80041e8:	e01a      	b.n	8004220 <STM32446RccLSelect+0x74>
		case 1:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 80041ea:	4b10      	ldr	r3, [pc, #64]	; (800422c <STM32446RccLSelect+0x80>)
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041f0:	4b0e      	ldr	r3, [pc, #56]	; (800422c <STM32446RccLSelect+0x80>)
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041f8:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80041fa:	e011      	b.n	8004220 <STM32446RccLSelect+0x74>
		case 3:
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 80041fc:	4b0b      	ldr	r3, [pc, #44]	; (800422c <STM32446RccLSelect+0x80>)
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004202:	4b0a      	ldr	r3, [pc, #40]	; (800422c <STM32446RccLSelect+0x80>)
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800420a:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800420c:	e008      	b.n	8004220 <STM32446RccLSelect+0x74>
		default:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 800420e:	4b07      	ldr	r3, [pc, #28]	; (800422c <STM32446RccLSelect+0x80>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004214:	4b05      	ldr	r3, [pc, #20]	; (800422c <STM32446RccLSelect+0x80>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800421c:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800421e:	bf00      	nop
	}
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr
 800422c:	2000068c 	.word	0x2000068c

08004230 <STM32446Prescaler>:

void STM32446Prescaler(unsigned int ahbpre, unsigned int ppre1, unsigned int ppre2, unsigned int rtcpre)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
 800423c:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x001FFCF0;
 800423e:	4ba4      	ldr	r3, [pc, #656]	; (80044d0 <STM32446Prescaler+0x2a0>)
 8004240:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->CFGR &= (unsigned int) ~mask; // clear args
 8004242:	4ba4      	ldr	r3, [pc, #656]	; (80044d4 <STM32446Prescaler+0x2a4>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	6899      	ldr	r1, [r3, #8]
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	43da      	mvns	r2, r3
 800424c:	4ba1      	ldr	r3, [pc, #644]	; (80044d4 <STM32446Prescaler+0x2a4>)
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	400a      	ands	r2, r1
 8004252:	609a      	str	r2, [r3, #8]

	if(rtcpre > 1 && rtcpre < 32) // 16
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d90b      	bls.n	8004272 <STM32446Prescaler+0x42>
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	2b1f      	cmp	r3, #31
 800425e:	d808      	bhi.n	8004272 <STM32446Prescaler+0x42>
		ret.rcc.reg->CFGR |= (rtcpre << 16);
 8004260:	4b9c      	ldr	r3, [pc, #624]	; (80044d4 <STM32446Prescaler+0x2a4>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	6899      	ldr	r1, [r3, #8]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	041a      	lsls	r2, r3, #16
 800426a:	4b9a      	ldr	r3, [pc, #616]	; (80044d4 <STM32446Prescaler+0x2a4>)
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	430a      	orrs	r2, r1
 8004270:	609a      	str	r2, [r3, #8]

	switch(ppre2){ // 13
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	3b02      	subs	r3, #2
 8004276:	2b0e      	cmp	r3, #14
 8004278:	d850      	bhi.n	800431c <STM32446Prescaler+0xec>
 800427a:	a201      	add	r2, pc, #4	; (adr r2, 8004280 <STM32446Prescaler+0x50>)
 800427c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004280:	080042bd 	.word	0x080042bd
 8004284:	0800431d 	.word	0x0800431d
 8004288:	080042d5 	.word	0x080042d5
 800428c:	0800431d 	.word	0x0800431d
 8004290:	0800431d 	.word	0x0800431d
 8004294:	0800431d 	.word	0x0800431d
 8004298:	080042ed 	.word	0x080042ed
 800429c:	0800431d 	.word	0x0800431d
 80042a0:	0800431d 	.word	0x0800431d
 80042a4:	0800431d 	.word	0x0800431d
 80042a8:	0800431d 	.word	0x0800431d
 80042ac:	0800431d 	.word	0x0800431d
 80042b0:	0800431d 	.word	0x0800431d
 80042b4:	0800431d 	.word	0x0800431d
 80042b8:	08004305 	.word	0x08004305
		case 2:
			ret.rcc.reg->CFGR |= (4 << 13);
 80042bc:	4b85      	ldr	r3, [pc, #532]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	689a      	ldr	r2, [r3, #8]
 80042c2:	4b84      	ldr	r3, [pc, #528]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042ca:	609a      	str	r2, [r3, #8]
			CLOCK_prescaler.APB2 = 2;
 80042cc:	4b82      	ldr	r3, [pc, #520]	; (80044d8 <STM32446Prescaler+0x2a8>)
 80042ce:	2202      	movs	r2, #2
 80042d0:	70da      	strb	r2, [r3, #3]
			break;
 80042d2:	e027      	b.n	8004324 <STM32446Prescaler+0xf4>
		case 4:
			ret.rcc.reg->CFGR |= (5 << 13);
 80042d4:	4b7f      	ldr	r3, [pc, #508]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	689a      	ldr	r2, [r3, #8]
 80042da:	4b7e      	ldr	r3, [pc, #504]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 80042e2:	609a      	str	r2, [r3, #8]
			CLOCK_prescaler.APB2 = 4;
 80042e4:	4b7c      	ldr	r3, [pc, #496]	; (80044d8 <STM32446Prescaler+0x2a8>)
 80042e6:	2204      	movs	r2, #4
 80042e8:	70da      	strb	r2, [r3, #3]
			break;
 80042ea:	e01b      	b.n	8004324 <STM32446Prescaler+0xf4>
		case 8:
			ret.rcc.reg->CFGR |= (6 << 13);
 80042ec:	4b79      	ldr	r3, [pc, #484]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	689a      	ldr	r2, [r3, #8]
 80042f2:	4b78      	ldr	r3, [pc, #480]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80042fa:	609a      	str	r2, [r3, #8]
			CLOCK_prescaler.APB2 = 8;
 80042fc:	4b76      	ldr	r3, [pc, #472]	; (80044d8 <STM32446Prescaler+0x2a8>)
 80042fe:	2208      	movs	r2, #8
 8004300:	70da      	strb	r2, [r3, #3]
			break;
 8004302:	e00f      	b.n	8004324 <STM32446Prescaler+0xf4>
		case 16:
			ret.rcc.reg->CFGR |= (7 << 13);
 8004304:	4b73      	ldr	r3, [pc, #460]	; (80044d4 <STM32446Prescaler+0x2a4>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	689a      	ldr	r2, [r3, #8]
 800430a:	4b72      	ldr	r3, [pc, #456]	; (80044d4 <STM32446Prescaler+0x2a4>)
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004312:	609a      	str	r2, [r3, #8]
			CLOCK_prescaler.APB2 = 16;
 8004314:	4b70      	ldr	r3, [pc, #448]	; (80044d8 <STM32446Prescaler+0x2a8>)
 8004316:	2210      	movs	r2, #16
 8004318:	70da      	strb	r2, [r3, #3]
			break;
 800431a:	e003      	b.n	8004324 <STM32446Prescaler+0xf4>
		default:
			CLOCK_prescaler.APB2 = 1;
 800431c:	4b6e      	ldr	r3, [pc, #440]	; (80044d8 <STM32446Prescaler+0x2a8>)
 800431e:	2201      	movs	r2, #1
 8004320:	70da      	strb	r2, [r3, #3]
			break;
 8004322:	bf00      	nop
	}

	switch(ppre1){ // 10
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	3b02      	subs	r3, #2
 8004328:	2b0e      	cmp	r3, #14
 800432a:	d851      	bhi.n	80043d0 <STM32446Prescaler+0x1a0>
 800432c:	a201      	add	r2, pc, #4	; (adr r2, 8004334 <STM32446Prescaler+0x104>)
 800432e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004332:	bf00      	nop
 8004334:	08004371 	.word	0x08004371
 8004338:	080043d1 	.word	0x080043d1
 800433c:	08004389 	.word	0x08004389
 8004340:	080043d1 	.word	0x080043d1
 8004344:	080043d1 	.word	0x080043d1
 8004348:	080043d1 	.word	0x080043d1
 800434c:	080043a1 	.word	0x080043a1
 8004350:	080043d1 	.word	0x080043d1
 8004354:	080043d1 	.word	0x080043d1
 8004358:	080043d1 	.word	0x080043d1
 800435c:	080043d1 	.word	0x080043d1
 8004360:	080043d1 	.word	0x080043d1
 8004364:	080043d1 	.word	0x080043d1
 8004368:	080043d1 	.word	0x080043d1
 800436c:	080043b9 	.word	0x080043b9
	case 2:
		ret.rcc.reg->CFGR |= (4 << 10);
 8004370:	4b58      	ldr	r3, [pc, #352]	; (80044d4 <STM32446Prescaler+0x2a4>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	689a      	ldr	r2, [r3, #8]
 8004376:	4b57      	ldr	r3, [pc, #348]	; (80044d4 <STM32446Prescaler+0x2a4>)
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800437e:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.APB1 = 2;
 8004380:	4b55      	ldr	r3, [pc, #340]	; (80044d8 <STM32446Prescaler+0x2a8>)
 8004382:	2202      	movs	r2, #2
 8004384:	709a      	strb	r2, [r3, #2]
		break;
 8004386:	e027      	b.n	80043d8 <STM32446Prescaler+0x1a8>
	case 4:
		ret.rcc.reg->CFGR |= (5 << 10);
 8004388:	4b52      	ldr	r3, [pc, #328]	; (80044d4 <STM32446Prescaler+0x2a4>)
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	689a      	ldr	r2, [r3, #8]
 800438e:	4b51      	ldr	r3, [pc, #324]	; (80044d4 <STM32446Prescaler+0x2a4>)
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8004396:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.APB1 = 4;
 8004398:	4b4f      	ldr	r3, [pc, #316]	; (80044d8 <STM32446Prescaler+0x2a8>)
 800439a:	2204      	movs	r2, #4
 800439c:	709a      	strb	r2, [r3, #2]
		break;
 800439e:	e01b      	b.n	80043d8 <STM32446Prescaler+0x1a8>
	case 8:
		ret.rcc.reg->CFGR |= (6 << 10);
 80043a0:	4b4c      	ldr	r3, [pc, #304]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	689a      	ldr	r2, [r3, #8]
 80043a6:	4b4b      	ldr	r3, [pc, #300]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 80043ae:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.APB1 = 8;
 80043b0:	4b49      	ldr	r3, [pc, #292]	; (80044d8 <STM32446Prescaler+0x2a8>)
 80043b2:	2208      	movs	r2, #8
 80043b4:	709a      	strb	r2, [r3, #2]
		break;
 80043b6:	e00f      	b.n	80043d8 <STM32446Prescaler+0x1a8>
	case 16:
		ret.rcc.reg->CFGR |= (7 << 10);
 80043b8:	4b46      	ldr	r3, [pc, #280]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	689a      	ldr	r2, [r3, #8]
 80043be:	4b45      	ldr	r3, [pc, #276]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80043c6:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.APB1 = 16;
 80043c8:	4b43      	ldr	r3, [pc, #268]	; (80044d8 <STM32446Prescaler+0x2a8>)
 80043ca:	2210      	movs	r2, #16
 80043cc:	709a      	strb	r2, [r3, #2]
		break;
 80043ce:	e003      	b.n	80043d8 <STM32446Prescaler+0x1a8>
	default:
		CLOCK_prescaler.APB1 = 1;
 80043d0:	4b41      	ldr	r3, [pc, #260]	; (80044d8 <STM32446Prescaler+0x2a8>)
 80043d2:	2201      	movs	r2, #1
 80043d4:	709a      	strb	r2, [r3, #2]
		break;
 80043d6:	bf00      	nop
	}

	switch(ahbpre){ // 4
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043de:	f000 80a2 	beq.w	8004526 <STM32446Prescaler+0x2f6>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043e8:	f200 80aa 	bhi.w	8004540 <STM32446Prescaler+0x310>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043f2:	f000 808b 	beq.w	800450c <STM32446Prescaler+0x2dc>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043fc:	f200 80a0 	bhi.w	8004540 <STM32446Prescaler+0x310>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2b80      	cmp	r3, #128	; 0x80
 8004404:	d076      	beq.n	80044f4 <STM32446Prescaler+0x2c4>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2b80      	cmp	r3, #128	; 0x80
 800440a:	f200 8099 	bhi.w	8004540 <STM32446Prescaler+0x310>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2b10      	cmp	r3, #16
 8004412:	d829      	bhi.n	8004468 <STM32446Prescaler+0x238>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2b02      	cmp	r3, #2
 8004418:	f0c0 8092 	bcc.w	8004540 <STM32446Prescaler+0x310>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	3b02      	subs	r3, #2
 8004420:	2b0e      	cmp	r3, #14
 8004422:	f200 808d 	bhi.w	8004540 <STM32446Prescaler+0x310>
 8004426:	a201      	add	r2, pc, #4	; (adr r2, 800442c <STM32446Prescaler+0x1fc>)
 8004428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442c:	08004471 	.word	0x08004471
 8004430:	08004541 	.word	0x08004541
 8004434:	08004489 	.word	0x08004489
 8004438:	08004541 	.word	0x08004541
 800443c:	08004541 	.word	0x08004541
 8004440:	08004541 	.word	0x08004541
 8004444:	080044a1 	.word	0x080044a1
 8004448:	08004541 	.word	0x08004541
 800444c:	08004541 	.word	0x08004541
 8004450:	08004541 	.word	0x08004541
 8004454:	08004541 	.word	0x08004541
 8004458:	08004541 	.word	0x08004541
 800445c:	08004541 	.word	0x08004541
 8004460:	08004541 	.word	0x08004541
 8004464:	080044b9 	.word	0x080044b9
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2b40      	cmp	r3, #64	; 0x40
 800446c:	d036      	beq.n	80044dc <STM32446Prescaler+0x2ac>
 800446e:	e067      	b.n	8004540 <STM32446Prescaler+0x310>
	case 2:
		ret.rcc.reg->CFGR |= (8 << 4);
 8004470:	4b18      	ldr	r3, [pc, #96]	; (80044d4 <STM32446Prescaler+0x2a4>)
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	689a      	ldr	r2, [r3, #8]
 8004476:	4b17      	ldr	r3, [pc, #92]	; (80044d4 <STM32446Prescaler+0x2a4>)
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800447e:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 2;
 8004480:	4b15      	ldr	r3, [pc, #84]	; (80044d8 <STM32446Prescaler+0x2a8>)
 8004482:	2202      	movs	r2, #2
 8004484:	801a      	strh	r2, [r3, #0]
		break;
 8004486:	e05f      	b.n	8004548 <STM32446Prescaler+0x318>
	case 4:
		ret.rcc.reg->CFGR |= (9 << 4);
 8004488:	4b12      	ldr	r3, [pc, #72]	; (80044d4 <STM32446Prescaler+0x2a4>)
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	689a      	ldr	r2, [r3, #8]
 800448e:	4b11      	ldr	r3, [pc, #68]	; (80044d4 <STM32446Prescaler+0x2a4>)
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 8004496:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 4;
 8004498:	4b0f      	ldr	r3, [pc, #60]	; (80044d8 <STM32446Prescaler+0x2a8>)
 800449a:	2204      	movs	r2, #4
 800449c:	801a      	strh	r2, [r3, #0]
		break;
 800449e:	e053      	b.n	8004548 <STM32446Prescaler+0x318>
	case 8:
		ret.rcc.reg->CFGR |= (10 << 4);
 80044a0:	4b0c      	ldr	r3, [pc, #48]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	689a      	ldr	r2, [r3, #8]
 80044a6:	4b0b      	ldr	r3, [pc, #44]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80044ae:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 8;
 80044b0:	4b09      	ldr	r3, [pc, #36]	; (80044d8 <STM32446Prescaler+0x2a8>)
 80044b2:	2208      	movs	r2, #8
 80044b4:	801a      	strh	r2, [r3, #0]
		break;
 80044b6:	e047      	b.n	8004548 <STM32446Prescaler+0x318>
	case 16:
		ret.rcc.reg->CFGR |= (11 << 4);
 80044b8:	4b06      	ldr	r3, [pc, #24]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	689a      	ldr	r2, [r3, #8]
 80044be:	4b05      	ldr	r3, [pc, #20]	; (80044d4 <STM32446Prescaler+0x2a4>)
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 80044c6:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 16;
 80044c8:	4b03      	ldr	r3, [pc, #12]	; (80044d8 <STM32446Prescaler+0x2a8>)
 80044ca:	2210      	movs	r2, #16
 80044cc:	801a      	strh	r2, [r3, #0]
		break;
 80044ce:	e03b      	b.n	8004548 <STM32446Prescaler+0x318>
 80044d0:	001ffcf0 	.word	0x001ffcf0
 80044d4:	2000068c 	.word	0x2000068c
 80044d8:	200008c8 	.word	0x200008c8
	case 64:
		ret.rcc.reg->CFGR |= (12 << 4);
 80044dc:	4b1d      	ldr	r3, [pc, #116]	; (8004554 <STM32446Prescaler+0x324>)
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	689a      	ldr	r2, [r3, #8]
 80044e2:	4b1c      	ldr	r3, [pc, #112]	; (8004554 <STM32446Prescaler+0x324>)
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80044ea:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 64;
 80044ec:	4b1a      	ldr	r3, [pc, #104]	; (8004558 <STM32446Prescaler+0x328>)
 80044ee:	2240      	movs	r2, #64	; 0x40
 80044f0:	801a      	strh	r2, [r3, #0]
		break;
 80044f2:	e029      	b.n	8004548 <STM32446Prescaler+0x318>
	case 128:
		ret.rcc.reg->CFGR |= (13 << 4);
 80044f4:	4b17      	ldr	r3, [pc, #92]	; (8004554 <STM32446Prescaler+0x324>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	689a      	ldr	r2, [r3, #8]
 80044fa:	4b16      	ldr	r3, [pc, #88]	; (8004554 <STM32446Prescaler+0x324>)
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 8004502:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 128;
 8004504:	4b14      	ldr	r3, [pc, #80]	; (8004558 <STM32446Prescaler+0x328>)
 8004506:	2280      	movs	r2, #128	; 0x80
 8004508:	801a      	strh	r2, [r3, #0]
		break;
 800450a:	e01d      	b.n	8004548 <STM32446Prescaler+0x318>
	case 256:
		ret.rcc.reg->CFGR |= (14 << 4);
 800450c:	4b11      	ldr	r3, [pc, #68]	; (8004554 <STM32446Prescaler+0x324>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	689a      	ldr	r2, [r3, #8]
 8004512:	4b10      	ldr	r3, [pc, #64]	; (8004554 <STM32446Prescaler+0x324>)
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800451a:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 256;
 800451c:	4b0e      	ldr	r3, [pc, #56]	; (8004558 <STM32446Prescaler+0x328>)
 800451e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004522:	801a      	strh	r2, [r3, #0]
		break;
 8004524:	e010      	b.n	8004548 <STM32446Prescaler+0x318>
	case 512:
		ret.rcc.reg->CFGR |= (15 << 4);
 8004526:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <STM32446Prescaler+0x324>)
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	4b09      	ldr	r3, [pc, #36]	; (8004554 <STM32446Prescaler+0x324>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8004534:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 512;
 8004536:	4b08      	ldr	r3, [pc, #32]	; (8004558 <STM32446Prescaler+0x328>)
 8004538:	f44f 7200 	mov.w	r2, #512	; 0x200
 800453c:	801a      	strh	r2, [r3, #0]
		break;
 800453e:	e003      	b.n	8004548 <STM32446Prescaler+0x318>
	default:
		CLOCK_prescaler.AHB = 1;
 8004540:	4b05      	ldr	r3, [pc, #20]	; (8004558 <STM32446Prescaler+0x328>)
 8004542:	2201      	movs	r2, #1
 8004544:	801a      	strh	r2, [r3, #0]
		break;
 8004546:	bf00      	nop
	}
}
 8004548:	bf00      	nop
 800454a:	371c      	adds	r7, #28
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr
 8004554:	2000068c 	.word	0x2000068c
 8004558:	200008c8 	.word	0x200008c8

0800455c <STM32446PLLDivision>:

/****PLL****/

void STM32446PLLDivision(unsigned int pllsrc, unsigned int pllm, unsigned int plln, unsigned int pllp, unsigned int pllq, unsigned int pllr)
{
 800455c:	b480      	push	{r7}
 800455e:	b087      	sub	sp, #28
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
 8004568:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x7F437FFF;
 800456a:	4b5e      	ldr	r3, [pc, #376]	; (80046e4 <STM32446PLLDivision+0x188>)
 800456c:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->PLLCFGR &= (unsigned int) ~mask; // set mask bits LOW
 800456e:	4b5e      	ldr	r3, [pc, #376]	; (80046e8 <STM32446PLLDivision+0x18c>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	6859      	ldr	r1, [r3, #4]
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	43da      	mvns	r2, r3
 8004578:	4b5b      	ldr	r3, [pc, #364]	; (80046e8 <STM32446PLLDivision+0x18c>)
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	400a      	ands	r2, r1
 800457e:	605a      	str	r2, [r3, #4]


	if(pllr > 1 && pllr < 8){ // PLLR[28]: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
 8004580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004582:	2b01      	cmp	r3, #1
 8004584:	d90f      	bls.n	80045a6 <STM32446PLLDivision+0x4a>
 8004586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004588:	2b07      	cmp	r3, #7
 800458a:	d80c      	bhi.n	80045a6 <STM32446PLLDivision+0x4a>
		ret.rcc.reg->PLLCFGR |= (pllr << 28);
 800458c:	4b56      	ldr	r3, [pc, #344]	; (80046e8 <STM32446PLLDivision+0x18c>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	6859      	ldr	r1, [r3, #4]
 8004592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004594:	071a      	lsls	r2, r3, #28
 8004596:	4b54      	ldr	r3, [pc, #336]	; (80046e8 <STM32446PLLDivision+0x18c>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	430a      	orrs	r2, r1
 800459c:	605a      	str	r2, [r3, #4]
		PLL_parameter.R = pllr;
 800459e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	4b52      	ldr	r3, [pc, #328]	; (80046ec <STM32446PLLDivision+0x190>)
 80045a4:	729a      	strb	r2, [r3, #10]
	}

	if(pllq > 1 && pllq < 16){ // PLLQ[24]: Main PLL (PLL) division factor for USB OTG FS, SDIOclocks
 80045a6:	6a3b      	ldr	r3, [r7, #32]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d90f      	bls.n	80045cc <STM32446PLLDivision+0x70>
 80045ac:	6a3b      	ldr	r3, [r7, #32]
 80045ae:	2b0f      	cmp	r3, #15
 80045b0:	d80c      	bhi.n	80045cc <STM32446PLLDivision+0x70>
		ret.rcc.reg->PLLCFGR |= (pllq << 24);
 80045b2:	4b4d      	ldr	r3, [pc, #308]	; (80046e8 <STM32446PLLDivision+0x18c>)
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	6859      	ldr	r1, [r3, #4]
 80045b8:	6a3b      	ldr	r3, [r7, #32]
 80045ba:	061a      	lsls	r2, r3, #24
 80045bc:	4b4a      	ldr	r3, [pc, #296]	; (80046e8 <STM32446PLLDivision+0x18c>)
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	605a      	str	r2, [r3, #4]
		PLL_parameter.Q = pllq;
 80045c4:	6a3b      	ldr	r3, [r7, #32]
 80045c6:	b2da      	uxtb	r2, r3
 80045c8:	4b48      	ldr	r3, [pc, #288]	; (80046ec <STM32446PLLDivision+0x190>)
 80045ca:	725a      	strb	r2, [r3, #9]
	}

	if(pllsrc == 1){ // PLLSRC[22]: Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d10b      	bne.n	80045ea <STM32446PLLDivision+0x8e>
		PLL_parameter.Source = 25000000;
 80045d2:	4b46      	ldr	r3, [pc, #280]	; (80046ec <STM32446PLLDivision+0x190>)
 80045d4:	4a46      	ldr	r2, [pc, #280]	; (80046f0 <STM32446PLLDivision+0x194>)
 80045d6:	601a      	str	r2, [r3, #0]
		ret.rcc.reg->PLLCFGR |= (1 << 22);
 80045d8:	4b43      	ldr	r3, [pc, #268]	; (80046e8 <STM32446PLLDivision+0x18c>)
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	4b42      	ldr	r3, [pc, #264]	; (80046e8 <STM32446PLLDivision+0x18c>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80045e6:	605a      	str	r2, [r3, #4]
 80045e8:	e002      	b.n	80045f0 <STM32446PLLDivision+0x94>
	}else{
		PLL_parameter.Source = 16000000;
 80045ea:	4b40      	ldr	r3, [pc, #256]	; (80046ec <STM32446PLLDivision+0x190>)
 80045ec:	4a41      	ldr	r2, [pc, #260]	; (80046f4 <STM32446PLLDivision+0x198>)
 80045ee:	601a      	str	r2, [r3, #0]
	}

	switch(pllp){ // PLLP[16]: Main PLL (PLL) division factor for main system clock
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	3b02      	subs	r3, #2
 80045f4:	2b06      	cmp	r3, #6
 80045f6:	d83d      	bhi.n	8004674 <STM32446PLLDivision+0x118>
 80045f8:	a201      	add	r2, pc, #4	; (adr r2, 8004600 <STM32446PLLDivision+0xa4>)
 80045fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fe:	bf00      	nop
 8004600:	0800461d 	.word	0x0800461d
 8004604:	08004675 	.word	0x08004675
 8004608:	08004627 	.word	0x08004627
 800460c:	08004675 	.word	0x08004675
 8004610:	08004641 	.word	0x08004641
 8004614:	08004675 	.word	0x08004675
 8004618:	0800465b 	.word	0x0800465b
		case 2:
			PLL_parameter.P = pllp;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	b2da      	uxtb	r2, r3
 8004620:	4b32      	ldr	r3, [pc, #200]	; (80046ec <STM32446PLLDivision+0x190>)
 8004622:	721a      	strb	r2, [r3, #8]
			break;
 8004624:	e032      	b.n	800468c <STM32446PLLDivision+0x130>
		case 4:
			ret.rcc.reg->PLLCFGR |= (1 << 16);
 8004626:	4b30      	ldr	r3, [pc, #192]	; (80046e8 <STM32446PLLDivision+0x18c>)
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	685a      	ldr	r2, [r3, #4]
 800462c:	4b2e      	ldr	r3, [pc, #184]	; (80046e8 <STM32446PLLDivision+0x18c>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004634:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	b2da      	uxtb	r2, r3
 800463a:	4b2c      	ldr	r3, [pc, #176]	; (80046ec <STM32446PLLDivision+0x190>)
 800463c:	721a      	strb	r2, [r3, #8]
			break;
 800463e:	e025      	b.n	800468c <STM32446PLLDivision+0x130>
		case 6:
			ret.rcc.reg->PLLCFGR |= (2 << 16);
 8004640:	4b29      	ldr	r3, [pc, #164]	; (80046e8 <STM32446PLLDivision+0x18c>)
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	685a      	ldr	r2, [r3, #4]
 8004646:	4b28      	ldr	r3, [pc, #160]	; (80046e8 <STM32446PLLDivision+0x18c>)
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800464e:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	b2da      	uxtb	r2, r3
 8004654:	4b25      	ldr	r3, [pc, #148]	; (80046ec <STM32446PLLDivision+0x190>)
 8004656:	721a      	strb	r2, [r3, #8]
			break;
 8004658:	e018      	b.n	800468c <STM32446PLLDivision+0x130>
		case 8:
			ret.rcc.reg->PLLCFGR |= (3 << 16);
 800465a:	4b23      	ldr	r3, [pc, #140]	; (80046e8 <STM32446PLLDivision+0x18c>)
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	685a      	ldr	r2, [r3, #4]
 8004660:	4b21      	ldr	r3, [pc, #132]	; (80046e8 <STM32446PLLDivision+0x18c>)
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004668:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	b2da      	uxtb	r2, r3
 800466e:	4b1f      	ldr	r3, [pc, #124]	; (80046ec <STM32446PLLDivision+0x190>)
 8004670:	721a      	strb	r2, [r3, #8]
			break;
 8004672:	e00b      	b.n	800468c <STM32446PLLDivision+0x130>
		default:
			ret.rcc.reg->PLLCFGR |= (1 << 16);
 8004674:	4b1c      	ldr	r3, [pc, #112]	; (80046e8 <STM32446PLLDivision+0x18c>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	685a      	ldr	r2, [r3, #4]
 800467a:	4b1b      	ldr	r3, [pc, #108]	; (80046e8 <STM32446PLLDivision+0x18c>)
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004682:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = 4;
 8004684:	4b19      	ldr	r3, [pc, #100]	; (80046ec <STM32446PLLDivision+0x190>)
 8004686:	2204      	movs	r2, #4
 8004688:	721a      	strb	r2, [r3, #8]
			break;
 800468a:	bf00      	nop
	}

	if(plln > 49 && plln < 433){ // PLLN[6]: Main PLL (PLL) multiplication factor for VCO
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2b31      	cmp	r3, #49	; 0x31
 8004690:	d910      	bls.n	80046b4 <STM32446PLLDivision+0x158>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004698:	d80c      	bhi.n	80046b4 <STM32446PLLDivision+0x158>
		ret.rcc.reg->PLLCFGR |= (plln << 6);
 800469a:	4b13      	ldr	r3, [pc, #76]	; (80046e8 <STM32446PLLDivision+0x18c>)
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	6859      	ldr	r1, [r3, #4]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	019a      	lsls	r2, r3, #6
 80046a4:	4b10      	ldr	r3, [pc, #64]	; (80046e8 <STM32446PLLDivision+0x18c>)
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	605a      	str	r2, [r3, #4]
		PLL_parameter.N = plln;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	4b0e      	ldr	r3, [pc, #56]	; (80046ec <STM32446PLLDivision+0x190>)
 80046b2:	80da      	strh	r2, [r3, #6]
	}

	if(pllm > 1 && pllm < 64){ // PLLM[0]: Division factor for the main PLL (PLL) input clock [2Mhz]
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d90e      	bls.n	80046d8 <STM32446PLLDivision+0x17c>
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	2b3f      	cmp	r3, #63	; 0x3f
 80046be:	d80b      	bhi.n	80046d8 <STM32446PLLDivision+0x17c>
		ret.rcc.reg->PLLCFGR |= pllm;
 80046c0:	4b09      	ldr	r3, [pc, #36]	; (80046e8 <STM32446PLLDivision+0x18c>)
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	6859      	ldr	r1, [r3, #4]
 80046c6:	4b08      	ldr	r3, [pc, #32]	; (80046e8 <STM32446PLLDivision+0x18c>)
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	68ba      	ldr	r2, [r7, #8]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	605a      	str	r2, [r3, #4]
		PLL_parameter.M = pllm;
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	4b05      	ldr	r3, [pc, #20]	; (80046ec <STM32446PLLDivision+0x190>)
 80046d6:	711a      	strb	r2, [r3, #4]
	}
}
 80046d8:	bf00      	nop
 80046da:	371c      	adds	r7, #28
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	7f437fff 	.word	0x7f437fff
 80046e8:	2000068c 	.word	0x2000068c
 80046ec:	200008cc 	.word	0x200008cc
 80046f0:	017d7840 	.word	0x017d7840
 80046f4:	00f42400 	.word	0x00f42400

080046f8 <STM32446RccPLLCLKEnable>:

void STM32446RccPLLCLKEnable(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
	//if(onoff){
		for( ret.rcc.reg->CR |= (1 << 24) ; !(ret.rcc.reg->CR & (1 << 25)) ; ); // PLLON: Main PLL (PLL) enable
 80046fc:	4b0a      	ldr	r3, [pc, #40]	; (8004728 <STM32446RccPLLCLKEnable+0x30>)
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	4b09      	ldr	r3, [pc, #36]	; (8004728 <STM32446RccPLLCLKEnable+0x30>)
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800470a:	601a      	str	r2, [r3, #0]
 800470c:	bf00      	nop
 800470e:	4b06      	ldr	r3, [pc, #24]	; (8004728 <STM32446RccPLLCLKEnable+0x30>)
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d0f8      	beq.n	800470e <STM32446RccPLLCLKEnable+0x16>
	//}else{
		//ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
	//}
}
 800471c:	bf00      	nop
 800471e:	bf00      	nop
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr
 8004728:	2000068c 	.word	0x2000068c

0800472c <STM32446RccPLLI2SEnable>:

void STM32446RccPLLI2SEnable(void)
{
 800472c:	b480      	push	{r7}
 800472e:	af00      	add	r7, sp, #0
	//if(onoff)
		for( ret.rcc.reg->CR |= (1 << 26) ; !(ret.rcc.reg->CR & (1 << 27)) ; ); // PLLI2SON: PLLI2S enable
 8004730:	4b0a      	ldr	r3, [pc, #40]	; (800475c <STM32446RccPLLI2SEnable+0x30>)
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	4b09      	ldr	r3, [pc, #36]	; (800475c <STM32446RccPLLI2SEnable+0x30>)
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800473e:	601a      	str	r2, [r3, #0]
 8004740:	bf00      	nop
 8004742:	4b06      	ldr	r3, [pc, #24]	; (800475c <STM32446RccPLLI2SEnable+0x30>)
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0f8      	beq.n	8004742 <STM32446RccPLLI2SEnable+0x16>
	//else
		//ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
}
 8004750:	bf00      	nop
 8004752:	bf00      	nop
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr
 800475c:	2000068c 	.word	0x2000068c

08004760 <STM32446RccPLLSAIEnable>:

void STM32446RccPLLSAIEnable(void)
{
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0
	//if(onoff)
		for( ret.rcc.reg->CR |= (1 << 28) ; !(ret.rcc.reg->CR & (1 << 29)) ; ); // PLLSAION: PLLSAI enable
 8004764:	4b0a      	ldr	r3, [pc, #40]	; (8004790 <STM32446RccPLLSAIEnable+0x30>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	4b09      	ldr	r3, [pc, #36]	; (8004790 <STM32446RccPLLSAIEnable+0x30>)
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	bf00      	nop
 8004776:	4b06      	ldr	r3, [pc, #24]	; (8004790 <STM32446RccPLLSAIEnable+0x30>)
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d0f8      	beq.n	8004776 <STM32446RccPLLSAIEnable+0x16>
	//else
		//ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr
 8004790:	2000068c 	.word	0x2000068c

08004794 <SystemClock>:

uint32_t SystemClock(void)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
	uint32_t sysclk;
	switch((ret.rcc.reg->CFGR >> 2) & 3) // SWS[2]: System clock switch status
 800479a:	4b24      	ldr	r3, [pc, #144]	; (800482c <SystemClock+0x98>)
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	089b      	lsrs	r3, r3, #2
 80047a2:	f003 0303 	and.w	r3, r3, #3
 80047a6:	2b03      	cmp	r3, #3
 80047a8:	d838      	bhi.n	800481c <SystemClock+0x88>
 80047aa:	a201      	add	r2, pc, #4	; (adr r2, 80047b0 <SystemClock+0x1c>)
 80047ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b0:	080047c1 	.word	0x080047c1
 80047b4:	080047cd 	.word	0x080047cd
 80047b8:	080047d9 	.word	0x080047d9
 80047bc:	080047fb 	.word	0x080047fb
	{
		case 0: // 00: HSI oscillator used as the system clock
			PLL_parameter.Source = 16000000;
 80047c0:	4b1b      	ldr	r3, [pc, #108]	; (8004830 <SystemClock+0x9c>)
 80047c2:	4a1c      	ldr	r2, [pc, #112]	; (8004834 <SystemClock+0xa0>)
 80047c4:	601a      	str	r2, [r3, #0]
			sysclk= 16000000;
 80047c6:	4b1b      	ldr	r3, [pc, #108]	; (8004834 <SystemClock+0xa0>)
 80047c8:	607b      	str	r3, [r7, #4]
			break;
 80047ca:	e028      	b.n	800481e <SystemClock+0x8a>
		case 1: // 01: HSE oscillator used as the system clock
			PLL_parameter.Source = 25000000;
 80047cc:	4b18      	ldr	r3, [pc, #96]	; (8004830 <SystemClock+0x9c>)
 80047ce:	4a1a      	ldr	r2, [pc, #104]	; (8004838 <SystemClock+0xa4>)
 80047d0:	601a      	str	r2, [r3, #0]
			sysclk = 25000000;
 80047d2:	4b19      	ldr	r3, [pc, #100]	; (8004838 <SystemClock+0xa4>)
 80047d4:	607b      	str	r3, [r7, #4]
			break;
 80047d6:	e022      	b.n	800481e <SystemClock+0x8a>
		case 2: // 10: PLL used as the system clock
			sysclk = ( PLL_parameter.Source / PLL_parameter.M ) * ( PLL_parameter.N / PLL_parameter.P );
 80047d8:	4b15      	ldr	r3, [pc, #84]	; (8004830 <SystemClock+0x9c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a14      	ldr	r2, [pc, #80]	; (8004830 <SystemClock+0x9c>)
 80047de:	7912      	ldrb	r2, [r2, #4]
 80047e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80047e4:	4a12      	ldr	r2, [pc, #72]	; (8004830 <SystemClock+0x9c>)
 80047e6:	88d2      	ldrh	r2, [r2, #6]
 80047e8:	4611      	mov	r1, r2
 80047ea:	4a11      	ldr	r2, [pc, #68]	; (8004830 <SystemClock+0x9c>)
 80047ec:	7a12      	ldrb	r2, [r2, #8]
 80047ee:	fb91 f2f2 	sdiv	r2, r1, r2
 80047f2:	fb02 f303 	mul.w	r3, r2, r3
 80047f6:	607b      	str	r3, [r7, #4]
			break;
 80047f8:	e011      	b.n	800481e <SystemClock+0x8a>
		case 3: // 11: PLL_R used as the system clock
			sysclk = ( PLL_parameter.Source / PLL_parameter.M ) * ( PLL_parameter.N / PLL_parameter.R );
 80047fa:	4b0d      	ldr	r3, [pc, #52]	; (8004830 <SystemClock+0x9c>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a0c      	ldr	r2, [pc, #48]	; (8004830 <SystemClock+0x9c>)
 8004800:	7912      	ldrb	r2, [r2, #4]
 8004802:	fbb3 f3f2 	udiv	r3, r3, r2
 8004806:	4a0a      	ldr	r2, [pc, #40]	; (8004830 <SystemClock+0x9c>)
 8004808:	88d2      	ldrh	r2, [r2, #6]
 800480a:	4611      	mov	r1, r2
 800480c:	4a08      	ldr	r2, [pc, #32]	; (8004830 <SystemClock+0x9c>)
 800480e:	7a92      	ldrb	r2, [r2, #10]
 8004810:	fb91 f2f2 	sdiv	r2, r1, r2
 8004814:	fb02 f303 	mul.w	r3, r2, r3
 8004818:	607b      	str	r3, [r7, #4]
			break;
 800481a:	e000      	b.n	800481e <SystemClock+0x8a>
		default:
			break;
 800481c:	bf00      	nop
	}
	return sysclk;
 800481e:	687b      	ldr	r3, [r7, #4]
}
 8004820:	4618      	mov	r0, r3
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	2000068c 	.word	0x2000068c
 8004830:	200008cc 	.word	0x200008cc
 8004834:	00f42400 	.word	0x00f42400
 8004838:	017d7840 	.word	0x017d7840

0800483c <STM32446GpioSetpins>:

// GPIO
/** To much resources **/
void STM32446GpioSetpins( GPIO_TypeDef* regs, int n_pin, ... )
{
 800483c:	b40e      	push	{r1, r2, r3}
 800483e:	b480      	push	{r7}
 8004840:	b084      	sub	sp, #16
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if(n_pin > 0 && n_pin < 33){ // Filter input
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	2b00      	cmp	r3, #0
 800484a:	dd19      	ble.n	8004880 <STM32446GpioSetpins+0x44>
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	2b20      	cmp	r3, #32
 8004850:	dc16      	bgt.n	8004880 <STM32446GpioSetpins+0x44>
		va_list list;
		va_start(list, n_pin);
 8004852:	f107 0318 	add.w	r3, r7, #24
 8004856:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8004858:	2300      	movs	r3, #0
 800485a:	73fb      	strb	r3, [r7, #15]
 800485c:	e00c      	b.n	8004878 <STM32446GpioSetpins+0x3c>
			regs->BSRR = (1 << va_arg(list, int));
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	1d1a      	adds	r2, r3, #4
 8004862:	60ba      	str	r2, [r7, #8]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2201      	movs	r2, #1
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	461a      	mov	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8004872:	7bfb      	ldrb	r3, [r7, #15]
 8004874:	3301      	adds	r3, #1
 8004876:	73fb      	strb	r3, [r7, #15]
 8004878:	7bfb      	ldrb	r3, [r7, #15]
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	429a      	cmp	r2, r3
 800487e:	dcee      	bgt.n	800485e <STM32446GpioSetpins+0x22>
		}
		va_end(list);
	}
}
 8004880:	bf00      	nop
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	b003      	add	sp, #12
 800488c:	4770      	bx	lr

0800488e <STM32446GpioSetpin>:
/** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 800488e:	b480      	push	{r7}
 8004890:	b083      	sub	sp, #12
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
 8004896:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 8004898:	2201      	movs	r2, #1
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	461a      	mov	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	619a      	str	r2, [r3, #24]
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr

080048b2 <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 80048b2:	b480      	push	{r7}
 80048b4:	b083      	sub	sp, #12
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
 80048ba:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	619a      	str	r2, [r3, #24]
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr

080048ce <STM32446GpioResetpins>:

/** To much resources **/
void STM32446GpioResetpins( GPIO_TypeDef* regs, int n_pin, ... )
{ // slow
 80048ce:	b40e      	push	{r1, r2, r3}
 80048d0:	b480      	push	{r7}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	if(n_pin > 0 && n_pin < 33){ // Filter input
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	dd1a      	ble.n	8004914 <STM32446GpioResetpins+0x46>
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	2b20      	cmp	r3, #32
 80048e2:	dc17      	bgt.n	8004914 <STM32446GpioResetpins+0x46>
		va_list list;
		va_start(list, n_pin);
 80048e4:	f107 0318 	add.w	r3, r7, #24
 80048e8:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 80048ea:	2300      	movs	r3, #0
 80048ec:	73fb      	strb	r3, [r7, #15]
 80048ee:	e00d      	b.n	800490c <STM32446GpioResetpins+0x3e>
			regs->BSRR = (unsigned int)((1 << va_arg(list, int)) << 16);
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	1d1a      	adds	r2, r3, #4
 80048f4:	60ba      	str	r2, [r7, #8]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2201      	movs	r2, #1
 80048fa:	fa02 f303 	lsl.w	r3, r2, r3
 80048fe:	041b      	lsls	r3, r3, #16
 8004900:	461a      	mov	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8004906:	7bfb      	ldrb	r3, [r7, #15]
 8004908:	3301      	adds	r3, #1
 800490a:	73fb      	strb	r3, [r7, #15]
 800490c:	7bfb      	ldrb	r3, [r7, #15]
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	429a      	cmp	r2, r3
 8004912:	dced      	bgt.n	80048f0 <STM32446GpioResetpins+0x22>
		}
		va_end(list);
	}
}
 8004914:	bf00      	nop
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	b003      	add	sp, #12
 8004920:	4770      	bx	lr

08004922 <STM32446GpioResetpin>:
/** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 8004922:	b480      	push	{r7}
 8004924:	b083      	sub	sp, #12
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
 800492a:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 800492c:	2201      	movs	r2, #1
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	fa02 f303 	lsl.w	r3, r2, r3
 8004934:	041b      	lsls	r3, r3, #16
 8004936:	461a      	mov	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	619a      	str	r2, [r3, #24]
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	041b      	lsls	r3, r3, #16
 8004956:	461a      	mov	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	619a      	str	r2, [r3, #24]
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <STM32446Gpiosetupreg>:

/***generic***/
void STM32446Gpiosetupreg( volatile uint32_t* reg, unsigned int size_block, unsigned int data, unsigned int pin )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	60b9      	str	r1, [r7, #8]
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, size_block) - 1);
 8004976:	68b8      	ldr	r0, [r7, #8]
 8004978:	f7fb fde4 	bl	8000544 <__aeabi_ui2d>
 800497c:	4602      	mov	r2, r0
 800497e:	460b      	mov	r3, r1
 8004980:	ec43 2b11 	vmov	d1, r2, r3
 8004984:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80049f0 <STM32446Gpiosetupreg+0x88>
 8004988:	f003 fac6 	bl	8007f18 <pow>
 800498c:	ec51 0b10 	vmov	r0, r1, d0
 8004990:	f04f 0200 	mov.w	r2, #0
 8004994:	4b18      	ldr	r3, [pc, #96]	; (80049f8 <STM32446Gpiosetupreg+0x90>)
 8004996:	f7fb fc97 	bl	80002c8 <__aeabi_dsub>
 800499a:	4602      	mov	r2, r0
 800499c:	460b      	mov	r3, r1
 800499e:	4610      	mov	r0, r2
 80049a0:	4619      	mov	r1, r3
 80049a2:	f7fc f921 	bl	8000be8 <__aeabi_d2uiz>
 80049a6:	4603      	mov	r3, r0
 80049a8:	617b      	str	r3, [r7, #20]
	data &= mask;
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	4013      	ands	r3, r2
 80049b0:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * size_block));
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	68b9      	ldr	r1, [r7, #8]
 80049ba:	fb01 f303 	mul.w	r3, r1, r3
 80049be:	6979      	ldr	r1, [r7, #20]
 80049c0:	fa01 f303 	lsl.w	r3, r1, r3
 80049c4:	43db      	mvns	r3, r3
 80049c6:	401a      	ands	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * size_block));
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	68b9      	ldr	r1, [r7, #8]
 80049d4:	fb01 f303 	mul.w	r3, r1, r3
 80049d8:	6879      	ldr	r1, [r7, #4]
 80049da:	fa01 f303 	lsl.w	r3, r1, r3
 80049de:	431a      	orrs	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	601a      	str	r2, [r3, #0]
}
 80049e4:	bf00      	nop
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	f3af 8000 	nop.w
 80049f0:	00000000 	.word	0x00000000
 80049f4:	40000000 	.word	0x40000000
 80049f8:	3ff00000 	.word	0x3ff00000
 80049fc:	00000000 	.word	0x00000000

08004a00 <STM32446GpioSetup>:
	*reg &= (data << location) | ~(mask << location);
}
***/

void STM32446GpioSetup( volatile uint32_t vec[], const unsigned int size_block, unsigned int data, unsigned int block_n )
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
 8004a0c:	603b      	str	r3, [r7, #0]
	const unsigned int n_bits = sizeof(data) * 8;
 8004a0e:	2320      	movs	r3, #32
 8004a10:	61fb      	str	r3, [r7, #28]
	const unsigned int mask = (unsigned int) (pow(2, size_block) - 1);
 8004a12:	68b8      	ldr	r0, [r7, #8]
 8004a14:	f7fb fd96 	bl	8000544 <__aeabi_ui2d>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	ec43 2b11 	vmov	d1, r2, r3
 8004a20:	ed9f 0b29 	vldr	d0, [pc, #164]	; 8004ac8 <STM32446GpioSetup+0xc8>
 8004a24:	f003 fa78 	bl	8007f18 <pow>
 8004a28:	ec51 0b10 	vmov	r0, r1, d0
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	4b27      	ldr	r3, [pc, #156]	; (8004ad0 <STM32446GpioSetup+0xd0>)
 8004a32:	f7fb fc49 	bl	80002c8 <__aeabi_dsub>
 8004a36:	4602      	mov	r2, r0
 8004a38:	460b      	mov	r3, r1
 8004a3a:	4610      	mov	r0, r2
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	f7fc f8d3 	bl	8000be8 <__aeabi_d2uiz>
 8004a42:	4603      	mov	r3, r0
 8004a44:	61bb      	str	r3, [r7, #24]
	unsigned int index = (block_n * size_block) / n_bits;
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68ba      	ldr	r2, [r7, #8]
 8004a4a:	fb03 f202 	mul.w	r2, r3, r2
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a54:	617b      	str	r3, [r7, #20]
	data &= mask;
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	607b      	str	r3, [r7, #4]
	vec[index] &= ~( mask << ((block_n * size_block) - (index * n_bits)) );
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4413      	add	r3, r2
 8004a66:	6819      	ldr	r1, [r3, #0]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	68ba      	ldr	r2, [r7, #8]
 8004a6c:	fb03 f202 	mul.w	r2, r3, r2
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	69f8      	ldr	r0, [r7, #28]
 8004a74:	fb00 f303 	mul.w	r3, r0, r3
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	43da      	mvns	r2, r3
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	68f8      	ldr	r0, [r7, #12]
 8004a88:	4403      	add	r3, r0
 8004a8a:	400a      	ands	r2, r1
 8004a8c:	601a      	str	r2, [r3, #0]
	vec[index] |= ( data << ((block_n * size_block) - (index * n_bits)) );
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	4413      	add	r3, r2
 8004a96:	6819      	ldr	r1, [r3, #0]
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	fb03 f202 	mul.w	r2, r3, r2
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	69f8      	ldr	r0, [r7, #28]
 8004aa4:	fb00 f303 	mul.w	r3, r0, r3
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	409a      	lsls	r2, r3
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	68f8      	ldr	r0, [r7, #12]
 8004ab4:	4403      	add	r3, r0
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	601a      	str	r2, [r3, #0]
}
 8004aba:	bf00      	nop
 8004abc:	3720      	adds	r7, #32
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	f3af 8000 	nop.w
 8004ac8:	00000000 	.word	0x00000000
 8004acc:	40000000 	.word	0x40000000
 8004ad0:	3ff00000 	.word	0x3ff00000
 8004ad4:	00000000 	.word	0x00000000

08004ad8 <STM32446GpioAmoder>:
/***generic***/

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f7fb fd2c 	bl	8000544 <__aeabi_ui2d>
 8004aec:	4602      	mov	r2, r0
 8004aee:	460b      	mov	r3, r1
 8004af0:	ec43 2b11 	vmov	d1, r2, r3
 8004af4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004b68 <STM32446GpioAmoder+0x90>
 8004af8:	f003 fa0e 	bl	8007f18 <pow>
 8004afc:	ec51 0b10 	vmov	r0, r1, d0
 8004b00:	f04f 0200 	mov.w	r2, #0
 8004b04:	4b1a      	ldr	r3, [pc, #104]	; (8004b70 <STM32446GpioAmoder+0x98>)
 8004b06:	f7fb fbdf 	bl	80002c8 <__aeabi_dsub>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	4610      	mov	r0, r2
 8004b10:	4619      	mov	r1, r3
 8004b12:	f7fc f869 	bl	8000be8 <__aeabi_d2uiz>
 8004b16:	4603      	mov	r3, r0
 8004b18:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	4013      	ands	r3, r2
 8004b20:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 8004b22:	4b14      	ldr	r3, [pc, #80]	; (8004b74 <STM32446GpioAmoder+0x9c>)
 8004b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b26:	6819      	ldr	r1, [r3, #0]
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	fb02 f303 	mul.w	r3, r2, r3
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	fa02 f303 	lsl.w	r3, r2, r3
 8004b36:	43da      	mvns	r2, r3
 8004b38:	4b0e      	ldr	r3, [pc, #56]	; (8004b74 <STM32446GpioAmoder+0x9c>)
 8004b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b3c:	400a      	ands	r2, r1
 8004b3e:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 8004b40:	4b0c      	ldr	r3, [pc, #48]	; (8004b74 <STM32446GpioAmoder+0x9c>)
 8004b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b44:	6819      	ldr	r1, [r3, #0]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	fb02 f303 	mul.w	r3, r2, r3
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	409a      	lsls	r2, r3
 8004b52:	4b08      	ldr	r3, [pc, #32]	; (8004b74 <STM32446GpioAmoder+0x9c>)
 8004b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b56:	430a      	orrs	r2, r1
 8004b58:	601a      	str	r2, [r3, #0]
}
 8004b5a:	bf00      	nop
 8004b5c:	3710      	adds	r7, #16
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	f3af 8000 	nop.w
 8004b68:	00000000 	.word	0x00000000
 8004b6c:	40000000 	.word	0x40000000
 8004b70:	3ff00000 	.word	0x3ff00000
 8004b74:	2000068c 	.word	0x2000068c

08004b78 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004b82:	2302      	movs	r3, #2
 8004b84:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f7fb fcdc 	bl	8000544 <__aeabi_ui2d>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	ec43 2b11 	vmov	d1, r2, r3
 8004b94:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004c08 <STM32446GpioAospeedr+0x90>
 8004b98:	f003 f9be 	bl	8007f18 <pow>
 8004b9c:	ec51 0b10 	vmov	r0, r1, d0
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	4b1a      	ldr	r3, [pc, #104]	; (8004c10 <STM32446GpioAospeedr+0x98>)
 8004ba6:	f7fb fb8f 	bl	80002c8 <__aeabi_dsub>
 8004baa:	4602      	mov	r2, r0
 8004bac:	460b      	mov	r3, r1
 8004bae:	4610      	mov	r0, r2
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	f7fc f819 	bl	8000be8 <__aeabi_d2uiz>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004bc2:	4b14      	ldr	r3, [pc, #80]	; (8004c14 <STM32446GpioAospeedr+0x9c>)
 8004bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc6:	6899      	ldr	r1, [r3, #8]
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	fb02 f303 	mul.w	r3, r2, r3
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd6:	43da      	mvns	r2, r3
 8004bd8:	4b0e      	ldr	r3, [pc, #56]	; (8004c14 <STM32446GpioAospeedr+0x9c>)
 8004bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bdc:	400a      	ands	r2, r1
 8004bde:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8004be0:	4b0c      	ldr	r3, [pc, #48]	; (8004c14 <STM32446GpioAospeedr+0x9c>)
 8004be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be4:	6899      	ldr	r1, [r3, #8]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	fb02 f303 	mul.w	r3, r2, r3
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	409a      	lsls	r2, r3
 8004bf2:	4b08      	ldr	r3, [pc, #32]	; (8004c14 <STM32446GpioAospeedr+0x9c>)
 8004bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	609a      	str	r2, [r3, #8]
}
 8004bfa:	bf00      	nop
 8004bfc:	3710      	adds	r7, #16
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	f3af 8000 	nop.w
 8004c08:	00000000 	.word	0x00000000
 8004c0c:	40000000 	.word	0x40000000
 8004c10:	3ff00000 	.word	0x3ff00000
 8004c14:	2000068c 	.word	0x2000068c

08004c18 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004c22:	2302      	movs	r3, #2
 8004c24:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f7fb fc8c 	bl	8000544 <__aeabi_ui2d>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	460b      	mov	r3, r1
 8004c30:	ec43 2b11 	vmov	d1, r2, r3
 8004c34:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004ca8 <STM32446GpioApupdr+0x90>
 8004c38:	f003 f96e 	bl	8007f18 <pow>
 8004c3c:	ec51 0b10 	vmov	r0, r1, d0
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	4b1a      	ldr	r3, [pc, #104]	; (8004cb0 <STM32446GpioApupdr+0x98>)
 8004c46:	f7fb fb3f 	bl	80002c8 <__aeabi_dsub>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	4610      	mov	r0, r2
 8004c50:	4619      	mov	r1, r3
 8004c52:	f7fb ffc9 	bl	8000be8 <__aeabi_d2uiz>
 8004c56:	4603      	mov	r3, r0
 8004c58:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	4013      	ands	r3, r2
 8004c60:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004c62:	4b14      	ldr	r3, [pc, #80]	; (8004cb4 <STM32446GpioApupdr+0x9c>)
 8004c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c66:	68d9      	ldr	r1, [r3, #12]
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	fb02 f303 	mul.w	r3, r2, r3
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	fa02 f303 	lsl.w	r3, r2, r3
 8004c76:	43da      	mvns	r2, r3
 8004c78:	4b0e      	ldr	r3, [pc, #56]	; (8004cb4 <STM32446GpioApupdr+0x9c>)
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7c:	400a      	ands	r2, r1
 8004c7e:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8004c80:	4b0c      	ldr	r3, [pc, #48]	; (8004cb4 <STM32446GpioApupdr+0x9c>)
 8004c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c84:	68d9      	ldr	r1, [r3, #12]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	409a      	lsls	r2, r3
 8004c92:	4b08      	ldr	r3, [pc, #32]	; (8004cb4 <STM32446GpioApupdr+0x9c>)
 8004c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c96:	430a      	orrs	r2, r1
 8004c98:	60da      	str	r2, [r3, #12]
}
 8004c9a:	bf00      	nop
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	f3af 8000 	nop.w
 8004ca8:	00000000 	.word	0x00000000
 8004cac:	40000000 	.word	0x40000000
 8004cb0:	3ff00000 	.word	0x3ff00000
 8004cb4:	2000068c 	.word	0x2000068c

08004cb8 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 8004cc0:	4b05      	ldr	r3, [pc, #20]	; (8004cd8 <STM32446GpioAreset+0x20>)
 8004cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	0412      	lsls	r2, r2, #16
 8004cc8:	619a      	str	r2, [r3, #24]
}
 8004cca:	bf00      	nop
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	2000068c 	.word	0x2000068c

08004cdc <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)( data );
 8004ce4:	4b04      	ldr	r3, [pc, #16]	; (8004cf8 <STM32446GpioAset+0x1c>)
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	619a      	str	r2, [r3, #24]
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	2000068c 	.word	0x2000068c
 8004cfc:	00000000 	.word	0x00000000

08004d00 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004d0a:	2304      	movs	r3, #4
 8004d0c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004d0e:	2320      	movs	r3, #32
 8004d10:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004d12:	6978      	ldr	r0, [r7, #20]
 8004d14:	f7fb fc16 	bl	8000544 <__aeabi_ui2d>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	ec43 2b11 	vmov	d1, r2, r3
 8004d20:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8004dd0 <STM32446GpioAafr+0xd0>
 8004d24:	f003 f8f8 	bl	8007f18 <pow>
 8004d28:	ec51 0b10 	vmov	r0, r1, d0
 8004d2c:	f04f 0200 	mov.w	r2, #0
 8004d30:	4b29      	ldr	r3, [pc, #164]	; (8004dd8 <STM32446GpioAafr+0xd8>)
 8004d32:	f7fb fac9 	bl	80002c8 <__aeabi_dsub>
 8004d36:	4602      	mov	r2, r0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4610      	mov	r0, r2
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	f7fb ff53 	bl	8000be8 <__aeabi_d2uiz>
 8004d42:	4603      	mov	r3, r0
 8004d44:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	fb03 f202 	mul.w	r2, r3, r2
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d54:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d831      	bhi.n	8004dc8 <STM32446GpioAafr+0xc8>
		ret.gpioa.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004d64:	4b1d      	ldr	r3, [pc, #116]	; (8004ddc <STM32446GpioAafr+0xdc>)
 8004d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	3208      	adds	r2, #8
 8004d6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	697a      	ldr	r2, [r7, #20]
 8004d74:	fb03 f202 	mul.w	r2, r3, r2
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	6938      	ldr	r0, [r7, #16]
 8004d7c:	fb00 f303 	mul.w	r3, r0, r3
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	fa02 f303 	lsl.w	r3, r2, r3
 8004d88:	43da      	mvns	r2, r3
 8004d8a:	4b14      	ldr	r3, [pc, #80]	; (8004ddc <STM32446GpioAafr+0xdc>)
 8004d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8e:	4011      	ands	r1, r2
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	3208      	adds	r2, #8
 8004d94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004d98:	4b10      	ldr	r3, [pc, #64]	; (8004ddc <STM32446GpioAafr+0xdc>)
 8004d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	3208      	adds	r2, #8
 8004da0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	fb03 f202 	mul.w	r2, r3, r2
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	6938      	ldr	r0, [r7, #16]
 8004db0:	fb00 f303 	mul.w	r3, r0, r3
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	409a      	lsls	r2, r3
 8004dba:	4b08      	ldr	r3, [pc, #32]	; (8004ddc <STM32446GpioAafr+0xdc>)
 8004dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbe:	4311      	orrs	r1, r2
 8004dc0:	68ba      	ldr	r2, [r7, #8]
 8004dc2:	3208      	adds	r2, #8
 8004dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004dc8:	bf00      	nop
 8004dca:	3718      	adds	r7, #24
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	00000000 	.word	0x00000000
 8004dd4:	40000000 	.word	0x40000000
 8004dd8:	3ff00000 	.word	0x3ff00000
 8004ddc:	2000068c 	.word	0x2000068c

08004de0 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004dea:	2302      	movs	r3, #2
 8004dec:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f7fb fba8 	bl	8000544 <__aeabi_ui2d>
 8004df4:	4602      	mov	r2, r0
 8004df6:	460b      	mov	r3, r1
 8004df8:	ec43 2b11 	vmov	d1, r2, r3
 8004dfc:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004e70 <STM32446GpioBmoder+0x90>
 8004e00:	f003 f88a 	bl	8007f18 <pow>
 8004e04:	ec51 0b10 	vmov	r0, r1, d0
 8004e08:	f04f 0200 	mov.w	r2, #0
 8004e0c:	4b1a      	ldr	r3, [pc, #104]	; (8004e78 <STM32446GpioBmoder+0x98>)
 8004e0e:	f7fb fa5b 	bl	80002c8 <__aeabi_dsub>
 8004e12:	4602      	mov	r2, r0
 8004e14:	460b      	mov	r3, r1
 8004e16:	4610      	mov	r0, r2
 8004e18:	4619      	mov	r1, r3
 8004e1a:	f7fb fee5 	bl	8000be8 <__aeabi_d2uiz>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	4013      	ands	r3, r2
 8004e28:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 8004e2a:	4b14      	ldr	r3, [pc, #80]	; (8004e7c <STM32446GpioBmoder+0x9c>)
 8004e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e2e:	6819      	ldr	r1, [r3, #0]
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	fb02 f303 	mul.w	r3, r2, r3
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3e:	43da      	mvns	r2, r3
 8004e40:	4b0e      	ldr	r3, [pc, #56]	; (8004e7c <STM32446GpioBmoder+0x9c>)
 8004e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e44:	400a      	ands	r2, r1
 8004e46:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 8004e48:	4b0c      	ldr	r3, [pc, #48]	; (8004e7c <STM32446GpioBmoder+0x9c>)
 8004e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4c:	6819      	ldr	r1, [r3, #0]
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	fb02 f303 	mul.w	r3, r2, r3
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	409a      	lsls	r2, r3
 8004e5a:	4b08      	ldr	r3, [pc, #32]	; (8004e7c <STM32446GpioBmoder+0x9c>)
 8004e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	601a      	str	r2, [r3, #0]
}
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	f3af 8000 	nop.w
 8004e70:	00000000 	.word	0x00000000
 8004e74:	40000000 	.word	0x40000000
 8004e78:	3ff00000 	.word	0x3ff00000
 8004e7c:	2000068c 	.word	0x2000068c

08004e80 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004e8a:	2302      	movs	r3, #2
 8004e8c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f7fb fb58 	bl	8000544 <__aeabi_ui2d>
 8004e94:	4602      	mov	r2, r0
 8004e96:	460b      	mov	r3, r1
 8004e98:	ec43 2b11 	vmov	d1, r2, r3
 8004e9c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004f10 <STM32446GpioBospeedr+0x90>
 8004ea0:	f003 f83a 	bl	8007f18 <pow>
 8004ea4:	ec51 0b10 	vmov	r0, r1, d0
 8004ea8:	f04f 0200 	mov.w	r2, #0
 8004eac:	4b1a      	ldr	r3, [pc, #104]	; (8004f18 <STM32446GpioBospeedr+0x98>)
 8004eae:	f7fb fa0b 	bl	80002c8 <__aeabi_dsub>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	4610      	mov	r0, r2
 8004eb8:	4619      	mov	r1, r3
 8004eba:	f7fb fe95 	bl	8000be8 <__aeabi_d2uiz>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004eca:	4b14      	ldr	r3, [pc, #80]	; (8004f1c <STM32446GpioBospeedr+0x9c>)
 8004ecc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ece:	6899      	ldr	r1, [r3, #8]
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	fb02 f303 	mul.w	r3, r2, r3
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	fa02 f303 	lsl.w	r3, r2, r3
 8004ede:	43da      	mvns	r2, r3
 8004ee0:	4b0e      	ldr	r3, [pc, #56]	; (8004f1c <STM32446GpioBospeedr+0x9c>)
 8004ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee4:	400a      	ands	r2, r1
 8004ee6:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 8004ee8:	4b0c      	ldr	r3, [pc, #48]	; (8004f1c <STM32446GpioBospeedr+0x9c>)
 8004eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eec:	6899      	ldr	r1, [r3, #8]
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	fb02 f303 	mul.w	r3, r2, r3
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	409a      	lsls	r2, r3
 8004efa:	4b08      	ldr	r3, [pc, #32]	; (8004f1c <STM32446GpioBospeedr+0x9c>)
 8004efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004efe:	430a      	orrs	r2, r1
 8004f00:	609a      	str	r2, [r3, #8]
}
 8004f02:	bf00      	nop
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	f3af 8000 	nop.w
 8004f10:	00000000 	.word	0x00000000
 8004f14:	40000000 	.word	0x40000000
 8004f18:	3ff00000 	.word	0x3ff00000
 8004f1c:	2000068c 	.word	0x2000068c

08004f20 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004f2a:	2302      	movs	r3, #2
 8004f2c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	f7fb fb08 	bl	8000544 <__aeabi_ui2d>
 8004f34:	4602      	mov	r2, r0
 8004f36:	460b      	mov	r3, r1
 8004f38:	ec43 2b11 	vmov	d1, r2, r3
 8004f3c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004fb0 <STM32446GpioBpupdr+0x90>
 8004f40:	f002 ffea 	bl	8007f18 <pow>
 8004f44:	ec51 0b10 	vmov	r0, r1, d0
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	4b1a      	ldr	r3, [pc, #104]	; (8004fb8 <STM32446GpioBpupdr+0x98>)
 8004f4e:	f7fb f9bb 	bl	80002c8 <__aeabi_dsub>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	4610      	mov	r0, r2
 8004f58:	4619      	mov	r1, r3
 8004f5a:	f7fb fe45 	bl	8000be8 <__aeabi_d2uiz>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	4013      	ands	r3, r2
 8004f68:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004f6a:	4b14      	ldr	r3, [pc, #80]	; (8004fbc <STM32446GpioBpupdr+0x9c>)
 8004f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6e:	68d9      	ldr	r1, [r3, #12]
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	fb02 f303 	mul.w	r3, r2, r3
 8004f78:	68ba      	ldr	r2, [r7, #8]
 8004f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7e:	43da      	mvns	r2, r3
 8004f80:	4b0e      	ldr	r3, [pc, #56]	; (8004fbc <STM32446GpioBpupdr+0x9c>)
 8004f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f84:	400a      	ands	r2, r1
 8004f86:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 8004f88:	4b0c      	ldr	r3, [pc, #48]	; (8004fbc <STM32446GpioBpupdr+0x9c>)
 8004f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f8c:	68d9      	ldr	r1, [r3, #12]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	68fa      	ldr	r2, [r7, #12]
 8004f92:	fb02 f303 	mul.w	r3, r2, r3
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	409a      	lsls	r2, r3
 8004f9a:	4b08      	ldr	r3, [pc, #32]	; (8004fbc <STM32446GpioBpupdr+0x9c>)
 8004f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	60da      	str	r2, [r3, #12]
}
 8004fa2:	bf00      	nop
 8004fa4:	3710      	adds	r7, #16
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	f3af 8000 	nop.w
 8004fb0:	00000000 	.word	0x00000000
 8004fb4:	40000000 	.word	0x40000000
 8004fb8:	3ff00000 	.word	0x3ff00000
 8004fbc:	2000068c 	.word	0x2000068c

08004fc0 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 8004fc8:	4b05      	ldr	r3, [pc, #20]	; (8004fe0 <STM32446GpioBreset+0x20>)
 8004fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	0412      	lsls	r2, r2, #16
 8004fd0:	619a      	str	r2, [r3, #24]
}
 8004fd2:	bf00      	nop
 8004fd4:	370c      	adds	r7, #12
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	2000068c 	.word	0x2000068c

08004fe4 <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)( data );
 8004fec:	4b04      	ldr	r3, [pc, #16]	; (8005000 <STM32446GpioBset+0x1c>)
 8004fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	619a      	str	r2, [r3, #24]
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr
 8005000:	2000068c 	.word	0x2000068c
 8005004:	00000000 	.word	0x00000000

08005008 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005012:	2304      	movs	r3, #4
 8005014:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005016:	2320      	movs	r3, #32
 8005018:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800501a:	6978      	ldr	r0, [r7, #20]
 800501c:	f7fb fa92 	bl	8000544 <__aeabi_ui2d>
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	ec43 2b11 	vmov	d1, r2, r3
 8005028:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 80050d8 <STM32446GpioBafr+0xd0>
 800502c:	f002 ff74 	bl	8007f18 <pow>
 8005030:	ec51 0b10 	vmov	r0, r1, d0
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	4b29      	ldr	r3, [pc, #164]	; (80050e0 <STM32446GpioBafr+0xd8>)
 800503a:	f7fb f945 	bl	80002c8 <__aeabi_dsub>
 800503e:	4602      	mov	r2, r0
 8005040:	460b      	mov	r3, r1
 8005042:	4610      	mov	r0, r2
 8005044:	4619      	mov	r1, r3
 8005046:	f7fb fdcf 	bl	8000be8 <__aeabi_d2uiz>
 800504a:	4603      	mov	r3, r0
 800504c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	fb03 f202 	mul.w	r2, r3, r2
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	fbb2 f3f3 	udiv	r3, r2, r3
 800505c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	4013      	ands	r3, r2
 8005064:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d831      	bhi.n	80050d0 <STM32446GpioBafr+0xc8>
		ret.gpiob.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 800506c:	4b1d      	ldr	r3, [pc, #116]	; (80050e4 <STM32446GpioBafr+0xdc>)
 800506e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	3208      	adds	r2, #8
 8005074:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	fb03 f202 	mul.w	r2, r3, r2
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	6938      	ldr	r0, [r7, #16]
 8005084:	fb00 f303 	mul.w	r3, r0, r3
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	fa02 f303 	lsl.w	r3, r2, r3
 8005090:	43da      	mvns	r2, r3
 8005092:	4b14      	ldr	r3, [pc, #80]	; (80050e4 <STM32446GpioBafr+0xdc>)
 8005094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005096:	4011      	ands	r1, r2
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	3208      	adds	r2, #8
 800509c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80050a0:	4b10      	ldr	r3, [pc, #64]	; (80050e4 <STM32446GpioBafr+0xdc>)
 80050a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	3208      	adds	r2, #8
 80050a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	fb03 f202 	mul.w	r2, r3, r2
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	6938      	ldr	r0, [r7, #16]
 80050b8:	fb00 f303 	mul.w	r3, r0, r3
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	409a      	lsls	r2, r3
 80050c2:	4b08      	ldr	r3, [pc, #32]	; (80050e4 <STM32446GpioBafr+0xdc>)
 80050c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c6:	4311      	orrs	r1, r2
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	3208      	adds	r2, #8
 80050cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80050d0:	bf00      	nop
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	00000000 	.word	0x00000000
 80050dc:	40000000 	.word	0x40000000
 80050e0:	3ff00000 	.word	0x3ff00000
 80050e4:	2000068c 	.word	0x2000068c

080050e8 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80050f2:	2302      	movs	r3, #2
 80050f4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f7fb fa24 	bl	8000544 <__aeabi_ui2d>
 80050fc:	4602      	mov	r2, r0
 80050fe:	460b      	mov	r3, r1
 8005100:	ec43 2b11 	vmov	d1, r2, r3
 8005104:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8005178 <STM32446GpioCmoder+0x90>
 8005108:	f002 ff06 	bl	8007f18 <pow>
 800510c:	ec51 0b10 	vmov	r0, r1, d0
 8005110:	f04f 0200 	mov.w	r2, #0
 8005114:	4b1a      	ldr	r3, [pc, #104]	; (8005180 <STM32446GpioCmoder+0x98>)
 8005116:	f7fb f8d7 	bl	80002c8 <__aeabi_dsub>
 800511a:	4602      	mov	r2, r0
 800511c:	460b      	mov	r3, r1
 800511e:	4610      	mov	r0, r2
 8005120:	4619      	mov	r1, r3
 8005122:	f7fb fd61 	bl	8000be8 <__aeabi_d2uiz>
 8005126:	4603      	mov	r3, r0
 8005128:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	4013      	ands	r3, r2
 8005130:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 8005132:	4b14      	ldr	r3, [pc, #80]	; (8005184 <STM32446GpioCmoder+0x9c>)
 8005134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005136:	6819      	ldr	r1, [r3, #0]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	fb02 f303 	mul.w	r3, r2, r3
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	fa02 f303 	lsl.w	r3, r2, r3
 8005146:	43da      	mvns	r2, r3
 8005148:	4b0e      	ldr	r3, [pc, #56]	; (8005184 <STM32446GpioCmoder+0x9c>)
 800514a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800514c:	400a      	ands	r2, r1
 800514e:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 8005150:	4b0c      	ldr	r3, [pc, #48]	; (8005184 <STM32446GpioCmoder+0x9c>)
 8005152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005154:	6819      	ldr	r1, [r3, #0]
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	fb02 f303 	mul.w	r3, r2, r3
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	409a      	lsls	r2, r3
 8005162:	4b08      	ldr	r3, [pc, #32]	; (8005184 <STM32446GpioCmoder+0x9c>)
 8005164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005166:	430a      	orrs	r2, r1
 8005168:	601a      	str	r2, [r3, #0]
}
 800516a:	bf00      	nop
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	f3af 8000 	nop.w
 8005178:	00000000 	.word	0x00000000
 800517c:	40000000 	.word	0x40000000
 8005180:	3ff00000 	.word	0x3ff00000
 8005184:	2000068c 	.word	0x2000068c

08005188 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005192:	2302      	movs	r3, #2
 8005194:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f7fb f9d4 	bl	8000544 <__aeabi_ui2d>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	ec43 2b11 	vmov	d1, r2, r3
 80051a4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8005218 <STM32446GpioCospeedr+0x90>
 80051a8:	f002 feb6 	bl	8007f18 <pow>
 80051ac:	ec51 0b10 	vmov	r0, r1, d0
 80051b0:	f04f 0200 	mov.w	r2, #0
 80051b4:	4b1a      	ldr	r3, [pc, #104]	; (8005220 <STM32446GpioCospeedr+0x98>)
 80051b6:	f7fb f887 	bl	80002c8 <__aeabi_dsub>
 80051ba:	4602      	mov	r2, r0
 80051bc:	460b      	mov	r3, r1
 80051be:	4610      	mov	r0, r2
 80051c0:	4619      	mov	r1, r3
 80051c2:	f7fb fd11 	bl	8000be8 <__aeabi_d2uiz>
 80051c6:	4603      	mov	r3, r0
 80051c8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	4013      	ands	r3, r2
 80051d0:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80051d2:	4b14      	ldr	r3, [pc, #80]	; (8005224 <STM32446GpioCospeedr+0x9c>)
 80051d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d6:	6899      	ldr	r1, [r3, #8]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	fb02 f303 	mul.w	r3, r2, r3
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	fa02 f303 	lsl.w	r3, r2, r3
 80051e6:	43da      	mvns	r2, r3
 80051e8:	4b0e      	ldr	r3, [pc, #56]	; (8005224 <STM32446GpioCospeedr+0x9c>)
 80051ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ec:	400a      	ands	r2, r1
 80051ee:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 80051f0:	4b0c      	ldr	r3, [pc, #48]	; (8005224 <STM32446GpioCospeedr+0x9c>)
 80051f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f4:	6899      	ldr	r1, [r3, #8]
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	fb02 f303 	mul.w	r3, r2, r3
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	409a      	lsls	r2, r3
 8005202:	4b08      	ldr	r3, [pc, #32]	; (8005224 <STM32446GpioCospeedr+0x9c>)
 8005204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005206:	430a      	orrs	r2, r1
 8005208:	609a      	str	r2, [r3, #8]
}
 800520a:	bf00      	nop
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	f3af 8000 	nop.w
 8005218:	00000000 	.word	0x00000000
 800521c:	40000000 	.word	0x40000000
 8005220:	3ff00000 	.word	0x3ff00000
 8005224:	2000068c 	.word	0x2000068c

08005228 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005232:	2302      	movs	r3, #2
 8005234:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f7fb f984 	bl	8000544 <__aeabi_ui2d>
 800523c:	4602      	mov	r2, r0
 800523e:	460b      	mov	r3, r1
 8005240:	ec43 2b11 	vmov	d1, r2, r3
 8005244:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80052b8 <STM32446GpioCpupdr+0x90>
 8005248:	f002 fe66 	bl	8007f18 <pow>
 800524c:	ec51 0b10 	vmov	r0, r1, d0
 8005250:	f04f 0200 	mov.w	r2, #0
 8005254:	4b1a      	ldr	r3, [pc, #104]	; (80052c0 <STM32446GpioCpupdr+0x98>)
 8005256:	f7fb f837 	bl	80002c8 <__aeabi_dsub>
 800525a:	4602      	mov	r2, r0
 800525c:	460b      	mov	r3, r1
 800525e:	4610      	mov	r0, r2
 8005260:	4619      	mov	r1, r3
 8005262:	f7fb fcc1 	bl	8000be8 <__aeabi_d2uiz>
 8005266:	4603      	mov	r3, r0
 8005268:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	4013      	ands	r3, r2
 8005270:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005272:	4b14      	ldr	r3, [pc, #80]	; (80052c4 <STM32446GpioCpupdr+0x9c>)
 8005274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005276:	68d9      	ldr	r1, [r3, #12]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	fb02 f303 	mul.w	r3, r2, r3
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	fa02 f303 	lsl.w	r3, r2, r3
 8005286:	43da      	mvns	r2, r3
 8005288:	4b0e      	ldr	r3, [pc, #56]	; (80052c4 <STM32446GpioCpupdr+0x9c>)
 800528a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800528c:	400a      	ands	r2, r1
 800528e:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 8005290:	4b0c      	ldr	r3, [pc, #48]	; (80052c4 <STM32446GpioCpupdr+0x9c>)
 8005292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005294:	68d9      	ldr	r1, [r3, #12]
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	fb02 f303 	mul.w	r3, r2, r3
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	409a      	lsls	r2, r3
 80052a2:	4b08      	ldr	r3, [pc, #32]	; (80052c4 <STM32446GpioCpupdr+0x9c>)
 80052a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a6:	430a      	orrs	r2, r1
 80052a8:	60da      	str	r2, [r3, #12]
}
 80052aa:	bf00      	nop
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	f3af 8000 	nop.w
 80052b8:	00000000 	.word	0x00000000
 80052bc:	40000000 	.word	0x40000000
 80052c0:	3ff00000 	.word	0x3ff00000
 80052c4:	2000068c 	.word	0x2000068c

080052c8 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 80052d0:	4b05      	ldr	r3, [pc, #20]	; (80052e8 <STM32446GpioCreset+0x20>)
 80052d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	0412      	lsls	r2, r2, #16
 80052d8:	619a      	str	r2, [r3, #24]
}
 80052da:	bf00      	nop
 80052dc:	370c      	adds	r7, #12
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	2000068c 	.word	0x2000068c

080052ec <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)( data );
 80052f4:	4b04      	ldr	r3, [pc, #16]	; (8005308 <STM32446GpioCset+0x1c>)
 80052f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	619a      	str	r2, [r3, #24]
}
 80052fc:	bf00      	nop
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr
 8005308:	2000068c 	.word	0x2000068c
 800530c:	00000000 	.word	0x00000000

08005310 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800531a:	2304      	movs	r3, #4
 800531c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800531e:	2320      	movs	r3, #32
 8005320:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005322:	6978      	ldr	r0, [r7, #20]
 8005324:	f7fb f90e 	bl	8000544 <__aeabi_ui2d>
 8005328:	4602      	mov	r2, r0
 800532a:	460b      	mov	r3, r1
 800532c:	ec43 2b11 	vmov	d1, r2, r3
 8005330:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 80053e0 <STM32446GpioCafr+0xd0>
 8005334:	f002 fdf0 	bl	8007f18 <pow>
 8005338:	ec51 0b10 	vmov	r0, r1, d0
 800533c:	f04f 0200 	mov.w	r2, #0
 8005340:	4b29      	ldr	r3, [pc, #164]	; (80053e8 <STM32446GpioCafr+0xd8>)
 8005342:	f7fa ffc1 	bl	80002c8 <__aeabi_dsub>
 8005346:	4602      	mov	r2, r0
 8005348:	460b      	mov	r3, r1
 800534a:	4610      	mov	r0, r2
 800534c:	4619      	mov	r1, r3
 800534e:	f7fb fc4b 	bl	8000be8 <__aeabi_d2uiz>
 8005352:	4603      	mov	r3, r0
 8005354:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	fb03 f202 	mul.w	r2, r3, r2
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	fbb2 f3f3 	udiv	r3, r2, r3
 8005364:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	4013      	ands	r3, r2
 800536c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d831      	bhi.n	80053d8 <STM32446GpioCafr+0xc8>
		ret.gpioc.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005374:	4b1d      	ldr	r3, [pc, #116]	; (80053ec <STM32446GpioCafr+0xdc>)
 8005376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	3208      	adds	r2, #8
 800537c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	fb03 f202 	mul.w	r2, r3, r2
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	6938      	ldr	r0, [r7, #16]
 800538c:	fb00 f303 	mul.w	r3, r0, r3
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	fa02 f303 	lsl.w	r3, r2, r3
 8005398:	43da      	mvns	r2, r3
 800539a:	4b14      	ldr	r3, [pc, #80]	; (80053ec <STM32446GpioCafr+0xdc>)
 800539c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800539e:	4011      	ands	r1, r2
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	3208      	adds	r2, #8
 80053a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80053a8:	4b10      	ldr	r3, [pc, #64]	; (80053ec <STM32446GpioCafr+0xdc>)
 80053aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	3208      	adds	r2, #8
 80053b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	fb03 f202 	mul.w	r2, r3, r2
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	6938      	ldr	r0, [r7, #16]
 80053c0:	fb00 f303 	mul.w	r3, r0, r3
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	409a      	lsls	r2, r3
 80053ca:	4b08      	ldr	r3, [pc, #32]	; (80053ec <STM32446GpioCafr+0xdc>)
 80053cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ce:	4311      	orrs	r1, r2
 80053d0:	68ba      	ldr	r2, [r7, #8]
 80053d2:	3208      	adds	r2, #8
 80053d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80053d8:	bf00      	nop
 80053da:	3718      	adds	r7, #24
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	00000000 	.word	0x00000000
 80053e4:	40000000 	.word	0x40000000
 80053e8:	3ff00000 	.word	0x3ff00000
 80053ec:	2000068c 	.word	0x2000068c

080053f0 <STM32446GpioDmoder>:

// GPIOD
void STM32446GpioDmoder( unsigned int data, unsigned int pin )
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80053fa:	2302      	movs	r3, #2
 80053fc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80053fe:	68f8      	ldr	r0, [r7, #12]
 8005400:	f7fb f8a0 	bl	8000544 <__aeabi_ui2d>
 8005404:	4602      	mov	r2, r0
 8005406:	460b      	mov	r3, r1
 8005408:	ec43 2b11 	vmov	d1, r2, r3
 800540c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005488 <STM32446GpioDmoder+0x98>
 8005410:	f002 fd82 	bl	8007f18 <pow>
 8005414:	ec51 0b10 	vmov	r0, r1, d0
 8005418:	f04f 0200 	mov.w	r2, #0
 800541c:	4b1c      	ldr	r3, [pc, #112]	; (8005490 <STM32446GpioDmoder+0xa0>)
 800541e:	f7fa ff53 	bl	80002c8 <__aeabi_dsub>
 8005422:	4602      	mov	r2, r0
 8005424:	460b      	mov	r3, r1
 8005426:	4610      	mov	r0, r2
 8005428:	4619      	mov	r1, r3
 800542a:	f7fb fbdd 	bl	8000be8 <__aeabi_d2uiz>
 800542e:	4603      	mov	r3, r0
 8005430:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	4013      	ands	r3, r2
 8005438:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->MODER &= ~(mask << (pin * blocksize));
 800543a:	4b16      	ldr	r3, [pc, #88]	; (8005494 <STM32446GpioDmoder+0xa4>)
 800543c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005440:	6819      	ldr	r1, [r3, #0]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	fb02 f303 	mul.w	r3, r2, r3
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	fa02 f303 	lsl.w	r3, r2, r3
 8005450:	43da      	mvns	r2, r3
 8005452:	4b10      	ldr	r3, [pc, #64]	; (8005494 <STM32446GpioDmoder+0xa4>)
 8005454:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005458:	400a      	ands	r2, r1
 800545a:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER |= (data << (pin * blocksize));
 800545c:	4b0d      	ldr	r3, [pc, #52]	; (8005494 <STM32446GpioDmoder+0xa4>)
 800545e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005462:	6819      	ldr	r1, [r3, #0]
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	fb02 f303 	mul.w	r3, r2, r3
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	409a      	lsls	r2, r3
 8005470:	4b08      	ldr	r3, [pc, #32]	; (8005494 <STM32446GpioDmoder+0xa4>)
 8005472:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005476:	430a      	orrs	r2, r1
 8005478:	601a      	str	r2, [r3, #0]
}
 800547a:	bf00      	nop
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	f3af 8000 	nop.w
 8005488:	00000000 	.word	0x00000000
 800548c:	40000000 	.word	0x40000000
 8005490:	3ff00000 	.word	0x3ff00000
 8005494:	2000068c 	.word	0x2000068c

08005498 <STM32446GpioDospeedr>:

void STM32446GpioDospeedr( unsigned int data, unsigned int pin )
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80054a2:	2302      	movs	r3, #2
 80054a4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f7fb f84c 	bl	8000544 <__aeabi_ui2d>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	ec43 2b11 	vmov	d1, r2, r3
 80054b4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005530 <STM32446GpioDospeedr+0x98>
 80054b8:	f002 fd2e 	bl	8007f18 <pow>
 80054bc:	ec51 0b10 	vmov	r0, r1, d0
 80054c0:	f04f 0200 	mov.w	r2, #0
 80054c4:	4b1c      	ldr	r3, [pc, #112]	; (8005538 <STM32446GpioDospeedr+0xa0>)
 80054c6:	f7fa feff 	bl	80002c8 <__aeabi_dsub>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	4610      	mov	r0, r2
 80054d0:	4619      	mov	r1, r3
 80054d2:	f7fb fb89 	bl	8000be8 <__aeabi_d2uiz>
 80054d6:	4603      	mov	r3, r0
 80054d8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	4013      	ands	r3, r2
 80054e0:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80054e2:	4b16      	ldr	r3, [pc, #88]	; (800553c <STM32446GpioDospeedr+0xa4>)
 80054e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054e8:	6899      	ldr	r1, [r3, #8]
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	68fa      	ldr	r2, [r7, #12]
 80054ee:	fb02 f303 	mul.w	r3, r2, r3
 80054f2:	68ba      	ldr	r2, [r7, #8]
 80054f4:	fa02 f303 	lsl.w	r3, r2, r3
 80054f8:	43da      	mvns	r2, r3
 80054fa:	4b10      	ldr	r3, [pc, #64]	; (800553c <STM32446GpioDospeedr+0xa4>)
 80054fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005500:	400a      	ands	r2, r1
 8005502:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR |= (data << (pin * blocksize));
 8005504:	4b0d      	ldr	r3, [pc, #52]	; (800553c <STM32446GpioDospeedr+0xa4>)
 8005506:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800550a:	6899      	ldr	r1, [r3, #8]
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	fb02 f303 	mul.w	r3, r2, r3
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	409a      	lsls	r2, r3
 8005518:	4b08      	ldr	r3, [pc, #32]	; (800553c <STM32446GpioDospeedr+0xa4>)
 800551a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800551e:	430a      	orrs	r2, r1
 8005520:	609a      	str	r2, [r3, #8]
}
 8005522:	bf00      	nop
 8005524:	3710      	adds	r7, #16
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	f3af 8000 	nop.w
 8005530:	00000000 	.word	0x00000000
 8005534:	40000000 	.word	0x40000000
 8005538:	3ff00000 	.word	0x3ff00000
 800553c:	2000068c 	.word	0x2000068c

08005540 <STM32446GpioDpupdr>:

void STM32446GpioDpupdr( unsigned int data, unsigned int pin )
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800554a:	2302      	movs	r3, #2
 800554c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f7fa fff8 	bl	8000544 <__aeabi_ui2d>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	ec43 2b11 	vmov	d1, r2, r3
 800555c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80055d8 <STM32446GpioDpupdr+0x98>
 8005560:	f002 fcda 	bl	8007f18 <pow>
 8005564:	ec51 0b10 	vmov	r0, r1, d0
 8005568:	f04f 0200 	mov.w	r2, #0
 800556c:	4b1c      	ldr	r3, [pc, #112]	; (80055e0 <STM32446GpioDpupdr+0xa0>)
 800556e:	f7fa feab 	bl	80002c8 <__aeabi_dsub>
 8005572:	4602      	mov	r2, r0
 8005574:	460b      	mov	r3, r1
 8005576:	4610      	mov	r0, r2
 8005578:	4619      	mov	r1, r3
 800557a:	f7fb fb35 	bl	8000be8 <__aeabi_d2uiz>
 800557e:	4603      	mov	r3, r0
 8005580:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	4013      	ands	r3, r2
 8005588:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->PUPDR &= ~(mask << (pin * blocksize));
 800558a:	4b16      	ldr	r3, [pc, #88]	; (80055e4 <STM32446GpioDpupdr+0xa4>)
 800558c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005590:	68d9      	ldr	r1, [r3, #12]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	fb02 f303 	mul.w	r3, r2, r3
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	fa02 f303 	lsl.w	r3, r2, r3
 80055a0:	43da      	mvns	r2, r3
 80055a2:	4b10      	ldr	r3, [pc, #64]	; (80055e4 <STM32446GpioDpupdr+0xa4>)
 80055a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055a8:	400a      	ands	r2, r1
 80055aa:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR |= (data << (pin * blocksize));
 80055ac:	4b0d      	ldr	r3, [pc, #52]	; (80055e4 <STM32446GpioDpupdr+0xa4>)
 80055ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055b2:	68d9      	ldr	r1, [r3, #12]
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	fb02 f303 	mul.w	r3, r2, r3
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	409a      	lsls	r2, r3
 80055c0:	4b08      	ldr	r3, [pc, #32]	; (80055e4 <STM32446GpioDpupdr+0xa4>)
 80055c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055c6:	430a      	orrs	r2, r1
 80055c8:	60da      	str	r2, [r3, #12]
}
 80055ca:	bf00      	nop
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	f3af 8000 	nop.w
 80055d8:	00000000 	.word	0x00000000
 80055dc:	40000000 	.word	0x40000000
 80055e0:	3ff00000 	.word	0x3ff00000
 80055e4:	2000068c 	.word	0x2000068c

080055e8 <STM32446GpioDreset>:

void STM32446GpioDreset( unsigned int data )
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)(data << 16);
 80055f0:	4b05      	ldr	r3, [pc, #20]	; (8005608 <STM32446GpioDreset+0x20>)
 80055f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	0412      	lsls	r2, r2, #16
 80055fa:	619a      	str	r2, [r3, #24]
}
 80055fc:	bf00      	nop
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr
 8005608:	2000068c 	.word	0x2000068c

0800560c <STM32446GpioDset>:

void STM32446GpioDset( unsigned int data )
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)( data );
 8005614:	4b05      	ldr	r3, [pc, #20]	; (800562c <STM32446GpioDset+0x20>)
 8005616:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	619a      	str	r2, [r3, #24]
}
 800561e:	bf00      	nop
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	2000068c 	.word	0x2000068c

08005630 <STM32446GpioDafr>:

void STM32446GpioDafr( unsigned int data, unsigned int pin )
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b086      	sub	sp, #24
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800563a:	2304      	movs	r3, #4
 800563c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800563e:	2320      	movs	r3, #32
 8005640:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005642:	6978      	ldr	r0, [r7, #20]
 8005644:	f7fa ff7e 	bl	8000544 <__aeabi_ui2d>
 8005648:	4602      	mov	r2, r0
 800564a:	460b      	mov	r3, r1
 800564c:	ec43 2b11 	vmov	d1, r2, r3
 8005650:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8005708 <STM32446GpioDafr+0xd8>
 8005654:	f002 fc60 	bl	8007f18 <pow>
 8005658:	ec51 0b10 	vmov	r0, r1, d0
 800565c:	f04f 0200 	mov.w	r2, #0
 8005660:	4b2b      	ldr	r3, [pc, #172]	; (8005710 <STM32446GpioDafr+0xe0>)
 8005662:	f7fa fe31 	bl	80002c8 <__aeabi_dsub>
 8005666:	4602      	mov	r2, r0
 8005668:	460b      	mov	r3, r1
 800566a:	4610      	mov	r0, r2
 800566c:	4619      	mov	r1, r3
 800566e:	f7fb fabb 	bl	8000be8 <__aeabi_d2uiz>
 8005672:	4603      	mov	r3, r0
 8005674:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	fb03 f202 	mul.w	r2, r3, r2
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	fbb2 f3f3 	udiv	r3, r2, r3
 8005684:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	4013      	ands	r3, r2
 800568c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d835      	bhi.n	8005700 <STM32446GpioDafr+0xd0>
		ret.gpiod.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005694:	4b1f      	ldr	r3, [pc, #124]	; (8005714 <STM32446GpioDafr+0xe4>)
 8005696:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	3208      	adds	r2, #8
 800569e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	697a      	ldr	r2, [r7, #20]
 80056a6:	fb03 f202 	mul.w	r2, r3, r2
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	6938      	ldr	r0, [r7, #16]
 80056ae:	fb00 f303 	mul.w	r3, r0, r3
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ba:	43da      	mvns	r2, r3
 80056bc:	4b15      	ldr	r3, [pc, #84]	; (8005714 <STM32446GpioDafr+0xe4>)
 80056be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056c2:	4011      	ands	r1, r2
 80056c4:	68ba      	ldr	r2, [r7, #8]
 80056c6:	3208      	adds	r2, #8
 80056c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80056cc:	4b11      	ldr	r3, [pc, #68]	; (8005714 <STM32446GpioDafr+0xe4>)
 80056ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	3208      	adds	r2, #8
 80056d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	697a      	ldr	r2, [r7, #20]
 80056de:	fb03 f202 	mul.w	r2, r3, r2
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	6938      	ldr	r0, [r7, #16]
 80056e6:	fb00 f303 	mul.w	r3, r0, r3
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	409a      	lsls	r2, r3
 80056f0:	4b08      	ldr	r3, [pc, #32]	; (8005714 <STM32446GpioDafr+0xe4>)
 80056f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056f6:	4311      	orrs	r1, r2
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	3208      	adds	r2, #8
 80056fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005700:	bf00      	nop
 8005702:	3718      	adds	r7, #24
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	00000000 	.word	0x00000000
 800570c:	40000000 	.word	0x40000000
 8005710:	3ff00000 	.word	0x3ff00000
 8005714:	2000068c 	.word	0x2000068c

08005718 <STM32446GpioEmoder>:

// GPIOE
void STM32446GpioEmoder( unsigned int data, unsigned int pin )
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005722:	2302      	movs	r3, #2
 8005724:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005726:	68f8      	ldr	r0, [r7, #12]
 8005728:	f7fa ff0c 	bl	8000544 <__aeabi_ui2d>
 800572c:	4602      	mov	r2, r0
 800572e:	460b      	mov	r3, r1
 8005730:	ec43 2b11 	vmov	d1, r2, r3
 8005734:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80057b0 <STM32446GpioEmoder+0x98>
 8005738:	f002 fbee 	bl	8007f18 <pow>
 800573c:	ec51 0b10 	vmov	r0, r1, d0
 8005740:	f04f 0200 	mov.w	r2, #0
 8005744:	4b1c      	ldr	r3, [pc, #112]	; (80057b8 <STM32446GpioEmoder+0xa0>)
 8005746:	f7fa fdbf 	bl	80002c8 <__aeabi_dsub>
 800574a:	4602      	mov	r2, r0
 800574c:	460b      	mov	r3, r1
 800574e:	4610      	mov	r0, r2
 8005750:	4619      	mov	r1, r3
 8005752:	f7fb fa49 	bl	8000be8 <__aeabi_d2uiz>
 8005756:	4603      	mov	r3, r0
 8005758:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	4013      	ands	r3, r2
 8005760:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->MODER &= ~(mask << (pin * blocksize));
 8005762:	4b16      	ldr	r3, [pc, #88]	; (80057bc <STM32446GpioEmoder+0xa4>)
 8005764:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005768:	6819      	ldr	r1, [r3, #0]
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	fb02 f303 	mul.w	r3, r2, r3
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	fa02 f303 	lsl.w	r3, r2, r3
 8005778:	43da      	mvns	r2, r3
 800577a:	4b10      	ldr	r3, [pc, #64]	; (80057bc <STM32446GpioEmoder+0xa4>)
 800577c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005780:	400a      	ands	r2, r1
 8005782:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER |= (data << (pin * blocksize));
 8005784:	4b0d      	ldr	r3, [pc, #52]	; (80057bc <STM32446GpioEmoder+0xa4>)
 8005786:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800578a:	6819      	ldr	r1, [r3, #0]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	fb02 f303 	mul.w	r3, r2, r3
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	409a      	lsls	r2, r3
 8005798:	4b08      	ldr	r3, [pc, #32]	; (80057bc <STM32446GpioEmoder+0xa4>)
 800579a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800579e:	430a      	orrs	r2, r1
 80057a0:	601a      	str	r2, [r3, #0]
}
 80057a2:	bf00      	nop
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	f3af 8000 	nop.w
 80057b0:	00000000 	.word	0x00000000
 80057b4:	40000000 	.word	0x40000000
 80057b8:	3ff00000 	.word	0x3ff00000
 80057bc:	2000068c 	.word	0x2000068c

080057c0 <STM32446GpioEospeedr>:

void STM32446GpioEospeedr( unsigned int data, unsigned int pin )
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80057ca:	2302      	movs	r3, #2
 80057cc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f7fa feb8 	bl	8000544 <__aeabi_ui2d>
 80057d4:	4602      	mov	r2, r0
 80057d6:	460b      	mov	r3, r1
 80057d8:	ec43 2b11 	vmov	d1, r2, r3
 80057dc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005858 <STM32446GpioEospeedr+0x98>
 80057e0:	f002 fb9a 	bl	8007f18 <pow>
 80057e4:	ec51 0b10 	vmov	r0, r1, d0
 80057e8:	f04f 0200 	mov.w	r2, #0
 80057ec:	4b1c      	ldr	r3, [pc, #112]	; (8005860 <STM32446GpioEospeedr+0xa0>)
 80057ee:	f7fa fd6b 	bl	80002c8 <__aeabi_dsub>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	4610      	mov	r0, r2
 80057f8:	4619      	mov	r1, r3
 80057fa:	f7fb f9f5 	bl	8000be8 <__aeabi_d2uiz>
 80057fe:	4603      	mov	r3, r0
 8005800:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	4013      	ands	r3, r2
 8005808:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800580a:	4b16      	ldr	r3, [pc, #88]	; (8005864 <STM32446GpioEospeedr+0xa4>)
 800580c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005810:	6899      	ldr	r1, [r3, #8]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	fb02 f303 	mul.w	r3, r2, r3
 800581a:	68ba      	ldr	r2, [r7, #8]
 800581c:	fa02 f303 	lsl.w	r3, r2, r3
 8005820:	43da      	mvns	r2, r3
 8005822:	4b10      	ldr	r3, [pc, #64]	; (8005864 <STM32446GpioEospeedr+0xa4>)
 8005824:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005828:	400a      	ands	r2, r1
 800582a:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR |= (data << (pin * blocksize));
 800582c:	4b0d      	ldr	r3, [pc, #52]	; (8005864 <STM32446GpioEospeedr+0xa4>)
 800582e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005832:	6899      	ldr	r1, [r3, #8]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	fb02 f303 	mul.w	r3, r2, r3
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	409a      	lsls	r2, r3
 8005840:	4b08      	ldr	r3, [pc, #32]	; (8005864 <STM32446GpioEospeedr+0xa4>)
 8005842:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005846:	430a      	orrs	r2, r1
 8005848:	609a      	str	r2, [r3, #8]
}
 800584a:	bf00      	nop
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	f3af 8000 	nop.w
 8005858:	00000000 	.word	0x00000000
 800585c:	40000000 	.word	0x40000000
 8005860:	3ff00000 	.word	0x3ff00000
 8005864:	2000068c 	.word	0x2000068c

08005868 <STM32446GpioEpupdr>:

void STM32446GpioEpupdr( unsigned int data, unsigned int pin )
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005872:	2302      	movs	r3, #2
 8005874:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005876:	68f8      	ldr	r0, [r7, #12]
 8005878:	f7fa fe64 	bl	8000544 <__aeabi_ui2d>
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	ec43 2b11 	vmov	d1, r2, r3
 8005884:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005900 <STM32446GpioEpupdr+0x98>
 8005888:	f002 fb46 	bl	8007f18 <pow>
 800588c:	ec51 0b10 	vmov	r0, r1, d0
 8005890:	f04f 0200 	mov.w	r2, #0
 8005894:	4b1c      	ldr	r3, [pc, #112]	; (8005908 <STM32446GpioEpupdr+0xa0>)
 8005896:	f7fa fd17 	bl	80002c8 <__aeabi_dsub>
 800589a:	4602      	mov	r2, r0
 800589c:	460b      	mov	r3, r1
 800589e:	4610      	mov	r0, r2
 80058a0:	4619      	mov	r1, r3
 80058a2:	f7fb f9a1 	bl	8000be8 <__aeabi_d2uiz>
 80058a6:	4603      	mov	r3, r0
 80058a8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	4013      	ands	r3, r2
 80058b0:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->PUPDR &= ~(mask << (pin * blocksize));
 80058b2:	4b16      	ldr	r3, [pc, #88]	; (800590c <STM32446GpioEpupdr+0xa4>)
 80058b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80058b8:	68d9      	ldr	r1, [r3, #12]
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	fb02 f303 	mul.w	r3, r2, r3
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	43da      	mvns	r2, r3
 80058ca:	4b10      	ldr	r3, [pc, #64]	; (800590c <STM32446GpioEpupdr+0xa4>)
 80058cc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80058d0:	400a      	ands	r2, r1
 80058d2:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR |= (data << (pin * blocksize));
 80058d4:	4b0d      	ldr	r3, [pc, #52]	; (800590c <STM32446GpioEpupdr+0xa4>)
 80058d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80058da:	68d9      	ldr	r1, [r3, #12]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	fb02 f303 	mul.w	r3, r2, r3
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	409a      	lsls	r2, r3
 80058e8:	4b08      	ldr	r3, [pc, #32]	; (800590c <STM32446GpioEpupdr+0xa4>)
 80058ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80058ee:	430a      	orrs	r2, r1
 80058f0:	60da      	str	r2, [r3, #12]
}
 80058f2:	bf00      	nop
 80058f4:	3710      	adds	r7, #16
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	f3af 8000 	nop.w
 8005900:	00000000 	.word	0x00000000
 8005904:	40000000 	.word	0x40000000
 8005908:	3ff00000 	.word	0x3ff00000
 800590c:	2000068c 	.word	0x2000068c

08005910 <STM32446GpioEreset>:

void STM32446GpioEreset( unsigned int data )
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)(data << 16);
 8005918:	4b05      	ldr	r3, [pc, #20]	; (8005930 <STM32446GpioEreset+0x20>)
 800591a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	0412      	lsls	r2, r2, #16
 8005922:	619a      	str	r2, [r3, #24]
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr
 8005930:	2000068c 	.word	0x2000068c

08005934 <STM32446GpioEset>:

void STM32446GpioEset( unsigned int data )
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)( data );
 800593c:	4b05      	ldr	r3, [pc, #20]	; (8005954 <STM32446GpioEset+0x20>)
 800593e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	619a      	str	r2, [r3, #24]
}
 8005946:	bf00      	nop
 8005948:	370c      	adds	r7, #12
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	2000068c 	.word	0x2000068c

08005958 <STM32446GpioEafr>:

void STM32446GpioEafr( unsigned int data, unsigned int pin )
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005962:	2304      	movs	r3, #4
 8005964:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005966:	2320      	movs	r3, #32
 8005968:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 800596a:	6978      	ldr	r0, [r7, #20]
 800596c:	f7fa fdea 	bl	8000544 <__aeabi_ui2d>
 8005970:	4602      	mov	r2, r0
 8005972:	460b      	mov	r3, r1
 8005974:	ec43 2b11 	vmov	d1, r2, r3
 8005978:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8005a30 <STM32446GpioEafr+0xd8>
 800597c:	f002 facc 	bl	8007f18 <pow>
 8005980:	ec51 0b10 	vmov	r0, r1, d0
 8005984:	f04f 0200 	mov.w	r2, #0
 8005988:	4b2b      	ldr	r3, [pc, #172]	; (8005a38 <STM32446GpioEafr+0xe0>)
 800598a:	f7fa fc9d 	bl	80002c8 <__aeabi_dsub>
 800598e:	4602      	mov	r2, r0
 8005990:	460b      	mov	r3, r1
 8005992:	4610      	mov	r0, r2
 8005994:	4619      	mov	r1, r3
 8005996:	f7fb f927 	bl	8000be8 <__aeabi_d2uiz>
 800599a:	4603      	mov	r3, r0
 800599c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	fb03 f202 	mul.w	r2, r3, r2
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ac:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	4013      	ands	r3, r2
 80059b4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d835      	bhi.n	8005a28 <STM32446GpioEafr+0xd0>
		ret.gpioe.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80059bc:	4b1f      	ldr	r3, [pc, #124]	; (8005a3c <STM32446GpioEafr+0xe4>)
 80059be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	3208      	adds	r2, #8
 80059c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	fb03 f202 	mul.w	r2, r3, r2
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	6938      	ldr	r0, [r7, #16]
 80059d6:	fb00 f303 	mul.w	r3, r0, r3
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	68fa      	ldr	r2, [r7, #12]
 80059de:	fa02 f303 	lsl.w	r3, r2, r3
 80059e2:	43da      	mvns	r2, r3
 80059e4:	4b15      	ldr	r3, [pc, #84]	; (8005a3c <STM32446GpioEafr+0xe4>)
 80059e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80059ea:	4011      	ands	r1, r2
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	3208      	adds	r2, #8
 80059f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80059f4:	4b11      	ldr	r3, [pc, #68]	; (8005a3c <STM32446GpioEafr+0xe4>)
 80059f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	3208      	adds	r2, #8
 80059fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	fb03 f202 	mul.w	r2, r3, r2
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	6938      	ldr	r0, [r7, #16]
 8005a0e:	fb00 f303 	mul.w	r3, r0, r3
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	409a      	lsls	r2, r3
 8005a18:	4b08      	ldr	r3, [pc, #32]	; (8005a3c <STM32446GpioEafr+0xe4>)
 8005a1a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005a1e:	4311      	orrs	r1, r2
 8005a20:	68ba      	ldr	r2, [r7, #8]
 8005a22:	3208      	adds	r2, #8
 8005a24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005a28:	bf00      	nop
 8005a2a:	3718      	adds	r7, #24
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	00000000 	.word	0x00000000
 8005a34:	40000000 	.word	0x40000000
 8005a38:	3ff00000 	.word	0x3ff00000
 8005a3c:	2000068c 	.word	0x2000068c

08005a40 <STM32446GpioHmoder>:

// GPIOH
void STM32446GpioHmoder( unsigned int data, unsigned int pin )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005a4a:	2302      	movs	r3, #2
 8005a4c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f7fa fd78 	bl	8000544 <__aeabi_ui2d>
 8005a54:	4602      	mov	r2, r0
 8005a56:	460b      	mov	r3, r1
 8005a58:	ec43 2b11 	vmov	d1, r2, r3
 8005a5c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005ad8 <STM32446GpioHmoder+0x98>
 8005a60:	f002 fa5a 	bl	8007f18 <pow>
 8005a64:	ec51 0b10 	vmov	r0, r1, d0
 8005a68:	f04f 0200 	mov.w	r2, #0
 8005a6c:	4b1c      	ldr	r3, [pc, #112]	; (8005ae0 <STM32446GpioHmoder+0xa0>)
 8005a6e:	f7fa fc2b 	bl	80002c8 <__aeabi_dsub>
 8005a72:	4602      	mov	r2, r0
 8005a74:	460b      	mov	r3, r1
 8005a76:	4610      	mov	r0, r2
 8005a78:	4619      	mov	r1, r3
 8005a7a:	f7fb f8b5 	bl	8000be8 <__aeabi_d2uiz>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	4013      	ands	r3, r2
 8005a88:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->MODER &= ~(mask << (pin * blocksize));
 8005a8a:	4b16      	ldr	r3, [pc, #88]	; (8005ae4 <STM32446GpioHmoder+0xa4>)
 8005a8c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005a90:	6819      	ldr	r1, [r3, #0]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	fb02 f303 	mul.w	r3, r2, r3
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa0:	43da      	mvns	r2, r3
 8005aa2:	4b10      	ldr	r3, [pc, #64]	; (8005ae4 <STM32446GpioHmoder+0xa4>)
 8005aa4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005aa8:	400a      	ands	r2, r1
 8005aaa:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER |= (data << (pin * blocksize));
 8005aac:	4b0d      	ldr	r3, [pc, #52]	; (8005ae4 <STM32446GpioHmoder+0xa4>)
 8005aae:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005ab2:	6819      	ldr	r1, [r3, #0]
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	fb02 f303 	mul.w	r3, r2, r3
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	409a      	lsls	r2, r3
 8005ac0:	4b08      	ldr	r3, [pc, #32]	; (8005ae4 <STM32446GpioHmoder+0xa4>)
 8005ac2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	601a      	str	r2, [r3, #0]
}
 8005aca:	bf00      	nop
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	f3af 8000 	nop.w
 8005ad8:	00000000 	.word	0x00000000
 8005adc:	40000000 	.word	0x40000000
 8005ae0:	3ff00000 	.word	0x3ff00000
 8005ae4:	2000068c 	.word	0x2000068c

08005ae8 <STM32446GpioHospeedr>:

void STM32446GpioHospeedr( unsigned int data, unsigned int pin )
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005af2:	2302      	movs	r3, #2
 8005af4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f7fa fd24 	bl	8000544 <__aeabi_ui2d>
 8005afc:	4602      	mov	r2, r0
 8005afe:	460b      	mov	r3, r1
 8005b00:	ec43 2b11 	vmov	d1, r2, r3
 8005b04:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005b80 <STM32446GpioHospeedr+0x98>
 8005b08:	f002 fa06 	bl	8007f18 <pow>
 8005b0c:	ec51 0b10 	vmov	r0, r1, d0
 8005b10:	f04f 0200 	mov.w	r2, #0
 8005b14:	4b1c      	ldr	r3, [pc, #112]	; (8005b88 <STM32446GpioHospeedr+0xa0>)
 8005b16:	f7fa fbd7 	bl	80002c8 <__aeabi_dsub>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	4610      	mov	r0, r2
 8005b20:	4619      	mov	r1, r3
 8005b22:	f7fb f861 	bl	8000be8 <__aeabi_d2uiz>
 8005b26:	4603      	mov	r3, r0
 8005b28:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	4013      	ands	r3, r2
 8005b30:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8005b32:	4b16      	ldr	r3, [pc, #88]	; (8005b8c <STM32446GpioHospeedr+0xa4>)
 8005b34:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005b38:	6899      	ldr	r1, [r3, #8]
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	fb02 f303 	mul.w	r3, r2, r3
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	fa02 f303 	lsl.w	r3, r2, r3
 8005b48:	43da      	mvns	r2, r3
 8005b4a:	4b10      	ldr	r3, [pc, #64]	; (8005b8c <STM32446GpioHospeedr+0xa4>)
 8005b4c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005b50:	400a      	ands	r2, r1
 8005b52:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR |= (data << (pin * blocksize));
 8005b54:	4b0d      	ldr	r3, [pc, #52]	; (8005b8c <STM32446GpioHospeedr+0xa4>)
 8005b56:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005b5a:	6899      	ldr	r1, [r3, #8]
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	fb02 f303 	mul.w	r3, r2, r3
 8005b64:	687a      	ldr	r2, [r7, #4]
 8005b66:	409a      	lsls	r2, r3
 8005b68:	4b08      	ldr	r3, [pc, #32]	; (8005b8c <STM32446GpioHospeedr+0xa4>)
 8005b6a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	609a      	str	r2, [r3, #8]
}
 8005b72:	bf00      	nop
 8005b74:	3710      	adds	r7, #16
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	f3af 8000 	nop.w
 8005b80:	00000000 	.word	0x00000000
 8005b84:	40000000 	.word	0x40000000
 8005b88:	3ff00000 	.word	0x3ff00000
 8005b8c:	2000068c 	.word	0x2000068c

08005b90 <STM32446GpioHpupdr>:

void STM32446GpioHpupdr( unsigned int data, unsigned int pin )
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005b9a:	2302      	movs	r3, #2
 8005b9c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f7fa fcd0 	bl	8000544 <__aeabi_ui2d>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	ec43 2b11 	vmov	d1, r2, r3
 8005bac:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005c28 <STM32446GpioHpupdr+0x98>
 8005bb0:	f002 f9b2 	bl	8007f18 <pow>
 8005bb4:	ec51 0b10 	vmov	r0, r1, d0
 8005bb8:	f04f 0200 	mov.w	r2, #0
 8005bbc:	4b1c      	ldr	r3, [pc, #112]	; (8005c30 <STM32446GpioHpupdr+0xa0>)
 8005bbe:	f7fa fb83 	bl	80002c8 <__aeabi_dsub>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	4610      	mov	r0, r2
 8005bc8:	4619      	mov	r1, r3
 8005bca:	f7fb f80d 	bl	8000be8 <__aeabi_d2uiz>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005bda:	4b16      	ldr	r3, [pc, #88]	; (8005c34 <STM32446GpioHpupdr+0xa4>)
 8005bdc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005be0:	68d9      	ldr	r1, [r3, #12]
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	fb02 f303 	mul.w	r3, r2, r3
 8005bea:	68ba      	ldr	r2, [r7, #8]
 8005bec:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf0:	43da      	mvns	r2, r3
 8005bf2:	4b10      	ldr	r3, [pc, #64]	; (8005c34 <STM32446GpioHpupdr+0xa4>)
 8005bf4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005bf8:	400a      	ands	r2, r1
 8005bfa:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR |= (data << (pin * blocksize));
 8005bfc:	4b0d      	ldr	r3, [pc, #52]	; (8005c34 <STM32446GpioHpupdr+0xa4>)
 8005bfe:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005c02:	68d9      	ldr	r1, [r3, #12]
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	fb02 f303 	mul.w	r3, r2, r3
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	409a      	lsls	r2, r3
 8005c10:	4b08      	ldr	r3, [pc, #32]	; (8005c34 <STM32446GpioHpupdr+0xa4>)
 8005c12:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005c16:	430a      	orrs	r2, r1
 8005c18:	60da      	str	r2, [r3, #12]
}
 8005c1a:	bf00      	nop
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	f3af 8000 	nop.w
 8005c28:	00000000 	.word	0x00000000
 8005c2c:	40000000 	.word	0x40000000
 8005c30:	3ff00000 	.word	0x3ff00000
 8005c34:	2000068c 	.word	0x2000068c

08005c38 <STM32446GpioHreset>:

void STM32446GpioHreset( unsigned int data )
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)(data << 16);
 8005c40:	4b05      	ldr	r3, [pc, #20]	; (8005c58 <STM32446GpioHreset+0x20>)
 8005c42:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	0412      	lsls	r2, r2, #16
 8005c4a:	619a      	str	r2, [r3, #24]
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr
 8005c58:	2000068c 	.word	0x2000068c

08005c5c <STM32446GpioHset>:

void STM32446GpioHset( unsigned int data )
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)( data );
 8005c64:	4b05      	ldr	r3, [pc, #20]	; (8005c7c <STM32446GpioHset+0x20>)
 8005c66:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	619a      	str	r2, [r3, #24]
}
 8005c6e:	bf00      	nop
 8005c70:	370c      	adds	r7, #12
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	2000068c 	.word	0x2000068c

08005c80 <STM32446GpioHafr>:

void STM32446GpioHafr( unsigned int data, unsigned int pin )
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b086      	sub	sp, #24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005c8a:	2304      	movs	r3, #4
 8005c8c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005c8e:	2320      	movs	r3, #32
 8005c90:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005c92:	6978      	ldr	r0, [r7, #20]
 8005c94:	f7fa fc56 	bl	8000544 <__aeabi_ui2d>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	460b      	mov	r3, r1
 8005c9c:	ec43 2b11 	vmov	d1, r2, r3
 8005ca0:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8005d58 <STM32446GpioHafr+0xd8>
 8005ca4:	f002 f938 	bl	8007f18 <pow>
 8005ca8:	ec51 0b10 	vmov	r0, r1, d0
 8005cac:	f04f 0200 	mov.w	r2, #0
 8005cb0:	4b2b      	ldr	r3, [pc, #172]	; (8005d60 <STM32446GpioHafr+0xe0>)
 8005cb2:	f7fa fb09 	bl	80002c8 <__aeabi_dsub>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	460b      	mov	r3, r1
 8005cba:	4610      	mov	r0, r2
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	f7fa ff93 	bl	8000be8 <__aeabi_d2uiz>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	fb03 f202 	mul.w	r2, r3, r2
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cd4:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d835      	bhi.n	8005d50 <STM32446GpioHafr+0xd0>
		ret.gpioh.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005ce4:	4b1f      	ldr	r3, [pc, #124]	; (8005d64 <STM32446GpioHafr+0xe4>)
 8005ce6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	3208      	adds	r2, #8
 8005cee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	fb03 f202 	mul.w	r2, r3, r2
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	6938      	ldr	r0, [r7, #16]
 8005cfe:	fb00 f303 	mul.w	r3, r0, r3
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0a:	43da      	mvns	r2, r3
 8005d0c:	4b15      	ldr	r3, [pc, #84]	; (8005d64 <STM32446GpioHafr+0xe4>)
 8005d0e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005d12:	4011      	ands	r1, r2
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	3208      	adds	r2, #8
 8005d18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005d1c:	4b11      	ldr	r3, [pc, #68]	; (8005d64 <STM32446GpioHafr+0xe4>)
 8005d1e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	3208      	adds	r2, #8
 8005d26:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	697a      	ldr	r2, [r7, #20]
 8005d2e:	fb03 f202 	mul.w	r2, r3, r2
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	6938      	ldr	r0, [r7, #16]
 8005d36:	fb00 f303 	mul.w	r3, r0, r3
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	409a      	lsls	r2, r3
 8005d40:	4b08      	ldr	r3, [pc, #32]	; (8005d64 <STM32446GpioHafr+0xe4>)
 8005d42:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005d46:	4311      	orrs	r1, r2
 8005d48:	68ba      	ldr	r2, [r7, #8]
 8005d4a:	3208      	adds	r2, #8
 8005d4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005d50:	bf00      	nop
 8005d52:	3718      	adds	r7, #24
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	00000000 	.word	0x00000000
 8005d5c:	40000000 	.word	0x40000000
 8005d60:	3ff00000 	.word	0x3ff00000
 8005d64:	2000068c 	.word	0x2000068c

08005d68 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	4603      	mov	r3, r0
 8005d70:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 8005d72:	23ff      	movs	r3, #255	; 0xff
 8005d74:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005d76:	4b32      	ldr	r3, [pc, #200]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005d78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a31      	ldr	r2, [pc, #196]	; (8005e44 <STM32446RtcInic+0xdc>)
 8005d80:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 8005d82:	4b2f      	ldr	r3, [pc, #188]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005d84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	4a2f      	ldr	r2, [pc, #188]	; (8005e48 <STM32446RtcInic+0xe0>)
 8005d8c:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 8005d8e:	79fb      	ldrb	r3, [r7, #7]
 8005d90:	4618      	mov	r0, r3
 8005d92:	f001 f9a9 	bl	80070e8 <STM32446RtcAccess>
 8005d96:	4603      	mov	r3, r0
 8005d98:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 8005d9a:	4b29      	ldr	r3, [pc, #164]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005da0:	4b27      	ldr	r3, [pc, #156]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005da8:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 8005daa:	4b25      	ldr	r3, [pc, #148]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005db0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005db2:	4b23      	ldr	r3, [pc, #140]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005db8:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8005dbc:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8005dbe:	4b20      	ldr	r3, [pc, #128]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005dc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005dc6:	4b1e      	ldr	r3, [pc, #120]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005dcc:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005dd0:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8005dd2:	4b1b      	ldr	r3, [pc, #108]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005dd8:	68da      	ldr	r2, [r3, #12]
 8005dda:	4b19      	ldr	r3, [pc, #100]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005de0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005de4:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8005de6:	bf00      	nop
 8005de8:	4b15      	ldr	r3, [pc, #84]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d0f7      	beq.n	8005de8 <STM32446RtcInic+0x80>
	status = 6;
 8005df8:	2306      	movs	r3, #6
 8005dfa:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 8005dfc:	4b10      	ldr	r3, [pc, #64]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005e02:	689a      	ldr	r2, [r3, #8]
 8005e04:	4b0e      	ldr	r3, [pc, #56]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005e06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005e0a:	f022 0220 	bic.w	r2, r2, #32
 8005e0e:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8005e10:	4b0b      	ldr	r3, [pc, #44]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005e16:	68da      	ldr	r2, [r3, #12]
 8005e18:	4b09      	ldr	r3, [pc, #36]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005e1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005e1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e22:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8005e24:	4b06      	ldr	r3, [pc, #24]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	4b05      	ldr	r3, [pc, #20]	; (8005e40 <STM32446RtcInic+0xd8>)
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e32:	601a      	str	r2, [r3, #0]

	return status;
 8005e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	2000068c 	.word	0x2000068c
 8005e44:	20000894 	.word	0x20000894
 8005e48:	20000898 	.word	0x20000898

08005e4c <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	4603      	mov	r3, r0
 8005e54:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 8005e56:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 8005e5a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 8005e5c:	79fb      	ldrb	r3, [r7, #7]
 8005e5e:	4a1c      	ldr	r2, [pc, #112]	; (8005ed0 <STM32446RtcHour+0x84>)
 8005e60:	fba2 2303 	umull	r2, r3, r2, r3
 8005e64:	08db      	lsrs	r3, r3, #3
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f000 fe7d 	bl	8006b68 <STM32446dec2bcd>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 8005e72:	79fa      	ldrb	r2, [r7, #7]
 8005e74:	4b16      	ldr	r3, [pc, #88]	; (8005ed0 <STM32446RtcHour+0x84>)
 8005e76:	fba3 1302 	umull	r1, r3, r3, r2
 8005e7a:	08d9      	lsrs	r1, r3, #3
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	440b      	add	r3, r1
 8005e82:	005b      	lsls	r3, r3, #1
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f000 fe6d 	bl	8006b68 <STM32446dec2bcd>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005e92:	4b10      	ldr	r3, [pc, #64]	; (8005ed4 <STM32446RtcHour+0x88>)
 8005e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a0f      	ldr	r2, [pc, #60]	; (8005ed8 <STM32446RtcHour+0x8c>)
 8005e9c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	43da      	mvns	r2, r3
 8005ea2:	4b0d      	ldr	r3, [pc, #52]	; (8005ed8 <STM32446RtcHour+0x8c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	4a0b      	ldr	r2, [pc, #44]	; (8005ed8 <STM32446RtcHour+0x8c>)
 8005eaa:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 8005eac:	7abb      	ldrb	r3, [r7, #10]
 8005eae:	041a      	lsls	r2, r3, #16
 8005eb0:	7afb      	ldrb	r3, [r7, #11]
 8005eb2:	051b      	lsls	r3, r3, #20
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	4b07      	ldr	r3, [pc, #28]	; (8005ed8 <STM32446RtcHour+0x8c>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	4a06      	ldr	r2, [pc, #24]	; (8005ed8 <STM32446RtcHour+0x8c>)
 8005ec0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005ec2:	f001 f86d 	bl	8006fa0 <STM32446RtcSetTr>
}
 8005ec6:	bf00      	nop
 8005ec8:	3710      	adds	r7, #16
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	cccccccd 	.word	0xcccccccd
 8005ed4:	2000068c 	.word	0x2000068c
 8005ed8:	20000894 	.word	0x20000894

08005edc <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 8005ee6:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 8005eea:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 8005eec:	79fb      	ldrb	r3, [r7, #7]
 8005eee:	4a1c      	ldr	r2, [pc, #112]	; (8005f60 <STM32446RtcMinute+0x84>)
 8005ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef4:	08db      	lsrs	r3, r3, #3
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f000 fe35 	bl	8006b68 <STM32446dec2bcd>
 8005efe:	4603      	mov	r3, r0
 8005f00:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 8005f02:	79fa      	ldrb	r2, [r7, #7]
 8005f04:	4b16      	ldr	r3, [pc, #88]	; (8005f60 <STM32446RtcMinute+0x84>)
 8005f06:	fba3 1302 	umull	r1, r3, r3, r2
 8005f0a:	08d9      	lsrs	r1, r3, #3
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	440b      	add	r3, r1
 8005f12:	005b      	lsls	r3, r3, #1
 8005f14:	1ad3      	subs	r3, r2, r3
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f000 fe25 	bl	8006b68 <STM32446dec2bcd>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005f22:	4b10      	ldr	r3, [pc, #64]	; (8005f64 <STM32446RtcMinute+0x88>)
 8005f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a0f      	ldr	r2, [pc, #60]	; (8005f68 <STM32446RtcMinute+0x8c>)
 8005f2c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	43da      	mvns	r2, r3
 8005f32:	4b0d      	ldr	r3, [pc, #52]	; (8005f68 <STM32446RtcMinute+0x8c>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4013      	ands	r3, r2
 8005f38:	4a0b      	ldr	r2, [pc, #44]	; (8005f68 <STM32446RtcMinute+0x8c>)
 8005f3a:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 8005f3c:	7abb      	ldrb	r3, [r7, #10]
 8005f3e:	021a      	lsls	r2, r3, #8
 8005f40:	7afb      	ldrb	r3, [r7, #11]
 8005f42:	031b      	lsls	r3, r3, #12
 8005f44:	4313      	orrs	r3, r2
 8005f46:	461a      	mov	r2, r3
 8005f48:	4b07      	ldr	r3, [pc, #28]	; (8005f68 <STM32446RtcMinute+0x8c>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	4a06      	ldr	r2, [pc, #24]	; (8005f68 <STM32446RtcMinute+0x8c>)
 8005f50:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005f52:	f001 f825 	bl	8006fa0 <STM32446RtcSetTr>
}
 8005f56:	bf00      	nop
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	cccccccd 	.word	0xcccccccd
 8005f64:	2000068c 	.word	0x2000068c
 8005f68:	20000894 	.word	0x20000894

08005f6c <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	4603      	mov	r3, r0
 8005f74:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 8005f76:	237f      	movs	r3, #127	; 0x7f
 8005f78:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 8005f7a:	79fb      	ldrb	r3, [r7, #7]
 8005f7c:	4a1b      	ldr	r2, [pc, #108]	; (8005fec <STM32446RtcSecond+0x80>)
 8005f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f82:	08db      	lsrs	r3, r3, #3
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	4618      	mov	r0, r3
 8005f88:	f000 fdee 	bl	8006b68 <STM32446dec2bcd>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 8005f90:	79fa      	ldrb	r2, [r7, #7]
 8005f92:	4b16      	ldr	r3, [pc, #88]	; (8005fec <STM32446RtcSecond+0x80>)
 8005f94:	fba3 1302 	umull	r1, r3, r3, r2
 8005f98:	08d9      	lsrs	r1, r3, #3
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	440b      	add	r3, r1
 8005fa0:	005b      	lsls	r3, r3, #1
 8005fa2:	1ad3      	subs	r3, r2, r3
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fdde 	bl	8006b68 <STM32446dec2bcd>
 8005fac:	4603      	mov	r3, r0
 8005fae:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	; (8005ff0 <STM32446RtcSecond+0x84>)
 8005fb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a0e      	ldr	r2, [pc, #56]	; (8005ff4 <STM32446RtcSecond+0x88>)
 8005fba:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	43da      	mvns	r2, r3
 8005fc0:	4b0c      	ldr	r3, [pc, #48]	; (8005ff4 <STM32446RtcSecond+0x88>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	4a0b      	ldr	r2, [pc, #44]	; (8005ff4 <STM32446RtcSecond+0x88>)
 8005fc8:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 8005fca:	7aba      	ldrb	r2, [r7, #10]
 8005fcc:	7afb      	ldrb	r3, [r7, #11]
 8005fce:	011b      	lsls	r3, r3, #4
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	4b07      	ldr	r3, [pc, #28]	; (8005ff4 <STM32446RtcSecond+0x88>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	4a06      	ldr	r2, [pc, #24]	; (8005ff4 <STM32446RtcSecond+0x88>)
 8005fdc:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005fde:	f000 ffdf 	bl	8006fa0 <STM32446RtcSetTr>
}
 8005fe2:	bf00      	nop
 8005fe4:	3710      	adds	r7, #16
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	cccccccd 	.word	0xcccccccd
 8005ff0:	2000068c 	.word	0x2000068c
 8005ff4:	20000894 	.word	0x20000894

08005ff8 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	4603      	mov	r3, r0
 8006000:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 8006002:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8006006:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 8006008:	79fb      	ldrb	r3, [r7, #7]
 800600a:	4a19      	ldr	r2, [pc, #100]	; (8006070 <STM32446RtcYear+0x78>)
 800600c:	fba2 2303 	umull	r2, r3, r2, r3
 8006010:	08db      	lsrs	r3, r3, #3
 8006012:	b2db      	uxtb	r3, r3
 8006014:	4618      	mov	r0, r3
 8006016:	f000 fda7 	bl	8006b68 <STM32446dec2bcd>
 800601a:	4603      	mov	r3, r0
 800601c:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 800601e:	79fa      	ldrb	r2, [r7, #7]
 8006020:	4b13      	ldr	r3, [pc, #76]	; (8006070 <STM32446RtcYear+0x78>)
 8006022:	fba3 1302 	umull	r1, r3, r3, r2
 8006026:	08d9      	lsrs	r1, r3, #3
 8006028:	460b      	mov	r3, r1
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	440b      	add	r3, r1
 800602e:	005b      	lsls	r3, r3, #1
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	b2db      	uxtb	r3, r3
 8006034:	4618      	mov	r0, r3
 8006036:	f000 fd97 	bl	8006b68 <STM32446dec2bcd>
 800603a:	4603      	mov	r3, r0
 800603c:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	43da      	mvns	r2, r3
 8006042:	4b0c      	ldr	r3, [pc, #48]	; (8006074 <STM32446RtcYear+0x7c>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4013      	ands	r3, r2
 8006048:	4a0a      	ldr	r2, [pc, #40]	; (8006074 <STM32446RtcYear+0x7c>)
 800604a:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 800604c:	7abb      	ldrb	r3, [r7, #10]
 800604e:	041a      	lsls	r2, r3, #16
 8006050:	7afb      	ldrb	r3, [r7, #11]
 8006052:	051b      	lsls	r3, r3, #20
 8006054:	4313      	orrs	r3, r2
 8006056:	461a      	mov	r2, r3
 8006058:	4b06      	ldr	r3, [pc, #24]	; (8006074 <STM32446RtcYear+0x7c>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4313      	orrs	r3, r2
 800605e:	4a05      	ldr	r2, [pc, #20]	; (8006074 <STM32446RtcYear+0x7c>)
 8006060:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006062:	f000 ffef 	bl	8007044 <STM32446RtcSetDr>
}
 8006066:	bf00      	nop
 8006068:	3710      	adds	r7, #16
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	cccccccd 	.word	0xcccccccd
 8006074:	20000898 	.word	0x20000898

08006078 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	4603      	mov	r3, r0
 8006080:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 8006082:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8006086:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 8006088:	79fa      	ldrb	r2, [r7, #7]
 800608a:	4b12      	ldr	r3, [pc, #72]	; (80060d4 <STM32446RtcWeekDay+0x5c>)
 800608c:	fba3 1302 	umull	r1, r3, r3, r2
 8006090:	08d9      	lsrs	r1, r3, #3
 8006092:	460b      	mov	r3, r1
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	440b      	add	r3, r1
 8006098:	005b      	lsls	r3, r3, #1
 800609a:	1ad3      	subs	r3, r2, r3
 800609c:	b2db      	uxtb	r3, r3
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 fd62 	bl	8006b68 <STM32446dec2bcd>
 80060a4:	4603      	mov	r3, r0
 80060a6:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	43da      	mvns	r2, r3
 80060ac:	4b0a      	ldr	r3, [pc, #40]	; (80060d8 <STM32446RtcWeekDay+0x60>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4013      	ands	r3, r2
 80060b2:	4a09      	ldr	r2, [pc, #36]	; (80060d8 <STM32446RtcWeekDay+0x60>)
 80060b4:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 80060b6:	7afb      	ldrb	r3, [r7, #11]
 80060b8:	035b      	lsls	r3, r3, #13
 80060ba:	461a      	mov	r2, r3
 80060bc:	4b06      	ldr	r3, [pc, #24]	; (80060d8 <STM32446RtcWeekDay+0x60>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	4a05      	ldr	r2, [pc, #20]	; (80060d8 <STM32446RtcWeekDay+0x60>)
 80060c4:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80060c6:	f000 ffbd 	bl	8007044 <STM32446RtcSetDr>
}
 80060ca:	bf00      	nop
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	cccccccd 	.word	0xcccccccd
 80060d8:	20000898 	.word	0x20000898

080060dc <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	4603      	mov	r3, r0
 80060e4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 80060e6:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80060ea:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 80060ec:	79fb      	ldrb	r3, [r7, #7]
 80060ee:	4a19      	ldr	r2, [pc, #100]	; (8006154 <STM32446RtcMonth+0x78>)
 80060f0:	fba2 2303 	umull	r2, r3, r2, r3
 80060f4:	08db      	lsrs	r3, r3, #3
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 fd35 	bl	8006b68 <STM32446dec2bcd>
 80060fe:	4603      	mov	r3, r0
 8006100:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 8006102:	79fa      	ldrb	r2, [r7, #7]
 8006104:	4b13      	ldr	r3, [pc, #76]	; (8006154 <STM32446RtcMonth+0x78>)
 8006106:	fba3 1302 	umull	r1, r3, r3, r2
 800610a:	08d9      	lsrs	r1, r3, #3
 800610c:	460b      	mov	r3, r1
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	440b      	add	r3, r1
 8006112:	005b      	lsls	r3, r3, #1
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	b2db      	uxtb	r3, r3
 8006118:	4618      	mov	r0, r3
 800611a:	f000 fd25 	bl	8006b68 <STM32446dec2bcd>
 800611e:	4603      	mov	r3, r0
 8006120:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	43da      	mvns	r2, r3
 8006126:	4b0c      	ldr	r3, [pc, #48]	; (8006158 <STM32446RtcMonth+0x7c>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4013      	ands	r3, r2
 800612c:	4a0a      	ldr	r2, [pc, #40]	; (8006158 <STM32446RtcMonth+0x7c>)
 800612e:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 8006130:	7abb      	ldrb	r3, [r7, #10]
 8006132:	021a      	lsls	r2, r3, #8
 8006134:	7afb      	ldrb	r3, [r7, #11]
 8006136:	031b      	lsls	r3, r3, #12
 8006138:	4313      	orrs	r3, r2
 800613a:	461a      	mov	r2, r3
 800613c:	4b06      	ldr	r3, [pc, #24]	; (8006158 <STM32446RtcMonth+0x7c>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4313      	orrs	r3, r2
 8006142:	4a05      	ldr	r2, [pc, #20]	; (8006158 <STM32446RtcMonth+0x7c>)
 8006144:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006146:	f000 ff7d 	bl	8007044 <STM32446RtcSetDr>
}
 800614a:	bf00      	nop
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	cccccccd 	.word	0xcccccccd
 8006158:	20000898 	.word	0x20000898

0800615c <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	4603      	mov	r3, r0
 8006164:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 8006166:	233f      	movs	r3, #63	; 0x3f
 8006168:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 800616a:	79fb      	ldrb	r3, [r7, #7]
 800616c:	4a18      	ldr	r2, [pc, #96]	; (80061d0 <STM32446RtcDay+0x74>)
 800616e:	fba2 2303 	umull	r2, r3, r2, r3
 8006172:	08db      	lsrs	r3, r3, #3
 8006174:	b2db      	uxtb	r3, r3
 8006176:	4618      	mov	r0, r3
 8006178:	f000 fcf6 	bl	8006b68 <STM32446dec2bcd>
 800617c:	4603      	mov	r3, r0
 800617e:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 8006180:	79fa      	ldrb	r2, [r7, #7]
 8006182:	4b13      	ldr	r3, [pc, #76]	; (80061d0 <STM32446RtcDay+0x74>)
 8006184:	fba3 1302 	umull	r1, r3, r3, r2
 8006188:	08d9      	lsrs	r1, r3, #3
 800618a:	460b      	mov	r3, r1
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	440b      	add	r3, r1
 8006190:	005b      	lsls	r3, r3, #1
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	b2db      	uxtb	r3, r3
 8006196:	4618      	mov	r0, r3
 8006198:	f000 fce6 	bl	8006b68 <STM32446dec2bcd>
 800619c:	4603      	mov	r3, r0
 800619e:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	43da      	mvns	r2, r3
 80061a4:	4b0b      	ldr	r3, [pc, #44]	; (80061d4 <STM32446RtcDay+0x78>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4013      	ands	r3, r2
 80061aa:	4a0a      	ldr	r2, [pc, #40]	; (80061d4 <STM32446RtcDay+0x78>)
 80061ac:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 80061ae:	7aba      	ldrb	r2, [r7, #10]
 80061b0:	7afb      	ldrb	r3, [r7, #11]
 80061b2:	011b      	lsls	r3, r3, #4
 80061b4:	4313      	orrs	r3, r2
 80061b6:	461a      	mov	r2, r3
 80061b8:	4b06      	ldr	r3, [pc, #24]	; (80061d4 <STM32446RtcDay+0x78>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4313      	orrs	r3, r2
 80061be:	4a05      	ldr	r2, [pc, #20]	; (80061d4 <STM32446RtcDay+0x78>)
 80061c0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80061c2:	f000 ff3f 	bl	8007044 <STM32446RtcSetDr>
}
 80061c6:	bf00      	nop
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	cccccccd 	.word	0xcccccccd
 80061d4:	20000898 	.word	0x20000898

080061d8 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 80061e2:	4b16      	ldr	r3, [pc, #88]	; (800623c <STM32446RtcRegWrite+0x64>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	4b14      	ldr	r3, [pc, #80]	; (800623c <STM32446RtcRegWrite+0x64>)
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061f0:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80061f2:	4b12      	ldr	r3, [pc, #72]	; (800623c <STM32446RtcRegWrite+0x64>)
 80061f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80061f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061fa:	4b10      	ldr	r3, [pc, #64]	; (800623c <STM32446RtcRegWrite+0x64>)
 80061fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006200:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006204:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006206:	4b0d      	ldr	r3, [pc, #52]	; (800623c <STM32446RtcRegWrite+0x64>)
 8006208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800620c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800620e:	4b0b      	ldr	r3, [pc, #44]	; (800623c <STM32446RtcRegWrite+0x64>)
 8006210:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006214:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006218:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	683a      	ldr	r2, [r7, #0]
 800621e:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006220:	4b06      	ldr	r3, [pc, #24]	; (800623c <STM32446RtcRegWrite+0x64>)
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	4b05      	ldr	r3, [pc, #20]	; (800623c <STM32446RtcRegWrite+0x64>)
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800622e:	601a      	str	r2, [r3, #0]
}
 8006230:	bf00      	nop
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr
 800623c:	2000068c 	.word	0x2000068c

08006240 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 8006240:	b590      	push	{r4, r7, lr}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 8006248:	4b46      	ldr	r3, [pc, #280]	; (8006364 <STM32446Rtcdr2vec+0x124>)
 800624a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	0d1b      	lsrs	r3, r3, #20
 8006256:	b2db      	uxtb	r3, r3
 8006258:	f003 030f 	and.w	r3, r3, #15
 800625c:	b2da      	uxtb	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	4618      	mov	r0, r3
 8006268:	f000 fc64 	bl	8006b34 <STM32446bcd2dec>
 800626c:	4603      	mov	r3, r0
 800626e:	461a      	mov	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	0c1b      	lsrs	r3, r3, #16
 8006278:	b2da      	uxtb	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	3301      	adds	r3, #1
 800627e:	f002 020f 	and.w	r2, r2, #15
 8006282:	b2d2      	uxtb	r2, r2
 8006284:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	3301      	adds	r3, #1
 800628a:	781a      	ldrb	r2, [r3, #0]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	1c5c      	adds	r4, r3, #1
 8006290:	4610      	mov	r0, r2
 8006292:	f000 fc4f 	bl	8006b34 <STM32446bcd2dec>
 8006296:	4603      	mov	r3, r0
 8006298:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	0b5b      	lsrs	r3, r3, #13
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	3302      	adds	r3, #2
 80062a4:	f002 0207 	and.w	r2, r2, #7
 80062a8:	b2d2      	uxtb	r2, r2
 80062aa:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	3302      	adds	r3, #2
 80062b0:	781a      	ldrb	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	1c9c      	adds	r4, r3, #2
 80062b6:	4610      	mov	r0, r2
 80062b8:	f000 fc3c 	bl	8006b34 <STM32446bcd2dec>
 80062bc:	4603      	mov	r3, r0
 80062be:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	0b1b      	lsrs	r3, r3, #12
 80062c4:	b2da      	uxtb	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	3303      	adds	r3, #3
 80062ca:	f002 0201 	and.w	r2, r2, #1
 80062ce:	b2d2      	uxtb	r2, r2
 80062d0:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	3303      	adds	r3, #3
 80062d6:	781a      	ldrb	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	1cdc      	adds	r4, r3, #3
 80062dc:	4610      	mov	r0, r2
 80062de:	f000 fc29 	bl	8006b34 <STM32446bcd2dec>
 80062e2:	4603      	mov	r3, r0
 80062e4:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	0a1b      	lsrs	r3, r3, #8
 80062ea:	b2da      	uxtb	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	3304      	adds	r3, #4
 80062f0:	f002 020f 	and.w	r2, r2, #15
 80062f4:	b2d2      	uxtb	r2, r2
 80062f6:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	3304      	adds	r3, #4
 80062fc:	781a      	ldrb	r2, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	1d1c      	adds	r4, r3, #4
 8006302:	4610      	mov	r0, r2
 8006304:	f000 fc16 	bl	8006b34 <STM32446bcd2dec>
 8006308:	4603      	mov	r3, r0
 800630a:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	091b      	lsrs	r3, r3, #4
 8006310:	b2da      	uxtb	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3305      	adds	r3, #5
 8006316:	f002 0203 	and.w	r2, r2, #3
 800631a:	b2d2      	uxtb	r2, r2
 800631c:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	3305      	adds	r3, #5
 8006322:	781a      	ldrb	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	1d5c      	adds	r4, r3, #5
 8006328:	4610      	mov	r0, r2
 800632a:	f000 fc03 	bl	8006b34 <STM32446bcd2dec>
 800632e:	4603      	mov	r3, r0
 8006330:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	b2da      	uxtb	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	3306      	adds	r3, #6
 800633a:	f002 020f 	and.w	r2, r2, #15
 800633e:	b2d2      	uxtb	r2, r2
 8006340:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	3306      	adds	r3, #6
 8006346:	781a      	ldrb	r2, [r3, #0]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	1d9c      	adds	r4, r3, #6
 800634c:	4610      	mov	r0, r2
 800634e:	f000 fbf1 	bl	8006b34 <STM32446bcd2dec>
 8006352:	4603      	mov	r3, r0
 8006354:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 8006356:	4a04      	ldr	r2, [pc, #16]	; (8006368 <STM32446Rtcdr2vec+0x128>)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6013      	str	r3, [r2, #0]
}
 800635c:	bf00      	nop
 800635e:	3714      	adds	r7, #20
 8006360:	46bd      	mov	sp, r7
 8006362:	bd90      	pop	{r4, r7, pc}
 8006364:	2000068c 	.word	0x2000068c
 8006368:	20000898 	.word	0x20000898

0800636c <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 800636c:	b590      	push	{r4, r7, lr}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 8006374:	4b46      	ldr	r3, [pc, #280]	; (8006490 <STM32446Rtctr2vec+0x124>)
 8006376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 800637e:	4b44      	ldr	r3, [pc, #272]	; (8006490 <STM32446Rtctr2vec+0x124>)
 8006380:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	f003 0320 	and.w	r3, r3, #32
 800638a:	2b00      	cmp	r3, #0
 800638c:	d07b      	beq.n	8006486 <STM32446Rtctr2vec+0x11a>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	0d1b      	lsrs	r3, r3, #20
 8006392:	b2db      	uxtb	r3, r3
 8006394:	f003 0303 	and.w	r3, r3, #3
 8006398:	b2da      	uxtb	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f000 fbc6 	bl	8006b34 <STM32446bcd2dec>
 80063a8:	4603      	mov	r3, r0
 80063aa:	461a      	mov	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	0c1b      	lsrs	r3, r3, #16
 80063b4:	b2da      	uxtb	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	3301      	adds	r3, #1
 80063ba:	f002 020f 	and.w	r2, r2, #15
 80063be:	b2d2      	uxtb	r2, r2
 80063c0:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	3301      	adds	r3, #1
 80063c6:	781a      	ldrb	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	1c5c      	adds	r4, r3, #1
 80063cc:	4610      	mov	r0, r2
 80063ce:	f000 fbb1 	bl	8006b34 <STM32446bcd2dec>
 80063d2:	4603      	mov	r3, r0
 80063d4:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	0b1b      	lsrs	r3, r3, #12
 80063da:	b2da      	uxtb	r2, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	3302      	adds	r3, #2
 80063e0:	f002 0207 	and.w	r2, r2, #7
 80063e4:	b2d2      	uxtb	r2, r2
 80063e6:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	3302      	adds	r3, #2
 80063ec:	781a      	ldrb	r2, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	1c9c      	adds	r4, r3, #2
 80063f2:	4610      	mov	r0, r2
 80063f4:	f000 fb9e 	bl	8006b34 <STM32446bcd2dec>
 80063f8:	4603      	mov	r3, r0
 80063fa:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	0a1b      	lsrs	r3, r3, #8
 8006400:	b2da      	uxtb	r2, r3
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	3303      	adds	r3, #3
 8006406:	f002 020f 	and.w	r2, r2, #15
 800640a:	b2d2      	uxtb	r2, r2
 800640c:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	3303      	adds	r3, #3
 8006412:	781a      	ldrb	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	1cdc      	adds	r4, r3, #3
 8006418:	4610      	mov	r0, r2
 800641a:	f000 fb8b 	bl	8006b34 <STM32446bcd2dec>
 800641e:	4603      	mov	r3, r0
 8006420:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	091b      	lsrs	r3, r3, #4
 8006426:	b2da      	uxtb	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3304      	adds	r3, #4
 800642c:	f002 0207 	and.w	r2, r2, #7
 8006430:	b2d2      	uxtb	r2, r2
 8006432:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3304      	adds	r3, #4
 8006438:	781a      	ldrb	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	1d1c      	adds	r4, r3, #4
 800643e:	4610      	mov	r0, r2
 8006440:	f000 fb78 	bl	8006b34 <STM32446bcd2dec>
 8006444:	4603      	mov	r3, r0
 8006446:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	b2da      	uxtb	r2, r3
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	3305      	adds	r3, #5
 8006450:	f002 020f 	and.w	r2, r2, #15
 8006454:	b2d2      	uxtb	r2, r2
 8006456:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	3305      	adds	r3, #5
 800645c:	781a      	ldrb	r2, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	1d5c      	adds	r4, r3, #5
 8006462:	4610      	mov	r0, r2
 8006464:	f000 fb66 	bl	8006b34 <STM32446bcd2dec>
 8006468:	4603      	mov	r3, r0
 800646a:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 800646c:	4a09      	ldr	r2, [pc, #36]	; (8006494 <STM32446Rtctr2vec+0x128>)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 8006472:	4b07      	ldr	r3, [pc, #28]	; (8006490 <STM32446Rtctr2vec+0x124>)
 8006474:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006478:	68da      	ldr	r2, [r3, #12]
 800647a:	4b05      	ldr	r3, [pc, #20]	; (8006490 <STM32446Rtctr2vec+0x124>)
 800647c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006480:	f022 0220 	bic.w	r2, r2, #32
 8006484:	60da      	str	r2, [r3, #12]
	}
}
 8006486:	bf00      	nop
 8006488:	3714      	adds	r7, #20
 800648a:	46bd      	mov	sp, r7
 800648c:	bd90      	pop	{r4, r7, pc}
 800648e:	bf00      	nop
 8006490:	2000068c 	.word	0x2000068c
 8006494:	20000894 	.word	0x20000894

08006498 <STM32446Adc1Inic>:

//ADC1
void STM32446Adc1Inic(void)
{
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	//ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 800649c:	4b1f      	ldr	r3, [pc, #124]	; (800651c <STM32446Adc1Inic+0x84>)
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064a2:	4b1e      	ldr	r3, [pc, #120]	; (800651c <STM32446Adc1Inic+0x84>)
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064aa:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 80064ac:	4b1b      	ldr	r3, [pc, #108]	; (800651c <STM32446Adc1Inic+0x84>)
 80064ae:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80064b2:	689a      	ldr	r2, [r3, #8]
 80064b4:	4b19      	ldr	r3, [pc, #100]	; (800651c <STM32446Adc1Inic+0x84>)
 80064b6:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80064ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80064be:	609a      	str	r2, [r3, #8]
	ret.adc1.common.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 80064c0:	4b16      	ldr	r3, [pc, #88]	; (800651c <STM32446Adc1Inic+0x84>)
 80064c2:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	4b14      	ldr	r3, [pc, #80]	; (800651c <STM32446Adc1Inic+0x84>)
 80064ca:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80064ce:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80064d2:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 80064d4:	4b11      	ldr	r3, [pc, #68]	; (800651c <STM32446Adc1Inic+0x84>)
 80064d6:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80064da:	68da      	ldr	r2, [r3, #12]
 80064dc:	4b0f      	ldr	r3, [pc, #60]	; (800651c <STM32446Adc1Inic+0x84>)
 80064de:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80064e2:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 80064e6:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 80064e8:	4b0c      	ldr	r3, [pc, #48]	; (800651c <STM32446Adc1Inic+0x84>)
 80064ea:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80064ee:	685a      	ldr	r2, [r3, #4]
 80064f0:	4b0a      	ldr	r3, [pc, #40]	; (800651c <STM32446Adc1Inic+0x84>)
 80064f2:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80064f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064fa:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 80064fc:	4b07      	ldr	r3, [pc, #28]	; (800651c <STM32446Adc1Inic+0x84>)
 80064fe:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006502:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <STM32446Adc1Inic+0x84>)
 8006506:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800650a:	f042 0212 	orr.w	r2, r2, #18
 800650e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006510:	bf00      	nop
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	2000068c 	.word	0x2000068c

08006520 <STM32446Adc1VBAT>:

void STM32446Adc1VBAT(void) // vbat overrides temperature
{
 8006520:	b480      	push	{r7}
 8006522:	af00      	add	r7, sp, #0
	ret.adc1.common.reg->CCR |= (1 << 22); // VBATE: VBAT enable
 8006524:	4b07      	ldr	r3, [pc, #28]	; (8006544 <STM32446Adc1VBAT+0x24>)
 8006526:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800652a:	685a      	ldr	r2, [r3, #4]
 800652c:	4b05      	ldr	r3, [pc, #20]	; (8006544 <STM32446Adc1VBAT+0x24>)
 800652e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8006532:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006536:	605a      	str	r2, [r3, #4]
}
 8006538:	bf00      	nop
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop
 8006544:	2000068c 	.word	0x2000068c

08006548 <STM32446Adc1TEMP>:

void STM32446Adc1TEMP(void)
{
 8006548:	b480      	push	{r7}
 800654a:	af00      	add	r7, sp, #0
	//Temperature (in C) = {(VSENSE V25) / Avg_Slope} + 25
	ret.adc1.common.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable
 800654c:	4b07      	ldr	r3, [pc, #28]	; (800656c <STM32446Adc1TEMP+0x24>)
 800654e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	4b05      	ldr	r3, [pc, #20]	; (800656c <STM32446Adc1TEMP+0x24>)
 8006556:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800655a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800655e:	605a      	str	r2, [r3, #4]
}
 8006560:	bf00      	nop
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	2000068c 	.word	0x2000068c

08006570 <STM32446Adc1Start>:

void STM32446Adc1Start()
{
 8006570:	b480      	push	{r7}
 8006572:	af00      	add	r7, sp, #0
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8006574:	4b0c      	ldr	r3, [pc, #48]	; (80065a8 <STM32446Adc1Start+0x38>)
 8006576:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800657a:	689a      	ldr	r2, [r3, #8]
 800657c:	4b0a      	ldr	r3, [pc, #40]	; (80065a8 <STM32446Adc1Start+0x38>)
 800657e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006582:	f042 0201 	orr.w	r2, r2, #1
 8006586:	609a      	str	r2, [r3, #8]
	//
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 8006588:	4b07      	ldr	r3, [pc, #28]	; (80065a8 <STM32446Adc1Start+0x38>)
 800658a:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800658e:	689a      	ldr	r2, [r3, #8]
 8006590:	4b05      	ldr	r3, [pc, #20]	; (80065a8 <STM32446Adc1Start+0x38>)
 8006592:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006596:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800659a:	609a      	str	r2, [r3, #8]
}
 800659c:	bf00      	nop
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	2000068c 	.word	0x2000068c

080065ac <STM32446Adc1Read>:


double STM32446Adc1Read(void)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	af00      	add	r7, sp, #0
	if(ret.adc1.common.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 80065b0:	4b13      	ldr	r3, [pc, #76]	; (8006600 <STM32446Adc1Read+0x54>)
 80065b2:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 0302 	and.w	r3, r3, #2
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d015      	beq.n	80065ec <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 80065c0:	4b0f      	ldr	r3, [pc, #60]	; (8006600 <STM32446Adc1Read+0x54>)
 80065c2:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80065c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7f9 ffbb 	bl	8000544 <__aeabi_ui2d>
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	490c      	ldr	r1, [pc, #48]	; (8006604 <STM32446Adc1Read+0x58>)
 80065d4:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 80065d8:	4b09      	ldr	r3, [pc, #36]	; (8006600 <STM32446Adc1Read+0x54>)
 80065da:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	4b07      	ldr	r3, [pc, #28]	; (8006600 <STM32446Adc1Read+0x54>)
 80065e2:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 80065e6:	f022 0210 	bic.w	r2, r2, #16
 80065ea:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 80065ec:	4b05      	ldr	r3, [pc, #20]	; (8006604 <STM32446Adc1Read+0x58>)
 80065ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80065f6:	eeb0 0a47 	vmov.f32	s0, s14
 80065fa:	eef0 0a67 	vmov.f32	s1, s15
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	2000068c 	.word	0x2000068c
 8006604:	200008c0 	.word	0x200008c0

08006608 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 8006608:	b480      	push	{r7}
 800660a:	af00      	add	r7, sp, #0
	if(ret.adc1.common.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 800660c:	4b0b      	ldr	r3, [pc, #44]	; (800663c <STM32446Adc1Restart+0x34>)
 800660e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0310 	and.w	r3, r3, #16
 8006618:	2b00      	cmp	r3, #0
 800661a:	d109      	bne.n	8006630 <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 800661c:	4b07      	ldr	r3, [pc, #28]	; (800663c <STM32446Adc1Restart+0x34>)
 800661e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006622:	689a      	ldr	r2, [r3, #8]
 8006624:	4b05      	ldr	r3, [pc, #20]	; (800663c <STM32446Adc1Restart+0x34>)
 8006626:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800662a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800662e:	609a      	str	r2, [r3, #8]
}
 8006630:	bf00      	nop
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	2000068c 	.word	0x2000068c

08006640 <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 8006640:	b480      	push	{r7}
 8006642:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8006644:	4b07      	ldr	r3, [pc, #28]	; (8006664 <STM32446Adc1Stop+0x24>)
 8006646:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800664a:	689a      	ldr	r2, [r3, #8]
 800664c:	4b05      	ldr	r3, [pc, #20]	; (8006664 <STM32446Adc1Stop+0x24>)
 800664e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8006652:	f042 0201 	orr.w	r2, r2, #1
 8006656:	609a      	str	r2, [r3, #8]
}
 8006658:	bf00      	nop
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	2000068c 	.word	0x2000068c

08006668 <STM32446Usart1Inic>:

//USART1
void STM32446Usart1Inic( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	4603      	mov	r3, r0
 8006670:	ed87 0b00 	vstr	d0, [r7]
 8006674:	60ba      	str	r2, [r7, #8]
 8006676:	73fb      	strb	r3, [r7, #15]
 8006678:	460b      	mov	r3, r1
 800667a:	73bb      	strb	r3, [r7, #14]
	// RCC
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 800667c:	4b18      	ldr	r3, [pc, #96]	; (80066e0 <STM32446Usart1Inic+0x78>)
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006682:	4b17      	ldr	r3, [pc, #92]	; (80066e0 <STM32446Usart1Inic+0x78>)
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	f042 0210 	orr.w	r2, r2, #16
 800668a:	645a      	str	r2, [r3, #68]	; 0x44
		PA9 - TX		PA10 - RX
		PA11 - CTS		PA12 - RTS

		AF7 and AF8, activation. therefore
	 *****************************************************************/
	ret.gpioa.moder(2,9);
 800668c:	4b14      	ldr	r3, [pc, #80]	; (80066e0 <STM32446Usart1Inic+0x78>)
 800668e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006690:	2109      	movs	r1, #9
 8006692:	2002      	movs	r0, #2
 8006694:	4798      	blx	r3
	ret.gpioa.moder(2,10);
 8006696:	4b12      	ldr	r3, [pc, #72]	; (80066e0 <STM32446Usart1Inic+0x78>)
 8006698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800669a:	210a      	movs	r1, #10
 800669c:	2002      	movs	r0, #2
 800669e:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 80066a0:	4b0f      	ldr	r3, [pc, #60]	; (80066e0 <STM32446Usart1Inic+0x78>)
 80066a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066a4:	2109      	movs	r1, #9
 80066a6:	2007      	movs	r0, #7
 80066a8:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 80066aa:	4b0d      	ldr	r3, [pc, #52]	; (80066e0 <STM32446Usart1Inic+0x78>)
 80066ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066ae:	210a      	movs	r1, #10
 80066b0:	2007      	movs	r0, #7
 80066b2:	4798      	blx	r3
	3. Program the number of stop bits in USART_CR2.
	4. Select DMA enable (DMAT) in USART_CR3 if Multi buffer Communication is to take
	   place. Configure the DMA register as explained in multibuffer communication.
	5. Select the desired baud rate using the USART_BRR register.
	*******************************************************************************/
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 80066b4:	4b0a      	ldr	r3, [pc, #40]	; (80066e0 <STM32446Usart1Inic+0x78>)
 80066b6:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80066ba:	68da      	ldr	r2, [r3, #12]
 80066bc:	4b08      	ldr	r3, [pc, #32]	; (80066e0 <STM32446Usart1Inic+0x78>)
 80066be:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80066c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066c6:	60da      	str	r2, [r3, #12]
	STM32446Usart1Parameters( wordlength, samplingmode, stopbits, baudrate ); // Default
 80066c8:	7bb9      	ldrb	r1, [r7, #14]
 80066ca:	7bfb      	ldrb	r3, [r7, #15]
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	ed97 0b00 	vldr	d0, [r7]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f000 f858 	bl	8006788 <STM32446Usart1Parameters>

}
 80066d8:	bf00      	nop
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	2000068c 	.word	0x2000068c

080066e4 <STM32446Usart1Transmit>:
void STM32446Usart1Transmit(void) //RM0390 pg801
{
 80066e4:	b480      	push	{r7}
 80066e6:	af00      	add	r7, sp, #0
		for each data to be transmitted in case of single buffer.
	8. After writing the last data into the USART_DR register, wait until TC=1. This indicates
		that the transmission of the last frame is complete. This is required for instance when
		the USART is disabled or enters the Halt mode to avoid corrupting the last transmission.
	*******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 80066e8:	4b11      	ldr	r3, [pc, #68]	; (8006730 <STM32446Usart1Transmit+0x4c>)
 80066ea:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80066ee:	695a      	ldr	r2, [r3, #20]
 80066f0:	4b0f      	ldr	r3, [pc, #60]	; (8006730 <STM32446Usart1Transmit+0x4c>)
 80066f2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80066f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066fa:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 80066fc:	4b0c      	ldr	r3, [pc, #48]	; (8006730 <STM32446Usart1Transmit+0x4c>)
 80066fe:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006702:	68da      	ldr	r2, [r3, #12]
 8006704:	4b0a      	ldr	r3, [pc, #40]	; (8006730 <STM32446Usart1Transmit+0x4c>)
 8006706:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800670a:	f042 0208 	orr.w	r2, r2, #8
 800670e:	60da      	str	r2, [r3, #12]
	//ret.usart1.reg->DR = 'A';
	//on real application, use fall threw method in main
	//for( ; ret.usart1.reg->SR & (1 << 6); ); // TC: Transmission complete
	// added this as disable after confirmed end of transmission [9]
	//ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
	ret.usart1.reg->SR &= ~(1 << 6); // TC: Transmission complete
 8006710:	4b07      	ldr	r3, [pc, #28]	; (8006730 <STM32446Usart1Transmit+0x4c>)
 8006712:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	4b05      	ldr	r3, [pc, #20]	; (8006730 <STM32446Usart1Transmit+0x4c>)
 800671a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800671e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006722:	601a      	str	r2, [r3, #0]
}
 8006724:	bf00      	nop
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	2000068c 	.word	0x2000068c

08006734 <STM32446Usart1Receive>:

void STM32446Usart1Receive(void) //RM0390 pg804
{
 8006734:	b480      	push	{r7}
 8006736:	af00      	add	r7, sp, #0
	/******************************************************************************
		Procedure: baud rate register USART_BRR
	6.	Set the RE bit USART_CR1. This enables the receiver that begins searching for a start
		bit.
	 *******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 6); // DMAR: DMA enable receiver - disabled
 8006738:	4b11      	ldr	r3, [pc, #68]	; (8006780 <STM32446Usart1Receive+0x4c>)
 800673a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800673e:	695a      	ldr	r2, [r3, #20]
 8006740:	4b0f      	ldr	r3, [pc, #60]	; (8006780 <STM32446Usart1Receive+0x4c>)
 8006742:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006746:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800674a:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 2); // RE: Receiver enable
 800674c:	4b0c      	ldr	r3, [pc, #48]	; (8006780 <STM32446Usart1Receive+0x4c>)
 800674e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006752:	68da      	ldr	r2, [r3, #12]
 8006754:	4b0a      	ldr	r3, [pc, #40]	; (8006780 <STM32446Usart1Receive+0x4c>)
 8006756:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800675a:	f042 0204 	orr.w	r2, r2, #4
 800675e:	60da      	str	r2, [r3, #12]
	ret.usart1.reg->SR &= ~(1 << 5); // RXNE: Read data register not empty
 8006760:	4b07      	ldr	r3, [pc, #28]	; (8006780 <STM32446Usart1Receive+0x4c>)
 8006762:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	4b05      	ldr	r3, [pc, #20]	; (8006780 <STM32446Usart1Receive+0x4c>)
 800676a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800676e:	f022 0220 	bic.w	r2, r2, #32
 8006772:	601a      	str	r2, [r3, #0]
}
 8006774:	bf00      	nop
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	2000068c 	.word	0x2000068c
 8006784:	00000000 	.word	0x00000000

08006788 <STM32446Usart1Parameters>:

void STM32446Usart1Parameters( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
/******************************************************************************
Sets the usart parameters, using real values.
*******************************************************************************/
{
 8006788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800678c:	b08e      	sub	sp, #56	; 0x38
 800678e:	af00      	add	r7, sp, #0
 8006790:	4603      	mov	r3, r0
 8006792:	ed87 0b02 	vstr	d0, [r7, #8]
 8006796:	613a      	str	r2, [r7, #16]
 8006798:	75fb      	strb	r3, [r7, #23]
 800679a:	460b      	mov	r3, r1
 800679c:	75bb      	strb	r3, [r7, #22]
	uint8_t sampling;
	double value, fracpart, intpart;
	
	if(wordlength == 9)
 800679e:	7dfb      	ldrb	r3, [r7, #23]
 80067a0:	2b09      	cmp	r3, #9
 80067a2:	d10a      	bne.n	80067ba <STM32446Usart1Parameters+0x32>
		ret.usart1.reg->CR1 |= (1 << 12); // M: Word length, 1 - 9bit.
 80067a4:	4bb8      	ldr	r3, [pc, #736]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80067a6:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80067aa:	68da      	ldr	r2, [r3, #12]
 80067ac:	4bb6      	ldr	r3, [pc, #728]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80067ae:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80067b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067b6:	60da      	str	r2, [r3, #12]
 80067b8:	e017      	b.n	80067ea <STM32446Usart1Parameters+0x62>
	else if(wordlength == 8)
 80067ba:	7dfb      	ldrb	r3, [r7, #23]
 80067bc:	2b08      	cmp	r3, #8
 80067be:	d10a      	bne.n	80067d6 <STM32446Usart1Parameters+0x4e>
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit.
 80067c0:	4bb1      	ldr	r3, [pc, #708]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80067c2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80067c6:	68da      	ldr	r2, [r3, #12]
 80067c8:	4baf      	ldr	r3, [pc, #700]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80067ca:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80067ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80067d2:	60da      	str	r2, [r3, #12]
 80067d4:	e009      	b.n	80067ea <STM32446Usart1Parameters+0x62>
	else
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit, default.
 80067d6:	4bac      	ldr	r3, [pc, #688]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80067d8:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80067dc:	68da      	ldr	r2, [r3, #12]
 80067de:	4baa      	ldr	r3, [pc, #680]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80067e0:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80067e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80067e8:	60da      	str	r2, [r3, #12]
	
	if(samplingmode == 8){
 80067ea:	7dbb      	ldrb	r3, [r7, #22]
 80067ec:	2b08      	cmp	r3, #8
 80067ee:	d10d      	bne.n	800680c <STM32446Usart1Parameters+0x84>
		sampling = 8;
 80067f0:	2308      	movs	r3, #8
 80067f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 |= (1 << 15); // OVER8: Oversampling mode, 1 - 8.
 80067f6:	4ba4      	ldr	r3, [pc, #656]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80067f8:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80067fc:	68da      	ldr	r2, [r3, #12]
 80067fe:	4ba2      	ldr	r3, [pc, #648]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006800:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006804:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006808:	60da      	str	r2, [r3, #12]
 800680a:	e01d      	b.n	8006848 <STM32446Usart1Parameters+0xc0>
	}else if(samplingmode == 16){
 800680c:	7dbb      	ldrb	r3, [r7, #22]
 800680e:	2b10      	cmp	r3, #16
 8006810:	d10d      	bne.n	800682e <STM32446Usart1Parameters+0xa6>
		sampling = 16;
 8006812:	2310      	movs	r3, #16
 8006814:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16.
 8006818:	4b9b      	ldr	r3, [pc, #620]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 800681a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800681e:	68da      	ldr	r2, [r3, #12]
 8006820:	4b99      	ldr	r3, [pc, #612]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006822:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006826:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800682a:	60da      	str	r2, [r3, #12]
 800682c:	e00c      	b.n	8006848 <STM32446Usart1Parameters+0xc0>
	}else{
		sampling = 16;
 800682e:	2310      	movs	r3, #16
 8006830:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16, default.
 8006834:	4b94      	ldr	r3, [pc, #592]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006836:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800683a:	68da      	ldr	r2, [r3, #12]
 800683c:	4b92      	ldr	r3, [pc, #584]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 800683e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006842:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006846:	60da      	str	r2, [r3, #12]
	}
	
	ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12)); // STOP: STOP bits 00 - 1stopbit, default.
 8006848:	4b8f      	ldr	r3, [pc, #572]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 800684a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800684e:	691a      	ldr	r2, [r3, #16]
 8006850:	4b8d      	ldr	r3, [pc, #564]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006852:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006856:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800685a:	611a      	str	r2, [r3, #16]
	if(fabs(stopbits - 0.5) < 0.00001) // STOP: STOP bits, 01: 0.5 Stop bit
 800685c:	f04f 0200 	mov.w	r2, #0
 8006860:	4b8a      	ldr	r3, [pc, #552]	; (8006a8c <STM32446Usart1Parameters+0x304>)
 8006862:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006866:	f7f9 fd2f 	bl	80002c8 <__aeabi_dsub>
 800686a:	4602      	mov	r2, r0
 800686c:	460b      	mov	r3, r1
 800686e:	603a      	str	r2, [r7, #0]
 8006870:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006874:	607b      	str	r3, [r7, #4]
 8006876:	a382      	add	r3, pc, #520	; (adr r3, 8006a80 <STM32446Usart1Parameters+0x2f8>)
 8006878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006880:	f7fa f94c 	bl	8000b1c <__aeabi_dcmplt>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00a      	beq.n	80068a0 <STM32446Usart1Parameters+0x118>
		ret.usart1.reg->CR2 |= (1 << 12);
 800688a:	4b7f      	ldr	r3, [pc, #508]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 800688c:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006890:	691a      	ldr	r2, [r3, #16]
 8006892:	4b7d      	ldr	r3, [pc, #500]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006894:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006898:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800689c:	611a      	str	r2, [r3, #16]
 800689e:	e062      	b.n	8006966 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1) < 0.00001) // STOP: STOP bits, 00: 1 Stop bit.
 80068a0:	f04f 0200 	mov.w	r2, #0
 80068a4:	4b7a      	ldr	r3, [pc, #488]	; (8006a90 <STM32446Usart1Parameters+0x308>)
 80068a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80068aa:	f7f9 fd0d 	bl	80002c8 <__aeabi_dsub>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	4692      	mov	sl, r2
 80068b4:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 80068b8:	a371      	add	r3, pc, #452	; (adr r3, 8006a80 <STM32446Usart1Parameters+0x2f8>)
 80068ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068be:	4650      	mov	r0, sl
 80068c0:	4659      	mov	r1, fp
 80068c2:	f7fa f92b 	bl	8000b1c <__aeabi_dcmplt>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00a      	beq.n	80068e2 <STM32446Usart1Parameters+0x15a>
		ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12));
 80068cc:	4b6e      	ldr	r3, [pc, #440]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80068ce:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80068d2:	691a      	ldr	r2, [r3, #16]
 80068d4:	4b6c      	ldr	r3, [pc, #432]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80068d6:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80068da:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80068de:	611a      	str	r2, [r3, #16]
 80068e0:	e041      	b.n	8006966 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1.5) < 0.00001) // STOP: STOP bits, 11: 1.5 Stop bit
 80068e2:	f04f 0200 	mov.w	r2, #0
 80068e6:	4b6b      	ldr	r3, [pc, #428]	; (8006a94 <STM32446Usart1Parameters+0x30c>)
 80068e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80068ec:	f7f9 fcec 	bl	80002c8 <__aeabi_dsub>
 80068f0:	4602      	mov	r2, r0
 80068f2:	460b      	mov	r3, r1
 80068f4:	4690      	mov	r8, r2
 80068f6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80068fa:	a361      	add	r3, pc, #388	; (adr r3, 8006a80 <STM32446Usart1Parameters+0x2f8>)
 80068fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006900:	4640      	mov	r0, r8
 8006902:	4649      	mov	r1, r9
 8006904:	f7fa f90a 	bl	8000b1c <__aeabi_dcmplt>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00a      	beq.n	8006924 <STM32446Usart1Parameters+0x19c>
		ret.usart1.reg->CR2 |= ((1 << 13) | (1 << 12));
 800690e:	4b5e      	ldr	r3, [pc, #376]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006910:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006914:	691a      	ldr	r2, [r3, #16]
 8006916:	4b5c      	ldr	r3, [pc, #368]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006918:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800691c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006920:	611a      	str	r2, [r3, #16]
 8006922:	e020      	b.n	8006966 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 2) < 0.00001) // STOP: STOP bits, 10: 2 Stop bits
 8006924:	f04f 0200 	mov.w	r2, #0
 8006928:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800692c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006930:	f7f9 fcca 	bl	80002c8 <__aeabi_dsub>
 8006934:	4602      	mov	r2, r0
 8006936:	460b      	mov	r3, r1
 8006938:	4614      	mov	r4, r2
 800693a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800693e:	a350      	add	r3, pc, #320	; (adr r3, 8006a80 <STM32446Usart1Parameters+0x2f8>)
 8006940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006944:	4620      	mov	r0, r4
 8006946:	4629      	mov	r1, r5
 8006948:	f7fa f8e8 	bl	8000b1c <__aeabi_dcmplt>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d009      	beq.n	8006966 <STM32446Usart1Parameters+0x1de>
		ret.usart1.reg->CR2 |= (1 << 13);
 8006952:	4b4d      	ldr	r3, [pc, #308]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006954:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006958:	691a      	ldr	r2, [r3, #16]
 800695a:	4b4b      	ldr	r3, [pc, #300]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 800695c:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006960:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006964:	611a      	str	r2, [r3, #16]
	
	value = (double) SystemClock() / ( CLOCK_prescaler.AHB * sampling * baudrate );
 8006966:	f7fd ff15 	bl	8004794 <SystemClock>
 800696a:	4603      	mov	r3, r0
 800696c:	4618      	mov	r0, r3
 800696e:	f7f9 fde9 	bl	8000544 <__aeabi_ui2d>
 8006972:	4604      	mov	r4, r0
 8006974:	460d      	mov	r5, r1
 8006976:	4b48      	ldr	r3, [pc, #288]	; (8006a98 <STM32446Usart1Parameters+0x310>)
 8006978:	881b      	ldrh	r3, [r3, #0]
 800697a:	461a      	mov	r2, r3
 800697c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006980:	fb02 f303 	mul.w	r3, r2, r3
 8006984:	461a      	mov	r2, r3
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	fb02 f303 	mul.w	r3, r2, r3
 800698c:	4618      	mov	r0, r3
 800698e:	f7f9 fdd9 	bl	8000544 <__aeabi_ui2d>
 8006992:	4602      	mov	r2, r0
 8006994:	460b      	mov	r3, r1
 8006996:	4620      	mov	r0, r4
 8006998:	4629      	mov	r1, r5
 800699a:	f7f9 ff77 	bl	800088c <__aeabi_ddiv>
 800699e:	4602      	mov	r2, r0
 80069a0:	460b      	mov	r3, r1
 80069a2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	fracpart = modf(value, &intpart);
 80069a6:	f107 0318 	add.w	r3, r7, #24
 80069aa:	4618      	mov	r0, r3
 80069ac:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 80069b0:	f000 fd76 	bl	80074a0 <modf>
 80069b4:	ed87 0b08 	vstr	d0, [r7, #32]
	
	ret.usart1.reg->BRR = 0; // clean slate, reset.
 80069b8:	4b33      	ldr	r3, [pc, #204]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80069ba:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80069be:	2200      	movs	r2, #0
 80069c0:	609a      	str	r2, [r3, #8]
	if(samplingmode == 16){
 80069c2:	7dbb      	ldrb	r3, [r7, #22]
 80069c4:	2b10      	cmp	r3, #16
 80069c6:	d12b      	bne.n	8006a20 <STM32446Usart1Parameters+0x298>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 80069c8:	f04f 0200 	mov.w	r2, #0
 80069cc:	4b33      	ldr	r3, [pc, #204]	; (8006a9c <STM32446Usart1Parameters+0x314>)
 80069ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80069d2:	f7f9 fe31 	bl	8000638 <__aeabi_dmul>
 80069d6:	4602      	mov	r2, r0
 80069d8:	460b      	mov	r3, r1
 80069da:	ec43 2b17 	vmov	d7, r2, r3
 80069de:	eeb0 0a47 	vmov.f32	s0, s14
 80069e2:	eef0 0a67 	vmov.f32	s1, s15
 80069e6:	f001 fa51 	bl	8007e8c <round>
 80069ea:	ec51 0b10 	vmov	r0, r1, d0
 80069ee:	4b26      	ldr	r3, [pc, #152]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80069f0:	f8d3 4198 	ldr.w	r4, [r3, #408]	; 0x198
 80069f4:	f7fa f8f8 	bl	8000be8 <__aeabi_d2uiz>
 80069f8:	4603      	mov	r3, r0
 80069fa:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 80069fc:	4b22      	ldr	r3, [pc, #136]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 80069fe:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006a02:	689c      	ldr	r4, [r3, #8]
 8006a04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a08:	4610      	mov	r0, r2
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	f7fa f8ec 	bl	8000be8 <__aeabi_d2uiz>
 8006a10:	4603      	mov	r3, r0
 8006a12:	011a      	lsls	r2, r3, #4
 8006a14:	4b1c      	ldr	r3, [pc, #112]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006a16:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006a1a:	4322      	orrs	r2, r4
 8006a1c:	609a      	str	r2, [r3, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
	}else{
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
	}
}
 8006a1e:	e06c      	b.n	8006afa <STM32446Usart1Parameters+0x372>
	}else if(samplingmode == 8){
 8006a20:	7dbb      	ldrb	r3, [r7, #22]
 8006a22:	2b08      	cmp	r3, #8
 8006a24:	d13e      	bne.n	8006aa4 <STM32446Usart1Parameters+0x31c>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 8)); // DIV_Fraction
 8006a26:	f04f 0200 	mov.w	r2, #0
 8006a2a:	4b1d      	ldr	r3, [pc, #116]	; (8006aa0 <STM32446Usart1Parameters+0x318>)
 8006a2c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006a30:	f7f9 fe02 	bl	8000638 <__aeabi_dmul>
 8006a34:	4602      	mov	r2, r0
 8006a36:	460b      	mov	r3, r1
 8006a38:	ec43 2b17 	vmov	d7, r2, r3
 8006a3c:	eeb0 0a47 	vmov.f32	s0, s14
 8006a40:	eef0 0a67 	vmov.f32	s1, s15
 8006a44:	f001 fa22 	bl	8007e8c <round>
 8006a48:	ec51 0b10 	vmov	r0, r1, d0
 8006a4c:	4b0e      	ldr	r3, [pc, #56]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006a4e:	f8d3 4198 	ldr.w	r4, [r3, #408]	; 0x198
 8006a52:	f7fa f8c9 	bl	8000be8 <__aeabi_d2uiz>
 8006a56:	4603      	mov	r3, r0
 8006a58:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8006a5a:	4b0b      	ldr	r3, [pc, #44]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006a5c:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006a60:	689c      	ldr	r4, [r3, #8]
 8006a62:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a66:	4610      	mov	r0, r2
 8006a68:	4619      	mov	r1, r3
 8006a6a:	f7fa f8bd 	bl	8000be8 <__aeabi_d2uiz>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	011a      	lsls	r2, r3, #4
 8006a72:	4b05      	ldr	r3, [pc, #20]	; (8006a88 <STM32446Usart1Parameters+0x300>)
 8006a74:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006a78:	4322      	orrs	r2, r4
 8006a7a:	609a      	str	r2, [r3, #8]
}
 8006a7c:	e03d      	b.n	8006afa <STM32446Usart1Parameters+0x372>
 8006a7e:	bf00      	nop
 8006a80:	88e368f1 	.word	0x88e368f1
 8006a84:	3ee4f8b5 	.word	0x3ee4f8b5
 8006a88:	2000068c 	.word	0x2000068c
 8006a8c:	3fe00000 	.word	0x3fe00000
 8006a90:	3ff00000 	.word	0x3ff00000
 8006a94:	3ff80000 	.word	0x3ff80000
 8006a98:	200008c8 	.word	0x200008c8
 8006a9c:	40300000 	.word	0x40300000
 8006aa0:	40200000 	.word	0x40200000
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8006aa4:	f04f 0200 	mov.w	r2, #0
 8006aa8:	4b16      	ldr	r3, [pc, #88]	; (8006b04 <STM32446Usart1Parameters+0x37c>)
 8006aaa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006aae:	f7f9 fdc3 	bl	8000638 <__aeabi_dmul>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	ec43 2b17 	vmov	d7, r2, r3
 8006aba:	eeb0 0a47 	vmov.f32	s0, s14
 8006abe:	eef0 0a67 	vmov.f32	s1, s15
 8006ac2:	f001 f9e3 	bl	8007e8c <round>
 8006ac6:	ec51 0b10 	vmov	r0, r1, d0
 8006aca:	4b0f      	ldr	r3, [pc, #60]	; (8006b08 <STM32446Usart1Parameters+0x380>)
 8006acc:	f8d3 4198 	ldr.w	r4, [r3, #408]	; 0x198
 8006ad0:	f7fa f88a 	bl	8000be8 <__aeabi_d2uiz>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
 8006ad8:	4b0b      	ldr	r3, [pc, #44]	; (8006b08 <STM32446Usart1Parameters+0x380>)
 8006ada:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006ade:	689c      	ldr	r4, [r3, #8]
 8006ae0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ae4:	4610      	mov	r0, r2
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	f7fa f87e 	bl	8000be8 <__aeabi_d2uiz>
 8006aec:	4603      	mov	r3, r0
 8006aee:	011a      	lsls	r2, r3, #4
 8006af0:	4b05      	ldr	r3, [pc, #20]	; (8006b08 <STM32446Usart1Parameters+0x380>)
 8006af2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006af6:	4322      	orrs	r2, r4
 8006af8:	609a      	str	r2, [r3, #8]
}
 8006afa:	bf00      	nop
 8006afc:	3738      	adds	r7, #56	; 0x38
 8006afe:	46bd      	mov	sp, r7
 8006b00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b04:	40300000 	.word	0x40300000
 8006b08:	2000068c 	.word	0x2000068c

08006b0c <STM32446Usart1Stop>:

void STM32446Usart1Stop(void){
 8006b0c:	b480      	push	{r7}
 8006b0e:	af00      	add	r7, sp, #0
	// added this as disable after confirmed end of transmission [9]
	ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
 8006b10:	4b07      	ldr	r3, [pc, #28]	; (8006b30 <STM32446Usart1Stop+0x24>)
 8006b12:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006b16:	68da      	ldr	r2, [r3, #12]
 8006b18:	4b05      	ldr	r3, [pc, #20]	; (8006b30 <STM32446Usart1Stop+0x24>)
 8006b1a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006b1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b22:	60da      	str	r2, [r3, #12]
}
 8006b24:	bf00      	nop
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
 8006b2e:	bf00      	nop
 8006b30:	2000068c 	.word	0x2000068c

08006b34 <STM32446bcd2dec>:
//MISCELLANEOUS

// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8006b3e:	79fb      	ldrb	r3, [r7, #7]
 8006b40:	091b      	lsrs	r3, r3, #4
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	461a      	mov	r2, r3
 8006b46:	0092      	lsls	r2, r2, #2
 8006b48:	4413      	add	r3, r2
 8006b4a:	005b      	lsls	r3, r3, #1
 8006b4c:	b2da      	uxtb	r2, r3
 8006b4e:	79fb      	ldrb	r3, [r7, #7]
 8006b50:	f003 030f 	and.w	r3, r3, #15
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	4413      	add	r3, r2
 8006b58:	b2db      	uxtb	r3, r3
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	370c      	adds	r7, #12
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr
	...

08006b68 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	4603      	mov	r3, r0
 8006b70:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8006b72:	79fb      	ldrb	r3, [r7, #7]
 8006b74:	4a0c      	ldr	r2, [pc, #48]	; (8006ba8 <STM32446dec2bcd+0x40>)
 8006b76:	fba2 2303 	umull	r2, r3, r2, r3
 8006b7a:	08db      	lsrs	r3, r3, #3
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	011b      	lsls	r3, r3, #4
 8006b80:	b2d8      	uxtb	r0, r3
 8006b82:	79fa      	ldrb	r2, [r7, #7]
 8006b84:	4b08      	ldr	r3, [pc, #32]	; (8006ba8 <STM32446dec2bcd+0x40>)
 8006b86:	fba3 1302 	umull	r1, r3, r3, r2
 8006b8a:	08d9      	lsrs	r1, r3, #3
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	440b      	add	r3, r1
 8006b92:	005b      	lsls	r3, r3, #1
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	4403      	add	r3, r0
 8006b9a:	b2db      	uxtb	r3, r3
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	370c      	adds	r7, #12
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	cccccccd 	.word	0xcccccccd

08006bac <STM32446triggerA>:

// triggerA
uint32_t STM32446triggerA(uint32_t hllh_io, uint8_t pin, uint32_t counter)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	607a      	str	r2, [r7, #4]
 8006bb8:	72fb      	strb	r3, [r7, #11]
	mem[3] = 0;
 8006bba:	4b26      	ldr	r3, [pc, #152]	; (8006c54 <STM32446triggerA+0xa8>)
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	60da      	str	r2, [r3, #12]
	
	switch(mem[0]){
 8006bc0:	4b24      	ldr	r3, [pc, #144]	; (8006c54 <STM32446triggerA+0xa8>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d002      	beq.n	8006bce <STM32446triggerA+0x22>
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d010      	beq.n	8006bee <STM32446triggerA+0x42>
				}
				mem[0] = 0;
			}
			break;
		default:
			break;
 8006bcc:	e039      	b.n	8006c42 <STM32446triggerA+0x96>
			if(hllh_io & (1 << pin)){
 8006bce:	7afb      	ldrb	r3, [r7, #11]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	4013      	ands	r3, r2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d02d      	beq.n	8006c3c <STM32446triggerA+0x90>
				mem[1] = counter;
 8006be0:	4a1c      	ldr	r2, [pc, #112]	; (8006c54 <STM32446triggerA+0xa8>)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6053      	str	r3, [r2, #4]
				mem[0] = 1;
 8006be6:	4b1b      	ldr	r3, [pc, #108]	; (8006c54 <STM32446triggerA+0xa8>)
 8006be8:	2201      	movs	r2, #1
 8006bea:	601a      	str	r2, [r3, #0]
			break;
 8006bec:	e026      	b.n	8006c3c <STM32446triggerA+0x90>
			if(hllh_io & (1 << pin)){
 8006bee:	7afb      	ldrb	r3, [r7, #11]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d01f      	beq.n	8006c40 <STM32446triggerA+0x94>
				mem[2] = counter;
 8006c00:	4a14      	ldr	r2, [pc, #80]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6093      	str	r3, [r2, #8]
				if((mem[2] + 1) > mem[1]){
 8006c06:	4b13      	ldr	r3, [pc, #76]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	1c5a      	adds	r2, r3, #1
 8006c0c:	4b11      	ldr	r3, [pc, #68]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d907      	bls.n	8006c24 <STM32446triggerA+0x78>
					mem[3] = mem[2] - mem[1];
 8006c14:	4b0f      	ldr	r3, [pc, #60]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c16:	689a      	ldr	r2, [r3, #8]
 8006c18:	4b0e      	ldr	r3, [pc, #56]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	1ad3      	subs	r3, r2, r3
 8006c1e:	4a0d      	ldr	r2, [pc, #52]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c20:	60d3      	str	r3, [r2, #12]
 8006c22:	e007      	b.n	8006c34 <STM32446triggerA+0x88>
					mem[3] = ((uint32_t) sperm - mem[1]) + mem[2];
 8006c24:	4b0b      	ldr	r3, [pc, #44]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c26:	689a      	ldr	r2, [r3, #8]
 8006c28:	4b0a      	ldr	r3, [pc, #40]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	4a08      	ldr	r2, [pc, #32]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c32:	60d3      	str	r3, [r2, #12]
				mem[0] = 0;
 8006c34:	4b07      	ldr	r3, [pc, #28]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c36:	2200      	movs	r2, #0
 8006c38:	601a      	str	r2, [r3, #0]
			break;
 8006c3a:	e001      	b.n	8006c40 <STM32446triggerA+0x94>
			break;
 8006c3c:	bf00      	nop
 8006c3e:	e000      	b.n	8006c42 <STM32446triggerA+0x96>
			break;
 8006c40:	bf00      	nop
	}
	return mem[3];
 8006c42:	4b04      	ldr	r3, [pc, #16]	; (8006c54 <STM32446triggerA+0xa8>)
 8006c44:	68db      	ldr	r3, [r3, #12]
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	2000089c 	.word	0x2000089c

08006c58 <STM32446triggerB>:

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	603b      	str	r3, [r7, #0]
 8006c64:	4613      	mov	r3, r2
 8006c66:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 8006c68:	4b25      	ldr	r3, [pc, #148]	; (8006d00 <STM32446triggerB+0xa8>)
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 8006c6e:	4b24      	ldr	r3, [pc, #144]	; (8006d00 <STM32446triggerB+0xa8>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d002      	beq.n	8006c7c <STM32446triggerB+0x24>
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d010      	beq.n	8006c9c <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 8006c7a:	e039      	b.n	8006cf0 <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 8006c7c:	79fb      	ldrb	r3, [r7, #7]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	fa02 f303 	lsl.w	r3, r2, r3
 8006c84:	461a      	mov	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	4013      	ands	r3, r2
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d02d      	beq.n	8006cea <STM32446triggerB+0x92>
				nen[1] = counter;
 8006c8e:	4a1c      	ldr	r2, [pc, #112]	; (8006d00 <STM32446triggerB+0xa8>)
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 8006c94:	4b1a      	ldr	r3, [pc, #104]	; (8006d00 <STM32446triggerB+0xa8>)
 8006c96:	2201      	movs	r2, #1
 8006c98:	601a      	str	r2, [r3, #0]
			break;
 8006c9a:	e026      	b.n	8006cea <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 8006c9c:	79fb      	ldrb	r3, [r7, #7]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	4013      	ands	r3, r2
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d01f      	beq.n	8006cee <STM32446triggerB+0x96>
				nen[2] = counter;
 8006cae:	4a14      	ldr	r2, [pc, #80]	; (8006d00 <STM32446triggerB+0xa8>)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 8006cb4:	4b12      	ldr	r3, [pc, #72]	; (8006d00 <STM32446triggerB+0xa8>)
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	1c5a      	adds	r2, r3, #1
 8006cba:	4b11      	ldr	r3, [pc, #68]	; (8006d00 <STM32446triggerB+0xa8>)
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d907      	bls.n	8006cd2 <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 8006cc2:	4b0f      	ldr	r3, [pc, #60]	; (8006d00 <STM32446triggerB+0xa8>)
 8006cc4:	689a      	ldr	r2, [r3, #8]
 8006cc6:	4b0e      	ldr	r3, [pc, #56]	; (8006d00 <STM32446triggerB+0xa8>)
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	1ad3      	subs	r3, r2, r3
 8006ccc:	4a0c      	ldr	r2, [pc, #48]	; (8006d00 <STM32446triggerB+0xa8>)
 8006cce:	60d3      	str	r3, [r2, #12]
 8006cd0:	e007      	b.n	8006ce2 <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t) sperm - nen[1]) + nen[2];
 8006cd2:	4b0b      	ldr	r3, [pc, #44]	; (8006d00 <STM32446triggerB+0xa8>)
 8006cd4:	689a      	ldr	r2, [r3, #8]
 8006cd6:	4b0a      	ldr	r3, [pc, #40]	; (8006d00 <STM32446triggerB+0xa8>)
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	4a08      	ldr	r2, [pc, #32]	; (8006d00 <STM32446triggerB+0xa8>)
 8006ce0:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 8006ce2:	4b07      	ldr	r3, [pc, #28]	; (8006d00 <STM32446triggerB+0xa8>)
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	601a      	str	r2, [r3, #0]
			break;
 8006ce8:	e001      	b.n	8006cee <STM32446triggerB+0x96>
			break;
 8006cea:	bf00      	nop
 8006cec:	e000      	b.n	8006cf0 <STM32446triggerB+0x98>
			break;
 8006cee:	bf00      	nop
	}
	return nen[3];
 8006cf0:	4b03      	ldr	r3, [pc, #12]	; (8006d00 <STM32446triggerB+0xa8>)
 8006cf2:	68db      	ldr	r3, [r3, #12]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3714      	adds	r7, #20
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr
 8006d00:	200008ac 	.word	0x200008ac

08006d04 <STM32ReadHLByte>:

uint16_t STM32ReadHLByte(STM32HighLowByte reg)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8006d0c:	793b      	ldrb	r3, [r7, #4]
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	021b      	lsls	r3, r3, #8
 8006d12:	b29a      	uxth	r2, r3
 8006d14:	797b      	ldrb	r3, [r7, #5]
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	b29b      	uxth	r3, r3
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <STM32ReadLHByte>:

uint16_t STM32ReadLHByte(STM32HighLowByte reg)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 8006d30:	797b      	ldrb	r3, [r7, #5]
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	021b      	lsls	r3, r3, #8
 8006d36:	b29a      	uxth	r2, r3
 8006d38:	793b      	ldrb	r3, [r7, #4]
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	b29b      	uxth	r3, r3
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <STM32WriteHLByte>:

STM32HighLowByte STM32WriteHLByte(uint16_t val)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	4603      	mov	r3, r0
 8006d54:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8006d56:	88fb      	ldrh	r3, [r7, #6]
 8006d58:	0a1b      	lsrs	r3, r3, #8
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	723b      	strb	r3, [r7, #8]
 8006d60:	88fb      	ldrh	r3, [r7, #6]
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	727b      	strb	r3, [r7, #9]
	return reg;
 8006d66:	893b      	ldrh	r3, [r7, #8]
 8006d68:	81bb      	strh	r3, [r7, #12]
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	7b3a      	ldrb	r2, [r7, #12]
 8006d6e:	f362 0307 	bfi	r3, r2, #0, #8
 8006d72:	7b7a      	ldrb	r2, [r7, #13]
 8006d74:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3714      	adds	r7, #20
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <STM32WriteLHByte>:

STM32HighLowByte STM32WriteLHByte(uint16_t val)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 8006d8e:	88fb      	ldrh	r3, [r7, #6]
 8006d90:	0a1b      	lsrs	r3, r3, #8
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	727b      	strb	r3, [r7, #9]
 8006d98:	88fb      	ldrh	r3, [r7, #6]
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	723b      	strb	r3, [r7, #8]
	return reg;
 8006d9e:	893b      	ldrh	r3, [r7, #8]
 8006da0:	81bb      	strh	r3, [r7, #12]
 8006da2:	2300      	movs	r3, #0
 8006da4:	7b3a      	ldrb	r2, [r7, #12]
 8006da6:	f362 0307 	bfi	r3, r2, #0, #8
 8006daa:	7b7a      	ldrb	r2, [r7, #13]
 8006dac:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3714      	adds	r7, #20
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <STM32SwapByte>:

uint16_t STM32SwapByte(uint16_t num)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b085      	sub	sp, #20
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 8006dc6:	88fb      	ldrh	r3, [r7, #6]
 8006dc8:	021b      	lsls	r3, r3, #8
 8006dca:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 8006dcc:	88fb      	ldrh	r3, [r7, #6]
 8006dce:	0a1b      	lsrs	r3, r3, #8
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	89fb      	ldrh	r3, [r7, #14]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	b29b      	uxth	r3, r3
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3714      	adds	r7, #20
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr
 8006de4:	0000      	movs	r0, r0
	...

08006de8 <STM32446FUNCftoa>:

/***ftoa***/
char* STM32446FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8006de8:	b5b0      	push	{r4, r5, r7, lr}
 8006dea:	b08a      	sub	sp, #40	; 0x28
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	ed87 0b02 	vstr	d0, [r7, #8]
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	460b      	mov	r3, r1
 8006df6:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 8006dfc:	f04f 0200 	mov.w	r2, #0
 8006e00:	f04f 0300 	mov.w	r3, #0
 8006e04:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e08:	f7f9 fe88 	bl	8000b1c <__aeabi_dcmplt>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d008      	beq.n	8006e24 <STM32446FUNCftoa+0x3c>
		n = -num; sign = -1;
 8006e12:	68bc      	ldr	r4, [r7, #8]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8006e1a:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8006e1e:	23ff      	movs	r3, #255	; 0xff
 8006e20:	77bb      	strb	r3, [r7, #30]
 8006e22:	e005      	b.n	8006e30 <STM32446FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 8006e24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e28:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 8006e30:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006e34:	f7f9 fed8 	bl	8000be8 <__aeabi_d2uiz>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	61bb      	str	r3, [r7, #24]
 8006e3c:	69b8      	ldr	r0, [r7, #24]
 8006e3e:	f7f9 fb81 	bl	8000544 <__aeabi_ui2d>
 8006e42:	4602      	mov	r2, r0
 8006e44:	460b      	mov	r3, r1
 8006e46:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006e4a:	f7f9 fa3d 	bl	80002c8 <__aeabi_dsub>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	460b      	mov	r3, r1
 8006e52:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = STM32446FUNCintinvstr((int)ipart, res, 1);
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	6879      	ldr	r1, [r7, #4]
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f000 f9b7 	bl	80071d0 <STM32446FUNCintinvstr>
 8006e62:	4603      	mov	r3, r0
 8006e64:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 8006e66:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	da08      	bge.n	8006e80 <STM32446FUNCftoa+0x98>
 8006e6e:	7ffb      	ldrb	r3, [r7, #31]
 8006e70:	1c5a      	adds	r2, r3, #1
 8006e72:	77fa      	strb	r2, [r7, #31]
 8006e74:	461a      	mov	r2, r3
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4413      	add	r3, r2
 8006e7a:	222d      	movs	r2, #45	; 0x2d
 8006e7c:	701a      	strb	r2, [r3, #0]
 8006e7e:	e007      	b.n	8006e90 <STM32446FUNCftoa+0xa8>
 8006e80:	7ffb      	ldrb	r3, [r7, #31]
 8006e82:	1c5a      	adds	r2, r3, #1
 8006e84:	77fa      	strb	r2, [r7, #31]
 8006e86:	461a      	mov	r2, r3
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	2220      	movs	r2, #32
 8006e8e:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 8006e90:	7ffb      	ldrb	r3, [r7, #31]
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	4413      	add	r3, r2
 8006e96:	2200      	movs	r2, #0
 8006e98:	701a      	strb	r2, [r3, #0]
	STM32446Reverse(res);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f96a 	bl	8007174 <STM32446Reverse>
	if (afterpoint > 0 && afterpoint < (8 + 1)){
 8006ea0:	78fb      	ldrb	r3, [r7, #3]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d030      	beq.n	8006f08 <STM32446FUNCftoa+0x120>
 8006ea6:	78fb      	ldrb	r3, [r7, #3]
 8006ea8:	2b08      	cmp	r3, #8
 8006eaa:	d82d      	bhi.n	8006f08 <STM32446FUNCftoa+0x120>
		res[k++] = '.';
 8006eac:	7ffb      	ldrb	r3, [r7, #31]
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	77fa      	strb	r2, [r7, #31]
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	4413      	add	r3, r2
 8006eb8:	222e      	movs	r2, #46	; 0x2e
 8006eba:	701a      	strb	r2, [r3, #0]
		STM32446FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 8006ebc:	78fb      	ldrb	r3, [r7, #3]
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7f9 fb40 	bl	8000544 <__aeabi_ui2d>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	ec43 2b11 	vmov	d1, r2, r3
 8006ecc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8006f58 <STM32446FUNCftoa+0x170>
 8006ed0:	f001 f822 	bl	8007f18 <pow>
 8006ed4:	ec51 0b10 	vmov	r0, r1, d0
 8006ed8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006edc:	f7f9 fbac 	bl	8000638 <__aeabi_dmul>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	460b      	mov	r3, r1
 8006ee4:	4610      	mov	r0, r2
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	f7f9 fe56 	bl	8000b98 <__aeabi_d2iz>
 8006eec:	7ffb      	ldrb	r3, [r7, #31]
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	78fa      	ldrb	r2, [r7, #3]
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	f000 f96b 	bl	80071d0 <STM32446FUNCintinvstr>
		STM32446Reverse(res + k);
 8006efa:	7ffb      	ldrb	r3, [r7, #31]
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	4413      	add	r3, r2
 8006f00:	4618      	mov	r0, r3
 8006f02:	f000 f937 	bl	8007174 <STM32446Reverse>
 8006f06:	e021      	b.n	8006f4c <STM32446FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8006f08:	7ffb      	ldrb	r3, [r7, #31]
 8006f0a:	1c5a      	adds	r2, r3, #1
 8006f0c:	77fa      	strb	r2, [r7, #31]
 8006f0e:	461a      	mov	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4413      	add	r3, r2
 8006f14:	222e      	movs	r2, #46	; 0x2e
 8006f16:	701a      	strb	r2, [r3, #0]
		STM32446FUNCintinvstr( (int32_t)(fpart * pow(10, 2)), (res + k), 2 );
 8006f18:	f04f 0200 	mov.w	r2, #0
 8006f1c:	4b10      	ldr	r3, [pc, #64]	; (8006f60 <STM32446FUNCftoa+0x178>)
 8006f1e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006f22:	f7f9 fb89 	bl	8000638 <__aeabi_dmul>
 8006f26:	4602      	mov	r2, r0
 8006f28:	460b      	mov	r3, r1
 8006f2a:	4610      	mov	r0, r2
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	f7f9 fe33 	bl	8000b98 <__aeabi_d2iz>
 8006f32:	7ffb      	ldrb	r3, [r7, #31]
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	4413      	add	r3, r2
 8006f38:	2202      	movs	r2, #2
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	f000 f948 	bl	80071d0 <STM32446FUNCintinvstr>
		STM32446Reverse(res + k);
 8006f40:	7ffb      	ldrb	r3, [r7, #31]
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	4413      	add	r3, r2
 8006f46:	4618      	mov	r0, r3
 8006f48:	f000 f914 	bl	8007174 <STM32446Reverse>
	}
	return res;
 8006f4c:	687b      	ldr	r3, [r7, #4]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3728      	adds	r7, #40	; 0x28
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bdb0      	pop	{r4, r5, r7, pc}
 8006f56:	bf00      	nop
 8006f58:	00000000 	.word	0x00000000
 8006f5c:	40240000 	.word	0x40240000
 8006f60:	40590000 	.word	0x40590000

08006f64 <STM32446FUNCprint>:

/***print***/
char* STM32446FUNCprint( char* str, uint8_t size_str, const char* format, ... )
{
 8006f64:	b40c      	push	{r2, r3}
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b084      	sub	sp, #16
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
 8006f6e:	460b      	mov	r3, r1
 8006f70:	70fb      	strb	r3, [r7, #3]
	va_list aptr;
	int ret;

	va_start(aptr, format);
 8006f72:	f107 031c 	add.w	r3, r7, #28
 8006f76:	60bb      	str	r3, [r7, #8]
	ret = vsnprintf( str, size_str, (const char*) format, aptr );
 8006f78:	78f9      	ldrb	r1, [r7, #3]
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	69ba      	ldr	r2, [r7, #24]
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 fb0c 	bl	800759c <vsniprintf>
 8006f84:	60f8      	str	r0, [r7, #12]
	//ret = vsnprintf( ptr, size_str, format, aptr );
	va_end(aptr);

	if(ret < 0){
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	da01      	bge.n	8006f90 <STM32446FUNCprint+0x2c>
		return NULL;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	e000      	b.n	8006f92 <STM32446FUNCprint+0x2e>
		//str[0]='/0';str[1]='/0';str[2]='/0';str[3]='/0';
	}else
		return str;
 8006f90:	687b      	ldr	r3, [r7, #4]
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f9c:	b002      	add	sp, #8
 8006f9e:	4770      	bx	lr

08006fa0 <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006fa4:	4b25      	ldr	r3, [pc, #148]	; (800703c <STM32446RtcSetTr+0x9c>)
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	4b24      	ldr	r3, [pc, #144]	; (800703c <STM32446RtcSetTr+0x9c>)
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fb2:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8006fb4:	4b21      	ldr	r3, [pc, #132]	; (800703c <STM32446RtcSetTr+0x9c>)
 8006fb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006fba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fbc:	4b1f      	ldr	r3, [pc, #124]	; (800703c <STM32446RtcSetTr+0x9c>)
 8006fbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006fc2:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006fc6:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006fc8:	4b1c      	ldr	r3, [pc, #112]	; (800703c <STM32446RtcSetTr+0x9c>)
 8006fca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006fce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fd0:	4b1a      	ldr	r3, [pc, #104]	; (800703c <STM32446RtcSetTr+0x9c>)
 8006fd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006fd6:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006fda:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8006fdc:	4b17      	ldr	r3, [pc, #92]	; (800703c <STM32446RtcSetTr+0x9c>)
 8006fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006fe2:	68da      	ldr	r2, [r3, #12]
 8006fe4:	4b15      	ldr	r3, [pc, #84]	; (800703c <STM32446RtcSetTr+0x9c>)
 8006fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006fea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006fee:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006ff0:	bf00      	nop
 8006ff2:	4b12      	ldr	r3, [pc, #72]	; (800703c <STM32446RtcSetTr+0x9c>)
 8006ff4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006ff8:	68db      	ldr	r3, [r3, #12]
 8006ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d0f7      	beq.n	8006ff2 <STM32446RtcSetTr+0x52>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 8007002:	4b0e      	ldr	r3, [pc, #56]	; (800703c <STM32446RtcSetTr+0x9c>)
 8007004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007008:	4a0d      	ldr	r2, [pc, #52]	; (8007040 <STM32446RtcSetTr+0xa0>)
 800700a:	6812      	ldr	r2, [r2, #0]
 800700c:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 800700e:	4b0b      	ldr	r3, [pc, #44]	; (800703c <STM32446RtcSetTr+0x9c>)
 8007010:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007014:	68da      	ldr	r2, [r3, #12]
 8007016:	4b09      	ldr	r3, [pc, #36]	; (800703c <STM32446RtcSetTr+0x9c>)
 8007018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800701c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007020:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8007022:	4b06      	ldr	r3, [pc, #24]	; (800703c <STM32446RtcSetTr+0x9c>)
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	4b04      	ldr	r3, [pc, #16]	; (800703c <STM32446RtcSetTr+0x9c>)
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007030:	601a      	str	r2, [r3, #0]
}
 8007032:	bf00      	nop
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr
 800703c:	2000068c 	.word	0x2000068c
 8007040:	20000894 	.word	0x20000894

08007044 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 8007044:	b480      	push	{r7}
 8007046:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8007048:	4b25      	ldr	r3, [pc, #148]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	4b24      	ldr	r3, [pc, #144]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007056:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8007058:	4b21      	ldr	r3, [pc, #132]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 800705a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800705e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007060:	4b1f      	ldr	r3, [pc, #124]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 8007062:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007066:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800706a:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 800706c:	4b1c      	ldr	r3, [pc, #112]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 800706e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007072:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007074:	4b1a      	ldr	r3, [pc, #104]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 8007076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800707a:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 800707e:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8007080:	4b17      	ldr	r3, [pc, #92]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 8007082:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007086:	68da      	ldr	r2, [r3, #12]
 8007088:	4b15      	ldr	r3, [pc, #84]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 800708a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800708e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007092:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8007094:	bf00      	nop
 8007096:	4b12      	ldr	r3, [pc, #72]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 8007098:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d0f7      	beq.n	8007096 <STM32446RtcSetDr+0x52>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 80070a6:	4b0e      	ldr	r3, [pc, #56]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 80070a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070ac:	4a0d      	ldr	r2, [pc, #52]	; (80070e4 <STM32446RtcSetDr+0xa0>)
 80070ae:	6812      	ldr	r2, [r2, #0]
 80070b0:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 80070b2:	4b0b      	ldr	r3, [pc, #44]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 80070b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070b8:	68da      	ldr	r2, [r3, #12]
 80070ba:	4b09      	ldr	r3, [pc, #36]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 80070bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80070c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070c4:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80070c6:	4b06      	ldr	r3, [pc, #24]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	4b04      	ldr	r3, [pc, #16]	; (80070e0 <STM32446RtcSetDr+0x9c>)
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070d4:	601a      	str	r2, [r3, #0]
}
 80070d6:	bf00      	nop
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr
 80070e0:	2000068c 	.word	0x2000068c
 80070e4:	20000898 	.word	0x20000898

080070e8 <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	4603      	mov	r3, r0
 80070f0:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 80070f2:	4b10      	ldr	r3, [pc, #64]	; (8007134 <STM32446RtcAccess+0x4c>)
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070f8:	4b0e      	ldr	r3, [pc, #56]	; (8007134 <STM32446RtcAccess+0x4c>)
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007100:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));
	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8007102:	4b0c      	ldr	r3, [pc, #48]	; (8007134 <STM32446RtcAccess+0x4c>)
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	4b0a      	ldr	r3, [pc, #40]	; (8007134 <STM32446RtcAccess+0x4c>)
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007110:	601a      	str	r2, [r3, #0]
	//3 - Select the RTC clock source RTC/AWU clock
	STM32446RccLEnable(clock);
 8007112:	79fb      	ldrb	r3, [r7, #7]
 8007114:	4618      	mov	r0, r3
 8007116:	f7fc ffeb 	bl	80040f0 <STM32446RccLEnable>
	status = 1;
 800711a:	2301      	movs	r3, #1
 800711c:	73fb      	strb	r3, [r7, #15]
	//4 - RTCSEL[1:0]: RTC clock source selection
	STM32446RccLSelect(clock);
 800711e:	79fb      	ldrb	r3, [r7, #7]
 8007120:	4618      	mov	r0, r3
 8007122:	f7fd f843 	bl	80041ac <STM32446RccLSelect>
	status = 2;
 8007126:	2302      	movs	r3, #2
 8007128:	73fb      	strb	r3, [r7, #15]
	return status;
 800712a:	7bfb      	ldrb	r3, [r7, #15]
}
 800712c:	4618      	mov	r0, r3
 800712e:	3710      	adds	r7, #16
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	2000068c 	.word	0x2000068c

08007138 <template>:
	ret.rcc.reg->AHB1ENR |= (1 << 18); // BKPSRAMEN: Backup SRAM interface clock enable
}

// TEMPLATE
void template(void)
{ // the best procedure ever does absolutely nothing
 8007138:	b480      	push	{r7}
 800713a:	af00      	add	r7, sp, #0

}
 800713c:	bf00      	nop
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <STM32446StringLength>:

// Function to count the number of characters in a string
int STM32446StringLength (const char string[])
{
 8007146:	b480      	push	{r7}
 8007148:	b085      	sub	sp, #20
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 800714e:	2300      	movs	r3, #0
 8007150:	60fb      	str	r3, [r7, #12]
 8007152:	e002      	b.n	800715a <STM32446StringLength+0x14>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	3301      	adds	r3, #1
 8007158:	60fb      	str	r3, [r7, #12]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	4413      	add	r3, r2
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1f6      	bne.n	8007154 <STM32446StringLength+0xe>
	return count;
 8007166:	68fb      	ldr	r3, [r7, #12]
}
 8007168:	4618      	mov	r0, r3
 800716a:	3714      	adds	r7, #20
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <STM32446Reverse>:

// reverse: reverse string s in place
void STM32446Reverse(char s[])
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b086      	sub	sp, #24
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for ( i = 0, j = STM32446StringLength(s) - 1; i < j ; i++, j-- ){
 800717c:	2300      	movs	r3, #0
 800717e:	617b      	str	r3, [r7, #20]
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f7ff ffe0 	bl	8007146 <STM32446StringLength>
 8007186:	4603      	mov	r3, r0
 8007188:	3b01      	subs	r3, #1
 800718a:	613b      	str	r3, [r7, #16]
 800718c:	e017      	b.n	80071be <STM32446Reverse+0x4a>
		c = s[i];
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	4413      	add	r3, r2
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	441a      	add	r2, r3
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	6879      	ldr	r1, [r7, #4]
 80071a2:	440b      	add	r3, r1
 80071a4:	7812      	ldrb	r2, [r2, #0]
 80071a6:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	687a      	ldr	r2, [r7, #4]
 80071ac:	4413      	add	r3, r2
 80071ae:	7bfa      	ldrb	r2, [r7, #15]
 80071b0:	701a      	strb	r2, [r3, #0]
	for ( i = 0, j = STM32446StringLength(s) - 1; i < j ; i++, j-- ){
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	3301      	adds	r3, #1
 80071b6:	617b      	str	r3, [r7, #20]
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	3b01      	subs	r3, #1
 80071bc:	613b      	str	r3, [r7, #16]
 80071be:	697a      	ldr	r2, [r7, #20]
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	dbe3      	blt.n	800718e <STM32446Reverse+0x1a>
	}
}
 80071c6:	bf00      	nop
 80071c8:	bf00      	nop
 80071ca:	3718      	adds	r7, #24
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <STM32446FUNCintinvstr>:

/***intinvstr***/
uint8_t STM32446FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b087      	sub	sp, #28
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	4613      	mov	r3, r2
 80071dc:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 80071de:	2300      	movs	r3, #0
 80071e0:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	4b27      	ldr	r3, [pc, #156]	; (8007284 <STM32446FUNCintinvstr+0xb4>)
 80071e6:	fb83 1302 	smull	r1, r3, r3, r2
 80071ea:	1099      	asrs	r1, r3, #2
 80071ec:	17d3      	asrs	r3, r2, #31
 80071ee:	1ac9      	subs	r1, r1, r3
 80071f0:	460b      	mov	r3, r1
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	440b      	add	r3, r1
 80071f6:	005b      	lsls	r3, r3, #1
 80071f8:	1ad1      	subs	r1, r2, r3
 80071fa:	b2ca      	uxtb	r2, r1
 80071fc:	7dfb      	ldrb	r3, [r7, #23]
 80071fe:	1c59      	adds	r1, r3, #1
 8007200:	75f9      	strb	r1, [r7, #23]
 8007202:	4619      	mov	r1, r3
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	440b      	add	r3, r1
 8007208:	3230      	adds	r2, #48	; 0x30
 800720a:	b2d2      	uxtb	r2, r2
 800720c:	701a      	strb	r2, [r3, #0]
 800720e:	e015      	b.n	800723c <STM32446FUNCintinvstr+0x6c>
 8007210:	68fa      	ldr	r2, [r7, #12]
 8007212:	4b1c      	ldr	r3, [pc, #112]	; (8007284 <STM32446FUNCintinvstr+0xb4>)
 8007214:	fb83 1302 	smull	r1, r3, r3, r2
 8007218:	1099      	asrs	r1, r3, #2
 800721a:	17d3      	asrs	r3, r2, #31
 800721c:	1ac9      	subs	r1, r1, r3
 800721e:	460b      	mov	r3, r1
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	440b      	add	r3, r1
 8007224:	005b      	lsls	r3, r3, #1
 8007226:	1ad1      	subs	r1, r2, r3
 8007228:	b2ca      	uxtb	r2, r1
 800722a:	7dfb      	ldrb	r3, [r7, #23]
 800722c:	1c59      	adds	r1, r3, #1
 800722e:	75f9      	strb	r1, [r7, #23]
 8007230:	4619      	mov	r1, r3
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	440b      	add	r3, r1
 8007236:	3230      	adds	r2, #48	; 0x30
 8007238:	b2d2      	uxtb	r2, r2
 800723a:	701a      	strb	r2, [r3, #0]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	4a11      	ldr	r2, [pc, #68]	; (8007284 <STM32446FUNCintinvstr+0xb4>)
 8007240:	fb82 1203 	smull	r1, r2, r2, r3
 8007244:	1092      	asrs	r2, r2, #2
 8007246:	17db      	asrs	r3, r3, #31
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	60fb      	str	r3, [r7, #12]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2b00      	cmp	r3, #0
 8007250:	dcde      	bgt.n	8007210 <STM32446FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 8007252:	e007      	b.n	8007264 <STM32446FUNCintinvstr+0x94>
 8007254:	7dfb      	ldrb	r3, [r7, #23]
 8007256:	1c5a      	adds	r2, r3, #1
 8007258:	75fa      	strb	r2, [r7, #23]
 800725a:	461a      	mov	r2, r3
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	4413      	add	r3, r2
 8007260:	2230      	movs	r2, #48	; 0x30
 8007262:	701a      	strb	r2, [r3, #0]
 8007264:	7dfa      	ldrb	r2, [r7, #23]
 8007266:	79fb      	ldrb	r3, [r7, #7]
 8007268:	429a      	cmp	r2, r3
 800726a:	d3f3      	bcc.n	8007254 <STM32446FUNCintinvstr+0x84>
	res[k] = '\0';
 800726c:	7dfb      	ldrb	r3, [r7, #23]
 800726e:	68ba      	ldr	r2, [r7, #8]
 8007270:	4413      	add	r3, r2
 8007272:	2200      	movs	r2, #0
 8007274:	701a      	strb	r2, [r3, #0]
	return k;
 8007276:	7dfb      	ldrb	r3, [r7, #23]
}
 8007278:	4618      	mov	r0, r3
 800727a:	371c      	adds	r7, #28
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr
 8007284:	66666667 	.word	0x66666667

08007288 <SystickInic>:

/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemClock() - 1);
 800728c:	f7fd fa82 	bl	8004794 <SystemClock>
 8007290:	4602      	mov	r2, r0
 8007292:	4b0b      	ldr	r3, [pc, #44]	; (80072c0 <SystickInic+0x38>)
 8007294:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007298:	3a01      	subs	r2, #1
 800729a:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 800729c:	4b08      	ldr	r3, [pc, #32]	; (80072c0 <SystickInic+0x38>)
 800729e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80072a2:	2200      	movs	r2, #0
 80072a4:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= ((1 << 1) | (1 << 2));
 80072a6:	4b06      	ldr	r3, [pc, #24]	; (80072c0 <SystickInic+0x38>)
 80072a8:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	4b04      	ldr	r3, [pc, #16]	; (80072c0 <SystickInic+0x38>)
 80072b0:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80072b4:	f042 0206 	orr.w	r2, r2, #6
 80072b8:	601a      	str	r2, [r3, #0]
}
 80072ba:	bf00      	nop
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	2000068c 	.word	0x2000068c

080072c4 <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 1000) - 1);
 80072cc:	f7fd fa62 	bl	8004794 <SystemClock>
 80072d0:	4603      	mov	r3, r0
 80072d2:	4a15      	ldr	r2, [pc, #84]	; (8007328 <STM32446delay_ms+0x64>)
 80072d4:	fba2 2303 	umull	r2, r3, r2, r3
 80072d8:	099a      	lsrs	r2, r3, #6
 80072da:	4b14      	ldr	r3, [pc, #80]	; (800732c <STM32446delay_ms+0x68>)
 80072dc:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80072e0:	3a01      	subs	r2, #1
 80072e2:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80072e4:	4b11      	ldr	r3, [pc, #68]	; (800732c <STM32446delay_ms+0x68>)
 80072e6:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	4b0f      	ldr	r3, [pc, #60]	; (800732c <STM32446delay_ms+0x68>)
 80072ee:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80072f2:	f042 0201 	orr.w	r2, r2, #1
 80072f6:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80072f8:	4b0d      	ldr	r3, [pc, #52]	; (8007330 <STM32446delay_ms+0x6c>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 80072fe:	bf00      	nop
 8007300:	4b0b      	ldr	r3, [pc, #44]	; (8007330 <STM32446delay_ms+0x6c>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	429a      	cmp	r2, r3
 8007308:	d8fa      	bhi.n	8007300 <STM32446delay_ms+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 800730a:	4b08      	ldr	r3, [pc, #32]	; (800732c <STM32446delay_ms+0x68>)
 800730c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	4b06      	ldr	r3, [pc, #24]	; (800732c <STM32446delay_ms+0x68>)
 8007314:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007318:	f022 0201 	bic.w	r2, r2, #1
 800731c:	601a      	str	r2, [r3, #0]
}
 800731e:	bf00      	nop
 8007320:	3708      	adds	r7, #8
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	10624dd3 	.word	0x10624dd3
 800732c:	2000068c 	.word	0x2000068c
 8007330:	20000890 	.word	0x20000890

08007334 <STM32446delay_10us>:
void STM32446delay_10us(uint32_t ten_us)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b082      	sub	sp, #8
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 100000) - 1);
 800733c:	f7fd fa2a 	bl	8004794 <SystemClock>
 8007340:	4603      	mov	r3, r0
 8007342:	095b      	lsrs	r3, r3, #5
 8007344:	4a14      	ldr	r2, [pc, #80]	; (8007398 <STM32446delay_10us+0x64>)
 8007346:	fba2 2303 	umull	r2, r3, r2, r3
 800734a:	09da      	lsrs	r2, r3, #7
 800734c:	4b13      	ldr	r3, [pc, #76]	; (800739c <STM32446delay_10us+0x68>)
 800734e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007352:	3a01      	subs	r2, #1
 8007354:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 8007356:	4b11      	ldr	r3, [pc, #68]	; (800739c <STM32446delay_10us+0x68>)
 8007358:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	4b0f      	ldr	r3, [pc, #60]	; (800739c <STM32446delay_10us+0x68>)
 8007360:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007364:	f042 0201 	orr.w	r2, r2, #1
 8007368:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 800736a:	4b0d      	ldr	r3, [pc, #52]	; (80073a0 <STM32446delay_10us+0x6c>)
 800736c:	2200      	movs	r2, #0
 800736e:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ten_us);
 8007370:	bf00      	nop
 8007372:	4b0b      	ldr	r3, [pc, #44]	; (80073a0 <STM32446delay_10us+0x6c>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	429a      	cmp	r2, r3
 800737a:	d8fa      	bhi.n	8007372 <STM32446delay_10us+0x3e>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 800737c:	4b07      	ldr	r3, [pc, #28]	; (800739c <STM32446delay_10us+0x68>)
 800737e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	4b05      	ldr	r3, [pc, #20]	; (800739c <STM32446delay_10us+0x68>)
 8007386:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800738a:	f022 0201 	bic.w	r2, r2, #1
 800738e:	601a      	str	r2, [r3, #0]
}
 8007390:	bf00      	nop
 8007392:	3708      	adds	r7, #8
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}
 8007398:	0a7c5ac5 	.word	0x0a7c5ac5
 800739c:	2000068c 	.word	0x2000068c
 80073a0:	20000890 	.word	0x20000890

080073a4 <STM32446delay_us>:

void STM32446delay_us(uint32_t us)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b082      	sub	sp, #8
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 1000000) - 1);
 80073ac:	f7fd f9f2 	bl	8004794 <SystemClock>
 80073b0:	4603      	mov	r3, r0
 80073b2:	4a15      	ldr	r2, [pc, #84]	; (8007408 <STM32446delay_us+0x64>)
 80073b4:	fba2 2303 	umull	r2, r3, r2, r3
 80073b8:	0c9a      	lsrs	r2, r3, #18
 80073ba:	4b14      	ldr	r3, [pc, #80]	; (800740c <STM32446delay_us+0x68>)
 80073bc:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80073c0:	3a01      	subs	r2, #1
 80073c2:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80073c4:	4b11      	ldr	r3, [pc, #68]	; (800740c <STM32446delay_us+0x68>)
 80073c6:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	4b0f      	ldr	r3, [pc, #60]	; (800740c <STM32446delay_us+0x68>)
 80073ce:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80073d2:	f042 0201 	orr.w	r2, r2, #1
 80073d6:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80073d8:	4b0d      	ldr	r3, [pc, #52]	; (8007410 <STM32446delay_us+0x6c>)
 80073da:	2200      	movs	r2, #0
 80073dc:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 80073de:	bf00      	nop
 80073e0:	4b0b      	ldr	r3, [pc, #44]	; (8007410 <STM32446delay_us+0x6c>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d8fa      	bhi.n	80073e0 <STM32446delay_us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 80073ea:	4b08      	ldr	r3, [pc, #32]	; (800740c <STM32446delay_us+0x68>)
 80073ec:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	4b06      	ldr	r3, [pc, #24]	; (800740c <STM32446delay_us+0x68>)
 80073f4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80073f8:	f022 0201 	bic.w	r2, r2, #1
 80073fc:	601a      	str	r2, [r3, #0]
}
 80073fe:	bf00      	nop
 8007400:	3708      	adds	r7, #8
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
 8007406:	bf00      	nop
 8007408:	431bde83 	.word	0x431bde83
 800740c:	2000068c 	.word	0x2000068c
 8007410:	20000890 	.word	0x20000890

08007414 <SysTick_Handler>:

/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 8007414:	b480      	push	{r7}
 8007416:	af00      	add	r7, sp, #0
	DelayCounter++;
 8007418:	4b04      	ldr	r3, [pc, #16]	; (800742c <SysTick_Handler+0x18>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	3301      	adds	r3, #1
 800741e:	4a03      	ldr	r2, [pc, #12]	; (800742c <SysTick_Handler+0x18>)
 8007420:	6013      	str	r3, [r2, #0]
}
 8007422:	bf00      	nop
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr
 800742c:	20000890 	.word	0x20000890

08007430 <__errno>:
 8007430:	4b01      	ldr	r3, [pc, #4]	; (8007438 <__errno+0x8>)
 8007432:	6818      	ldr	r0, [r3, #0]
 8007434:	4770      	bx	lr
 8007436:	bf00      	nop
 8007438:	20000004 	.word	0x20000004

0800743c <__libc_init_array>:
 800743c:	b570      	push	{r4, r5, r6, lr}
 800743e:	4d0d      	ldr	r5, [pc, #52]	; (8007474 <__libc_init_array+0x38>)
 8007440:	4c0d      	ldr	r4, [pc, #52]	; (8007478 <__libc_init_array+0x3c>)
 8007442:	1b64      	subs	r4, r4, r5
 8007444:	10a4      	asrs	r4, r4, #2
 8007446:	2600      	movs	r6, #0
 8007448:	42a6      	cmp	r6, r4
 800744a:	d109      	bne.n	8007460 <__libc_init_array+0x24>
 800744c:	4d0b      	ldr	r5, [pc, #44]	; (800747c <__libc_init_array+0x40>)
 800744e:	4c0c      	ldr	r4, [pc, #48]	; (8007480 <__libc_init_array+0x44>)
 8007450:	f001 fc7c 	bl	8008d4c <_init>
 8007454:	1b64      	subs	r4, r4, r5
 8007456:	10a4      	asrs	r4, r4, #2
 8007458:	2600      	movs	r6, #0
 800745a:	42a6      	cmp	r6, r4
 800745c:	d105      	bne.n	800746a <__libc_init_array+0x2e>
 800745e:	bd70      	pop	{r4, r5, r6, pc}
 8007460:	f855 3b04 	ldr.w	r3, [r5], #4
 8007464:	4798      	blx	r3
 8007466:	3601      	adds	r6, #1
 8007468:	e7ee      	b.n	8007448 <__libc_init_array+0xc>
 800746a:	f855 3b04 	ldr.w	r3, [r5], #4
 800746e:	4798      	blx	r3
 8007470:	3601      	adds	r6, #1
 8007472:	e7f2      	b.n	800745a <__libc_init_array+0x1e>
 8007474:	08008fe0 	.word	0x08008fe0
 8007478:	08008fe0 	.word	0x08008fe0
 800747c:	08008fe0 	.word	0x08008fe0
 8007480:	08008fe4 	.word	0x08008fe4

08007484 <memcpy>:
 8007484:	440a      	add	r2, r1
 8007486:	4291      	cmp	r1, r2
 8007488:	f100 33ff 	add.w	r3, r0, #4294967295
 800748c:	d100      	bne.n	8007490 <memcpy+0xc>
 800748e:	4770      	bx	lr
 8007490:	b510      	push	{r4, lr}
 8007492:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007496:	f803 4f01 	strb.w	r4, [r3, #1]!
 800749a:	4291      	cmp	r1, r2
 800749c:	d1f9      	bne.n	8007492 <memcpy+0xe>
 800749e:	bd10      	pop	{r4, pc}

080074a0 <modf>:
 80074a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a2:	ec55 4b10 	vmov	r4, r5, d0
 80074a6:	4606      	mov	r6, r0
 80074a8:	f3c5 500a 	ubfx	r0, r5, #20, #11
 80074ac:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 80074b0:	2b13      	cmp	r3, #19
 80074b2:	462f      	mov	r7, r5
 80074b4:	dc21      	bgt.n	80074fa <modf+0x5a>
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	da07      	bge.n	80074ca <modf+0x2a>
 80074ba:	2200      	movs	r2, #0
 80074bc:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80074c0:	e9c6 2300 	strd	r2, r3, [r6]
 80074c4:	ec45 4b10 	vmov	d0, r4, r5
 80074c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074ca:	481d      	ldr	r0, [pc, #116]	; (8007540 <modf+0xa0>)
 80074cc:	4118      	asrs	r0, r3
 80074ce:	ea05 0300 	and.w	r3, r5, r0
 80074d2:	4323      	orrs	r3, r4
 80074d4:	d105      	bne.n	80074e2 <modf+0x42>
 80074d6:	e9c6 4500 	strd	r4, r5, [r6]
 80074da:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 80074de:	461c      	mov	r4, r3
 80074e0:	e7f0      	b.n	80074c4 <modf+0x24>
 80074e2:	2200      	movs	r2, #0
 80074e4:	ea25 0300 	bic.w	r3, r5, r0
 80074e8:	4620      	mov	r0, r4
 80074ea:	4629      	mov	r1, r5
 80074ec:	e9c6 2300 	strd	r2, r3, [r6]
 80074f0:	f7f8 feea 	bl	80002c8 <__aeabi_dsub>
 80074f4:	4604      	mov	r4, r0
 80074f6:	460d      	mov	r5, r1
 80074f8:	e7e4      	b.n	80074c4 <modf+0x24>
 80074fa:	2b33      	cmp	r3, #51	; 0x33
 80074fc:	dd13      	ble.n	8007526 <modf+0x86>
 80074fe:	ed86 0b00 	vstr	d0, [r6]
 8007502:	f000 fc2b 	bl	8007d5c <__fpclassifyd>
 8007506:	b950      	cbnz	r0, 800751e <modf+0x7e>
 8007508:	4622      	mov	r2, r4
 800750a:	462b      	mov	r3, r5
 800750c:	4620      	mov	r0, r4
 800750e:	4629      	mov	r1, r5
 8007510:	f7f8 fedc 	bl	80002cc <__adddf3>
 8007514:	4604      	mov	r4, r0
 8007516:	460d      	mov	r5, r1
 8007518:	e9c6 4500 	strd	r4, r5, [r6]
 800751c:	e7d2      	b.n	80074c4 <modf+0x24>
 800751e:	2400      	movs	r4, #0
 8007520:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8007524:	e7ce      	b.n	80074c4 <modf+0x24>
 8007526:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 800752a:	f04f 30ff 	mov.w	r0, #4294967295
 800752e:	40d8      	lsrs	r0, r3
 8007530:	ea14 0300 	ands.w	r3, r4, r0
 8007534:	d0cf      	beq.n	80074d6 <modf+0x36>
 8007536:	462b      	mov	r3, r5
 8007538:	ea24 0200 	bic.w	r2, r4, r0
 800753c:	e7d4      	b.n	80074e8 <modf+0x48>
 800753e:	bf00      	nop
 8007540:	000fffff 	.word	0x000fffff

08007544 <_vsniprintf_r>:
 8007544:	b530      	push	{r4, r5, lr}
 8007546:	4614      	mov	r4, r2
 8007548:	2c00      	cmp	r4, #0
 800754a:	b09b      	sub	sp, #108	; 0x6c
 800754c:	4605      	mov	r5, r0
 800754e:	461a      	mov	r2, r3
 8007550:	da05      	bge.n	800755e <_vsniprintf_r+0x1a>
 8007552:	238b      	movs	r3, #139	; 0x8b
 8007554:	6003      	str	r3, [r0, #0]
 8007556:	f04f 30ff 	mov.w	r0, #4294967295
 800755a:	b01b      	add	sp, #108	; 0x6c
 800755c:	bd30      	pop	{r4, r5, pc}
 800755e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007562:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007566:	bf14      	ite	ne
 8007568:	f104 33ff 	addne.w	r3, r4, #4294967295
 800756c:	4623      	moveq	r3, r4
 800756e:	9302      	str	r3, [sp, #8]
 8007570:	9305      	str	r3, [sp, #20]
 8007572:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007576:	9100      	str	r1, [sp, #0]
 8007578:	9104      	str	r1, [sp, #16]
 800757a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800757e:	4669      	mov	r1, sp
 8007580:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007582:	f000 f957 	bl	8007834 <_svfiprintf_r>
 8007586:	1c43      	adds	r3, r0, #1
 8007588:	bfbc      	itt	lt
 800758a:	238b      	movlt	r3, #139	; 0x8b
 800758c:	602b      	strlt	r3, [r5, #0]
 800758e:	2c00      	cmp	r4, #0
 8007590:	d0e3      	beq.n	800755a <_vsniprintf_r+0x16>
 8007592:	9b00      	ldr	r3, [sp, #0]
 8007594:	2200      	movs	r2, #0
 8007596:	701a      	strb	r2, [r3, #0]
 8007598:	e7df      	b.n	800755a <_vsniprintf_r+0x16>
	...

0800759c <vsniprintf>:
 800759c:	b507      	push	{r0, r1, r2, lr}
 800759e:	9300      	str	r3, [sp, #0]
 80075a0:	4613      	mov	r3, r2
 80075a2:	460a      	mov	r2, r1
 80075a4:	4601      	mov	r1, r0
 80075a6:	4803      	ldr	r0, [pc, #12]	; (80075b4 <vsniprintf+0x18>)
 80075a8:	6800      	ldr	r0, [r0, #0]
 80075aa:	f7ff ffcb 	bl	8007544 <_vsniprintf_r>
 80075ae:	b003      	add	sp, #12
 80075b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80075b4:	20000004 	.word	0x20000004

080075b8 <__retarget_lock_acquire_recursive>:
 80075b8:	4770      	bx	lr

080075ba <__retarget_lock_release_recursive>:
 80075ba:	4770      	bx	lr

080075bc <_free_r>:
 80075bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075be:	2900      	cmp	r1, #0
 80075c0:	d044      	beq.n	800764c <_free_r+0x90>
 80075c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075c6:	9001      	str	r0, [sp, #4]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f1a1 0404 	sub.w	r4, r1, #4
 80075ce:	bfb8      	it	lt
 80075d0:	18e4      	addlt	r4, r4, r3
 80075d2:	f000 fc17 	bl	8007e04 <__malloc_lock>
 80075d6:	4a1e      	ldr	r2, [pc, #120]	; (8007650 <_free_r+0x94>)
 80075d8:	9801      	ldr	r0, [sp, #4]
 80075da:	6813      	ldr	r3, [r2, #0]
 80075dc:	b933      	cbnz	r3, 80075ec <_free_r+0x30>
 80075de:	6063      	str	r3, [r4, #4]
 80075e0:	6014      	str	r4, [r2, #0]
 80075e2:	b003      	add	sp, #12
 80075e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075e8:	f000 bc12 	b.w	8007e10 <__malloc_unlock>
 80075ec:	42a3      	cmp	r3, r4
 80075ee:	d908      	bls.n	8007602 <_free_r+0x46>
 80075f0:	6825      	ldr	r5, [r4, #0]
 80075f2:	1961      	adds	r1, r4, r5
 80075f4:	428b      	cmp	r3, r1
 80075f6:	bf01      	itttt	eq
 80075f8:	6819      	ldreq	r1, [r3, #0]
 80075fa:	685b      	ldreq	r3, [r3, #4]
 80075fc:	1949      	addeq	r1, r1, r5
 80075fe:	6021      	streq	r1, [r4, #0]
 8007600:	e7ed      	b.n	80075de <_free_r+0x22>
 8007602:	461a      	mov	r2, r3
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	b10b      	cbz	r3, 800760c <_free_r+0x50>
 8007608:	42a3      	cmp	r3, r4
 800760a:	d9fa      	bls.n	8007602 <_free_r+0x46>
 800760c:	6811      	ldr	r1, [r2, #0]
 800760e:	1855      	adds	r5, r2, r1
 8007610:	42a5      	cmp	r5, r4
 8007612:	d10b      	bne.n	800762c <_free_r+0x70>
 8007614:	6824      	ldr	r4, [r4, #0]
 8007616:	4421      	add	r1, r4
 8007618:	1854      	adds	r4, r2, r1
 800761a:	42a3      	cmp	r3, r4
 800761c:	6011      	str	r1, [r2, #0]
 800761e:	d1e0      	bne.n	80075e2 <_free_r+0x26>
 8007620:	681c      	ldr	r4, [r3, #0]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	6053      	str	r3, [r2, #4]
 8007626:	4421      	add	r1, r4
 8007628:	6011      	str	r1, [r2, #0]
 800762a:	e7da      	b.n	80075e2 <_free_r+0x26>
 800762c:	d902      	bls.n	8007634 <_free_r+0x78>
 800762e:	230c      	movs	r3, #12
 8007630:	6003      	str	r3, [r0, #0]
 8007632:	e7d6      	b.n	80075e2 <_free_r+0x26>
 8007634:	6825      	ldr	r5, [r4, #0]
 8007636:	1961      	adds	r1, r4, r5
 8007638:	428b      	cmp	r3, r1
 800763a:	bf04      	itt	eq
 800763c:	6819      	ldreq	r1, [r3, #0]
 800763e:	685b      	ldreq	r3, [r3, #4]
 8007640:	6063      	str	r3, [r4, #4]
 8007642:	bf04      	itt	eq
 8007644:	1949      	addeq	r1, r1, r5
 8007646:	6021      	streq	r1, [r4, #0]
 8007648:	6054      	str	r4, [r2, #4]
 800764a:	e7ca      	b.n	80075e2 <_free_r+0x26>
 800764c:	b003      	add	sp, #12
 800764e:	bd30      	pop	{r4, r5, pc}
 8007650:	200008dc 	.word	0x200008dc

08007654 <sbrk_aligned>:
 8007654:	b570      	push	{r4, r5, r6, lr}
 8007656:	4e0e      	ldr	r6, [pc, #56]	; (8007690 <sbrk_aligned+0x3c>)
 8007658:	460c      	mov	r4, r1
 800765a:	6831      	ldr	r1, [r6, #0]
 800765c:	4605      	mov	r5, r0
 800765e:	b911      	cbnz	r1, 8007666 <sbrk_aligned+0x12>
 8007660:	f000 fba6 	bl	8007db0 <_sbrk_r>
 8007664:	6030      	str	r0, [r6, #0]
 8007666:	4621      	mov	r1, r4
 8007668:	4628      	mov	r0, r5
 800766a:	f000 fba1 	bl	8007db0 <_sbrk_r>
 800766e:	1c43      	adds	r3, r0, #1
 8007670:	d00a      	beq.n	8007688 <sbrk_aligned+0x34>
 8007672:	1cc4      	adds	r4, r0, #3
 8007674:	f024 0403 	bic.w	r4, r4, #3
 8007678:	42a0      	cmp	r0, r4
 800767a:	d007      	beq.n	800768c <sbrk_aligned+0x38>
 800767c:	1a21      	subs	r1, r4, r0
 800767e:	4628      	mov	r0, r5
 8007680:	f000 fb96 	bl	8007db0 <_sbrk_r>
 8007684:	3001      	adds	r0, #1
 8007686:	d101      	bne.n	800768c <sbrk_aligned+0x38>
 8007688:	f04f 34ff 	mov.w	r4, #4294967295
 800768c:	4620      	mov	r0, r4
 800768e:	bd70      	pop	{r4, r5, r6, pc}
 8007690:	200008e0 	.word	0x200008e0

08007694 <_malloc_r>:
 8007694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007698:	1ccd      	adds	r5, r1, #3
 800769a:	f025 0503 	bic.w	r5, r5, #3
 800769e:	3508      	adds	r5, #8
 80076a0:	2d0c      	cmp	r5, #12
 80076a2:	bf38      	it	cc
 80076a4:	250c      	movcc	r5, #12
 80076a6:	2d00      	cmp	r5, #0
 80076a8:	4607      	mov	r7, r0
 80076aa:	db01      	blt.n	80076b0 <_malloc_r+0x1c>
 80076ac:	42a9      	cmp	r1, r5
 80076ae:	d905      	bls.n	80076bc <_malloc_r+0x28>
 80076b0:	230c      	movs	r3, #12
 80076b2:	603b      	str	r3, [r7, #0]
 80076b4:	2600      	movs	r6, #0
 80076b6:	4630      	mov	r0, r6
 80076b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076bc:	4e2e      	ldr	r6, [pc, #184]	; (8007778 <_malloc_r+0xe4>)
 80076be:	f000 fba1 	bl	8007e04 <__malloc_lock>
 80076c2:	6833      	ldr	r3, [r6, #0]
 80076c4:	461c      	mov	r4, r3
 80076c6:	bb34      	cbnz	r4, 8007716 <_malloc_r+0x82>
 80076c8:	4629      	mov	r1, r5
 80076ca:	4638      	mov	r0, r7
 80076cc:	f7ff ffc2 	bl	8007654 <sbrk_aligned>
 80076d0:	1c43      	adds	r3, r0, #1
 80076d2:	4604      	mov	r4, r0
 80076d4:	d14d      	bne.n	8007772 <_malloc_r+0xde>
 80076d6:	6834      	ldr	r4, [r6, #0]
 80076d8:	4626      	mov	r6, r4
 80076da:	2e00      	cmp	r6, #0
 80076dc:	d140      	bne.n	8007760 <_malloc_r+0xcc>
 80076de:	6823      	ldr	r3, [r4, #0]
 80076e0:	4631      	mov	r1, r6
 80076e2:	4638      	mov	r0, r7
 80076e4:	eb04 0803 	add.w	r8, r4, r3
 80076e8:	f000 fb62 	bl	8007db0 <_sbrk_r>
 80076ec:	4580      	cmp	r8, r0
 80076ee:	d13a      	bne.n	8007766 <_malloc_r+0xd2>
 80076f0:	6821      	ldr	r1, [r4, #0]
 80076f2:	3503      	adds	r5, #3
 80076f4:	1a6d      	subs	r5, r5, r1
 80076f6:	f025 0503 	bic.w	r5, r5, #3
 80076fa:	3508      	adds	r5, #8
 80076fc:	2d0c      	cmp	r5, #12
 80076fe:	bf38      	it	cc
 8007700:	250c      	movcc	r5, #12
 8007702:	4629      	mov	r1, r5
 8007704:	4638      	mov	r0, r7
 8007706:	f7ff ffa5 	bl	8007654 <sbrk_aligned>
 800770a:	3001      	adds	r0, #1
 800770c:	d02b      	beq.n	8007766 <_malloc_r+0xd2>
 800770e:	6823      	ldr	r3, [r4, #0]
 8007710:	442b      	add	r3, r5
 8007712:	6023      	str	r3, [r4, #0]
 8007714:	e00e      	b.n	8007734 <_malloc_r+0xa0>
 8007716:	6822      	ldr	r2, [r4, #0]
 8007718:	1b52      	subs	r2, r2, r5
 800771a:	d41e      	bmi.n	800775a <_malloc_r+0xc6>
 800771c:	2a0b      	cmp	r2, #11
 800771e:	d916      	bls.n	800774e <_malloc_r+0xba>
 8007720:	1961      	adds	r1, r4, r5
 8007722:	42a3      	cmp	r3, r4
 8007724:	6025      	str	r5, [r4, #0]
 8007726:	bf18      	it	ne
 8007728:	6059      	strne	r1, [r3, #4]
 800772a:	6863      	ldr	r3, [r4, #4]
 800772c:	bf08      	it	eq
 800772e:	6031      	streq	r1, [r6, #0]
 8007730:	5162      	str	r2, [r4, r5]
 8007732:	604b      	str	r3, [r1, #4]
 8007734:	4638      	mov	r0, r7
 8007736:	f104 060b 	add.w	r6, r4, #11
 800773a:	f000 fb69 	bl	8007e10 <__malloc_unlock>
 800773e:	f026 0607 	bic.w	r6, r6, #7
 8007742:	1d23      	adds	r3, r4, #4
 8007744:	1af2      	subs	r2, r6, r3
 8007746:	d0b6      	beq.n	80076b6 <_malloc_r+0x22>
 8007748:	1b9b      	subs	r3, r3, r6
 800774a:	50a3      	str	r3, [r4, r2]
 800774c:	e7b3      	b.n	80076b6 <_malloc_r+0x22>
 800774e:	6862      	ldr	r2, [r4, #4]
 8007750:	42a3      	cmp	r3, r4
 8007752:	bf0c      	ite	eq
 8007754:	6032      	streq	r2, [r6, #0]
 8007756:	605a      	strne	r2, [r3, #4]
 8007758:	e7ec      	b.n	8007734 <_malloc_r+0xa0>
 800775a:	4623      	mov	r3, r4
 800775c:	6864      	ldr	r4, [r4, #4]
 800775e:	e7b2      	b.n	80076c6 <_malloc_r+0x32>
 8007760:	4634      	mov	r4, r6
 8007762:	6876      	ldr	r6, [r6, #4]
 8007764:	e7b9      	b.n	80076da <_malloc_r+0x46>
 8007766:	230c      	movs	r3, #12
 8007768:	603b      	str	r3, [r7, #0]
 800776a:	4638      	mov	r0, r7
 800776c:	f000 fb50 	bl	8007e10 <__malloc_unlock>
 8007770:	e7a1      	b.n	80076b6 <_malloc_r+0x22>
 8007772:	6025      	str	r5, [r4, #0]
 8007774:	e7de      	b.n	8007734 <_malloc_r+0xa0>
 8007776:	bf00      	nop
 8007778:	200008dc 	.word	0x200008dc

0800777c <__ssputs_r>:
 800777c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007780:	688e      	ldr	r6, [r1, #8]
 8007782:	429e      	cmp	r6, r3
 8007784:	4682      	mov	sl, r0
 8007786:	460c      	mov	r4, r1
 8007788:	4690      	mov	r8, r2
 800778a:	461f      	mov	r7, r3
 800778c:	d838      	bhi.n	8007800 <__ssputs_r+0x84>
 800778e:	898a      	ldrh	r2, [r1, #12]
 8007790:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007794:	d032      	beq.n	80077fc <__ssputs_r+0x80>
 8007796:	6825      	ldr	r5, [r4, #0]
 8007798:	6909      	ldr	r1, [r1, #16]
 800779a:	eba5 0901 	sub.w	r9, r5, r1
 800779e:	6965      	ldr	r5, [r4, #20]
 80077a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077a8:	3301      	adds	r3, #1
 80077aa:	444b      	add	r3, r9
 80077ac:	106d      	asrs	r5, r5, #1
 80077ae:	429d      	cmp	r5, r3
 80077b0:	bf38      	it	cc
 80077b2:	461d      	movcc	r5, r3
 80077b4:	0553      	lsls	r3, r2, #21
 80077b6:	d531      	bpl.n	800781c <__ssputs_r+0xa0>
 80077b8:	4629      	mov	r1, r5
 80077ba:	f7ff ff6b 	bl	8007694 <_malloc_r>
 80077be:	4606      	mov	r6, r0
 80077c0:	b950      	cbnz	r0, 80077d8 <__ssputs_r+0x5c>
 80077c2:	230c      	movs	r3, #12
 80077c4:	f8ca 3000 	str.w	r3, [sl]
 80077c8:	89a3      	ldrh	r3, [r4, #12]
 80077ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077ce:	81a3      	strh	r3, [r4, #12]
 80077d0:	f04f 30ff 	mov.w	r0, #4294967295
 80077d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077d8:	6921      	ldr	r1, [r4, #16]
 80077da:	464a      	mov	r2, r9
 80077dc:	f7ff fe52 	bl	8007484 <memcpy>
 80077e0:	89a3      	ldrh	r3, [r4, #12]
 80077e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80077e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077ea:	81a3      	strh	r3, [r4, #12]
 80077ec:	6126      	str	r6, [r4, #16]
 80077ee:	6165      	str	r5, [r4, #20]
 80077f0:	444e      	add	r6, r9
 80077f2:	eba5 0509 	sub.w	r5, r5, r9
 80077f6:	6026      	str	r6, [r4, #0]
 80077f8:	60a5      	str	r5, [r4, #8]
 80077fa:	463e      	mov	r6, r7
 80077fc:	42be      	cmp	r6, r7
 80077fe:	d900      	bls.n	8007802 <__ssputs_r+0x86>
 8007800:	463e      	mov	r6, r7
 8007802:	6820      	ldr	r0, [r4, #0]
 8007804:	4632      	mov	r2, r6
 8007806:	4641      	mov	r1, r8
 8007808:	f000 fae2 	bl	8007dd0 <memmove>
 800780c:	68a3      	ldr	r3, [r4, #8]
 800780e:	1b9b      	subs	r3, r3, r6
 8007810:	60a3      	str	r3, [r4, #8]
 8007812:	6823      	ldr	r3, [r4, #0]
 8007814:	4433      	add	r3, r6
 8007816:	6023      	str	r3, [r4, #0]
 8007818:	2000      	movs	r0, #0
 800781a:	e7db      	b.n	80077d4 <__ssputs_r+0x58>
 800781c:	462a      	mov	r2, r5
 800781e:	f000 fafd 	bl	8007e1c <_realloc_r>
 8007822:	4606      	mov	r6, r0
 8007824:	2800      	cmp	r0, #0
 8007826:	d1e1      	bne.n	80077ec <__ssputs_r+0x70>
 8007828:	6921      	ldr	r1, [r4, #16]
 800782a:	4650      	mov	r0, sl
 800782c:	f7ff fec6 	bl	80075bc <_free_r>
 8007830:	e7c7      	b.n	80077c2 <__ssputs_r+0x46>
	...

08007834 <_svfiprintf_r>:
 8007834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007838:	4698      	mov	r8, r3
 800783a:	898b      	ldrh	r3, [r1, #12]
 800783c:	061b      	lsls	r3, r3, #24
 800783e:	b09d      	sub	sp, #116	; 0x74
 8007840:	4607      	mov	r7, r0
 8007842:	460d      	mov	r5, r1
 8007844:	4614      	mov	r4, r2
 8007846:	d50e      	bpl.n	8007866 <_svfiprintf_r+0x32>
 8007848:	690b      	ldr	r3, [r1, #16]
 800784a:	b963      	cbnz	r3, 8007866 <_svfiprintf_r+0x32>
 800784c:	2140      	movs	r1, #64	; 0x40
 800784e:	f7ff ff21 	bl	8007694 <_malloc_r>
 8007852:	6028      	str	r0, [r5, #0]
 8007854:	6128      	str	r0, [r5, #16]
 8007856:	b920      	cbnz	r0, 8007862 <_svfiprintf_r+0x2e>
 8007858:	230c      	movs	r3, #12
 800785a:	603b      	str	r3, [r7, #0]
 800785c:	f04f 30ff 	mov.w	r0, #4294967295
 8007860:	e0d1      	b.n	8007a06 <_svfiprintf_r+0x1d2>
 8007862:	2340      	movs	r3, #64	; 0x40
 8007864:	616b      	str	r3, [r5, #20]
 8007866:	2300      	movs	r3, #0
 8007868:	9309      	str	r3, [sp, #36]	; 0x24
 800786a:	2320      	movs	r3, #32
 800786c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007870:	f8cd 800c 	str.w	r8, [sp, #12]
 8007874:	2330      	movs	r3, #48	; 0x30
 8007876:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a20 <_svfiprintf_r+0x1ec>
 800787a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800787e:	f04f 0901 	mov.w	r9, #1
 8007882:	4623      	mov	r3, r4
 8007884:	469a      	mov	sl, r3
 8007886:	f813 2b01 	ldrb.w	r2, [r3], #1
 800788a:	b10a      	cbz	r2, 8007890 <_svfiprintf_r+0x5c>
 800788c:	2a25      	cmp	r2, #37	; 0x25
 800788e:	d1f9      	bne.n	8007884 <_svfiprintf_r+0x50>
 8007890:	ebba 0b04 	subs.w	fp, sl, r4
 8007894:	d00b      	beq.n	80078ae <_svfiprintf_r+0x7a>
 8007896:	465b      	mov	r3, fp
 8007898:	4622      	mov	r2, r4
 800789a:	4629      	mov	r1, r5
 800789c:	4638      	mov	r0, r7
 800789e:	f7ff ff6d 	bl	800777c <__ssputs_r>
 80078a2:	3001      	adds	r0, #1
 80078a4:	f000 80aa 	beq.w	80079fc <_svfiprintf_r+0x1c8>
 80078a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078aa:	445a      	add	r2, fp
 80078ac:	9209      	str	r2, [sp, #36]	; 0x24
 80078ae:	f89a 3000 	ldrb.w	r3, [sl]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f000 80a2 	beq.w	80079fc <_svfiprintf_r+0x1c8>
 80078b8:	2300      	movs	r3, #0
 80078ba:	f04f 32ff 	mov.w	r2, #4294967295
 80078be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078c2:	f10a 0a01 	add.w	sl, sl, #1
 80078c6:	9304      	str	r3, [sp, #16]
 80078c8:	9307      	str	r3, [sp, #28]
 80078ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078ce:	931a      	str	r3, [sp, #104]	; 0x68
 80078d0:	4654      	mov	r4, sl
 80078d2:	2205      	movs	r2, #5
 80078d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078d8:	4851      	ldr	r0, [pc, #324]	; (8007a20 <_svfiprintf_r+0x1ec>)
 80078da:	f7f8 fca1 	bl	8000220 <memchr>
 80078de:	9a04      	ldr	r2, [sp, #16]
 80078e0:	b9d8      	cbnz	r0, 800791a <_svfiprintf_r+0xe6>
 80078e2:	06d0      	lsls	r0, r2, #27
 80078e4:	bf44      	itt	mi
 80078e6:	2320      	movmi	r3, #32
 80078e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078ec:	0711      	lsls	r1, r2, #28
 80078ee:	bf44      	itt	mi
 80078f0:	232b      	movmi	r3, #43	; 0x2b
 80078f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078f6:	f89a 3000 	ldrb.w	r3, [sl]
 80078fa:	2b2a      	cmp	r3, #42	; 0x2a
 80078fc:	d015      	beq.n	800792a <_svfiprintf_r+0xf6>
 80078fe:	9a07      	ldr	r2, [sp, #28]
 8007900:	4654      	mov	r4, sl
 8007902:	2000      	movs	r0, #0
 8007904:	f04f 0c0a 	mov.w	ip, #10
 8007908:	4621      	mov	r1, r4
 800790a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800790e:	3b30      	subs	r3, #48	; 0x30
 8007910:	2b09      	cmp	r3, #9
 8007912:	d94e      	bls.n	80079b2 <_svfiprintf_r+0x17e>
 8007914:	b1b0      	cbz	r0, 8007944 <_svfiprintf_r+0x110>
 8007916:	9207      	str	r2, [sp, #28]
 8007918:	e014      	b.n	8007944 <_svfiprintf_r+0x110>
 800791a:	eba0 0308 	sub.w	r3, r0, r8
 800791e:	fa09 f303 	lsl.w	r3, r9, r3
 8007922:	4313      	orrs	r3, r2
 8007924:	9304      	str	r3, [sp, #16]
 8007926:	46a2      	mov	sl, r4
 8007928:	e7d2      	b.n	80078d0 <_svfiprintf_r+0x9c>
 800792a:	9b03      	ldr	r3, [sp, #12]
 800792c:	1d19      	adds	r1, r3, #4
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	9103      	str	r1, [sp, #12]
 8007932:	2b00      	cmp	r3, #0
 8007934:	bfbb      	ittet	lt
 8007936:	425b      	neglt	r3, r3
 8007938:	f042 0202 	orrlt.w	r2, r2, #2
 800793c:	9307      	strge	r3, [sp, #28]
 800793e:	9307      	strlt	r3, [sp, #28]
 8007940:	bfb8      	it	lt
 8007942:	9204      	strlt	r2, [sp, #16]
 8007944:	7823      	ldrb	r3, [r4, #0]
 8007946:	2b2e      	cmp	r3, #46	; 0x2e
 8007948:	d10c      	bne.n	8007964 <_svfiprintf_r+0x130>
 800794a:	7863      	ldrb	r3, [r4, #1]
 800794c:	2b2a      	cmp	r3, #42	; 0x2a
 800794e:	d135      	bne.n	80079bc <_svfiprintf_r+0x188>
 8007950:	9b03      	ldr	r3, [sp, #12]
 8007952:	1d1a      	adds	r2, r3, #4
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	9203      	str	r2, [sp, #12]
 8007958:	2b00      	cmp	r3, #0
 800795a:	bfb8      	it	lt
 800795c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007960:	3402      	adds	r4, #2
 8007962:	9305      	str	r3, [sp, #20]
 8007964:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a30 <_svfiprintf_r+0x1fc>
 8007968:	7821      	ldrb	r1, [r4, #0]
 800796a:	2203      	movs	r2, #3
 800796c:	4650      	mov	r0, sl
 800796e:	f7f8 fc57 	bl	8000220 <memchr>
 8007972:	b140      	cbz	r0, 8007986 <_svfiprintf_r+0x152>
 8007974:	2340      	movs	r3, #64	; 0x40
 8007976:	eba0 000a 	sub.w	r0, r0, sl
 800797a:	fa03 f000 	lsl.w	r0, r3, r0
 800797e:	9b04      	ldr	r3, [sp, #16]
 8007980:	4303      	orrs	r3, r0
 8007982:	3401      	adds	r4, #1
 8007984:	9304      	str	r3, [sp, #16]
 8007986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800798a:	4826      	ldr	r0, [pc, #152]	; (8007a24 <_svfiprintf_r+0x1f0>)
 800798c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007990:	2206      	movs	r2, #6
 8007992:	f7f8 fc45 	bl	8000220 <memchr>
 8007996:	2800      	cmp	r0, #0
 8007998:	d038      	beq.n	8007a0c <_svfiprintf_r+0x1d8>
 800799a:	4b23      	ldr	r3, [pc, #140]	; (8007a28 <_svfiprintf_r+0x1f4>)
 800799c:	bb1b      	cbnz	r3, 80079e6 <_svfiprintf_r+0x1b2>
 800799e:	9b03      	ldr	r3, [sp, #12]
 80079a0:	3307      	adds	r3, #7
 80079a2:	f023 0307 	bic.w	r3, r3, #7
 80079a6:	3308      	adds	r3, #8
 80079a8:	9303      	str	r3, [sp, #12]
 80079aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ac:	4433      	add	r3, r6
 80079ae:	9309      	str	r3, [sp, #36]	; 0x24
 80079b0:	e767      	b.n	8007882 <_svfiprintf_r+0x4e>
 80079b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80079b6:	460c      	mov	r4, r1
 80079b8:	2001      	movs	r0, #1
 80079ba:	e7a5      	b.n	8007908 <_svfiprintf_r+0xd4>
 80079bc:	2300      	movs	r3, #0
 80079be:	3401      	adds	r4, #1
 80079c0:	9305      	str	r3, [sp, #20]
 80079c2:	4619      	mov	r1, r3
 80079c4:	f04f 0c0a 	mov.w	ip, #10
 80079c8:	4620      	mov	r0, r4
 80079ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079ce:	3a30      	subs	r2, #48	; 0x30
 80079d0:	2a09      	cmp	r2, #9
 80079d2:	d903      	bls.n	80079dc <_svfiprintf_r+0x1a8>
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d0c5      	beq.n	8007964 <_svfiprintf_r+0x130>
 80079d8:	9105      	str	r1, [sp, #20]
 80079da:	e7c3      	b.n	8007964 <_svfiprintf_r+0x130>
 80079dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80079e0:	4604      	mov	r4, r0
 80079e2:	2301      	movs	r3, #1
 80079e4:	e7f0      	b.n	80079c8 <_svfiprintf_r+0x194>
 80079e6:	ab03      	add	r3, sp, #12
 80079e8:	9300      	str	r3, [sp, #0]
 80079ea:	462a      	mov	r2, r5
 80079ec:	4b0f      	ldr	r3, [pc, #60]	; (8007a2c <_svfiprintf_r+0x1f8>)
 80079ee:	a904      	add	r1, sp, #16
 80079f0:	4638      	mov	r0, r7
 80079f2:	f3af 8000 	nop.w
 80079f6:	1c42      	adds	r2, r0, #1
 80079f8:	4606      	mov	r6, r0
 80079fa:	d1d6      	bne.n	80079aa <_svfiprintf_r+0x176>
 80079fc:	89ab      	ldrh	r3, [r5, #12]
 80079fe:	065b      	lsls	r3, r3, #25
 8007a00:	f53f af2c 	bmi.w	800785c <_svfiprintf_r+0x28>
 8007a04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a06:	b01d      	add	sp, #116	; 0x74
 8007a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a0c:	ab03      	add	r3, sp, #12
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	462a      	mov	r2, r5
 8007a12:	4b06      	ldr	r3, [pc, #24]	; (8007a2c <_svfiprintf_r+0x1f8>)
 8007a14:	a904      	add	r1, sp, #16
 8007a16:	4638      	mov	r0, r7
 8007a18:	f000 f87a 	bl	8007b10 <_printf_i>
 8007a1c:	e7eb      	b.n	80079f6 <_svfiprintf_r+0x1c2>
 8007a1e:	bf00      	nop
 8007a20:	08008f7c 	.word	0x08008f7c
 8007a24:	08008f86 	.word	0x08008f86
 8007a28:	00000000 	.word	0x00000000
 8007a2c:	0800777d 	.word	0x0800777d
 8007a30:	08008f82 	.word	0x08008f82

08007a34 <_printf_common>:
 8007a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a38:	4616      	mov	r6, r2
 8007a3a:	4699      	mov	r9, r3
 8007a3c:	688a      	ldr	r2, [r1, #8]
 8007a3e:	690b      	ldr	r3, [r1, #16]
 8007a40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a44:	4293      	cmp	r3, r2
 8007a46:	bfb8      	it	lt
 8007a48:	4613      	movlt	r3, r2
 8007a4a:	6033      	str	r3, [r6, #0]
 8007a4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a50:	4607      	mov	r7, r0
 8007a52:	460c      	mov	r4, r1
 8007a54:	b10a      	cbz	r2, 8007a5a <_printf_common+0x26>
 8007a56:	3301      	adds	r3, #1
 8007a58:	6033      	str	r3, [r6, #0]
 8007a5a:	6823      	ldr	r3, [r4, #0]
 8007a5c:	0699      	lsls	r1, r3, #26
 8007a5e:	bf42      	ittt	mi
 8007a60:	6833      	ldrmi	r3, [r6, #0]
 8007a62:	3302      	addmi	r3, #2
 8007a64:	6033      	strmi	r3, [r6, #0]
 8007a66:	6825      	ldr	r5, [r4, #0]
 8007a68:	f015 0506 	ands.w	r5, r5, #6
 8007a6c:	d106      	bne.n	8007a7c <_printf_common+0x48>
 8007a6e:	f104 0a19 	add.w	sl, r4, #25
 8007a72:	68e3      	ldr	r3, [r4, #12]
 8007a74:	6832      	ldr	r2, [r6, #0]
 8007a76:	1a9b      	subs	r3, r3, r2
 8007a78:	42ab      	cmp	r3, r5
 8007a7a:	dc26      	bgt.n	8007aca <_printf_common+0x96>
 8007a7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a80:	1e13      	subs	r3, r2, #0
 8007a82:	6822      	ldr	r2, [r4, #0]
 8007a84:	bf18      	it	ne
 8007a86:	2301      	movne	r3, #1
 8007a88:	0692      	lsls	r2, r2, #26
 8007a8a:	d42b      	bmi.n	8007ae4 <_printf_common+0xb0>
 8007a8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a90:	4649      	mov	r1, r9
 8007a92:	4638      	mov	r0, r7
 8007a94:	47c0      	blx	r8
 8007a96:	3001      	adds	r0, #1
 8007a98:	d01e      	beq.n	8007ad8 <_printf_common+0xa4>
 8007a9a:	6823      	ldr	r3, [r4, #0]
 8007a9c:	68e5      	ldr	r5, [r4, #12]
 8007a9e:	6832      	ldr	r2, [r6, #0]
 8007aa0:	f003 0306 	and.w	r3, r3, #6
 8007aa4:	2b04      	cmp	r3, #4
 8007aa6:	bf08      	it	eq
 8007aa8:	1aad      	subeq	r5, r5, r2
 8007aaa:	68a3      	ldr	r3, [r4, #8]
 8007aac:	6922      	ldr	r2, [r4, #16]
 8007aae:	bf0c      	ite	eq
 8007ab0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ab4:	2500      	movne	r5, #0
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	bfc4      	itt	gt
 8007aba:	1a9b      	subgt	r3, r3, r2
 8007abc:	18ed      	addgt	r5, r5, r3
 8007abe:	2600      	movs	r6, #0
 8007ac0:	341a      	adds	r4, #26
 8007ac2:	42b5      	cmp	r5, r6
 8007ac4:	d11a      	bne.n	8007afc <_printf_common+0xc8>
 8007ac6:	2000      	movs	r0, #0
 8007ac8:	e008      	b.n	8007adc <_printf_common+0xa8>
 8007aca:	2301      	movs	r3, #1
 8007acc:	4652      	mov	r2, sl
 8007ace:	4649      	mov	r1, r9
 8007ad0:	4638      	mov	r0, r7
 8007ad2:	47c0      	blx	r8
 8007ad4:	3001      	adds	r0, #1
 8007ad6:	d103      	bne.n	8007ae0 <_printf_common+0xac>
 8007ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8007adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ae0:	3501      	adds	r5, #1
 8007ae2:	e7c6      	b.n	8007a72 <_printf_common+0x3e>
 8007ae4:	18e1      	adds	r1, r4, r3
 8007ae6:	1c5a      	adds	r2, r3, #1
 8007ae8:	2030      	movs	r0, #48	; 0x30
 8007aea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007aee:	4422      	add	r2, r4
 8007af0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007af4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007af8:	3302      	adds	r3, #2
 8007afa:	e7c7      	b.n	8007a8c <_printf_common+0x58>
 8007afc:	2301      	movs	r3, #1
 8007afe:	4622      	mov	r2, r4
 8007b00:	4649      	mov	r1, r9
 8007b02:	4638      	mov	r0, r7
 8007b04:	47c0      	blx	r8
 8007b06:	3001      	adds	r0, #1
 8007b08:	d0e6      	beq.n	8007ad8 <_printf_common+0xa4>
 8007b0a:	3601      	adds	r6, #1
 8007b0c:	e7d9      	b.n	8007ac2 <_printf_common+0x8e>
	...

08007b10 <_printf_i>:
 8007b10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b14:	7e0f      	ldrb	r7, [r1, #24]
 8007b16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b18:	2f78      	cmp	r7, #120	; 0x78
 8007b1a:	4691      	mov	r9, r2
 8007b1c:	4680      	mov	r8, r0
 8007b1e:	460c      	mov	r4, r1
 8007b20:	469a      	mov	sl, r3
 8007b22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007b26:	d807      	bhi.n	8007b38 <_printf_i+0x28>
 8007b28:	2f62      	cmp	r7, #98	; 0x62
 8007b2a:	d80a      	bhi.n	8007b42 <_printf_i+0x32>
 8007b2c:	2f00      	cmp	r7, #0
 8007b2e:	f000 80d8 	beq.w	8007ce2 <_printf_i+0x1d2>
 8007b32:	2f58      	cmp	r7, #88	; 0x58
 8007b34:	f000 80a3 	beq.w	8007c7e <_printf_i+0x16e>
 8007b38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b40:	e03a      	b.n	8007bb8 <_printf_i+0xa8>
 8007b42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007b46:	2b15      	cmp	r3, #21
 8007b48:	d8f6      	bhi.n	8007b38 <_printf_i+0x28>
 8007b4a:	a101      	add	r1, pc, #4	; (adr r1, 8007b50 <_printf_i+0x40>)
 8007b4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b50:	08007ba9 	.word	0x08007ba9
 8007b54:	08007bbd 	.word	0x08007bbd
 8007b58:	08007b39 	.word	0x08007b39
 8007b5c:	08007b39 	.word	0x08007b39
 8007b60:	08007b39 	.word	0x08007b39
 8007b64:	08007b39 	.word	0x08007b39
 8007b68:	08007bbd 	.word	0x08007bbd
 8007b6c:	08007b39 	.word	0x08007b39
 8007b70:	08007b39 	.word	0x08007b39
 8007b74:	08007b39 	.word	0x08007b39
 8007b78:	08007b39 	.word	0x08007b39
 8007b7c:	08007cc9 	.word	0x08007cc9
 8007b80:	08007bed 	.word	0x08007bed
 8007b84:	08007cab 	.word	0x08007cab
 8007b88:	08007b39 	.word	0x08007b39
 8007b8c:	08007b39 	.word	0x08007b39
 8007b90:	08007ceb 	.word	0x08007ceb
 8007b94:	08007b39 	.word	0x08007b39
 8007b98:	08007bed 	.word	0x08007bed
 8007b9c:	08007b39 	.word	0x08007b39
 8007ba0:	08007b39 	.word	0x08007b39
 8007ba4:	08007cb3 	.word	0x08007cb3
 8007ba8:	682b      	ldr	r3, [r5, #0]
 8007baa:	1d1a      	adds	r2, r3, #4
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	602a      	str	r2, [r5, #0]
 8007bb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007bb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007bb8:	2301      	movs	r3, #1
 8007bba:	e0a3      	b.n	8007d04 <_printf_i+0x1f4>
 8007bbc:	6820      	ldr	r0, [r4, #0]
 8007bbe:	6829      	ldr	r1, [r5, #0]
 8007bc0:	0606      	lsls	r6, r0, #24
 8007bc2:	f101 0304 	add.w	r3, r1, #4
 8007bc6:	d50a      	bpl.n	8007bde <_printf_i+0xce>
 8007bc8:	680e      	ldr	r6, [r1, #0]
 8007bca:	602b      	str	r3, [r5, #0]
 8007bcc:	2e00      	cmp	r6, #0
 8007bce:	da03      	bge.n	8007bd8 <_printf_i+0xc8>
 8007bd0:	232d      	movs	r3, #45	; 0x2d
 8007bd2:	4276      	negs	r6, r6
 8007bd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bd8:	485e      	ldr	r0, [pc, #376]	; (8007d54 <_printf_i+0x244>)
 8007bda:	230a      	movs	r3, #10
 8007bdc:	e019      	b.n	8007c12 <_printf_i+0x102>
 8007bde:	680e      	ldr	r6, [r1, #0]
 8007be0:	602b      	str	r3, [r5, #0]
 8007be2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007be6:	bf18      	it	ne
 8007be8:	b236      	sxthne	r6, r6
 8007bea:	e7ef      	b.n	8007bcc <_printf_i+0xbc>
 8007bec:	682b      	ldr	r3, [r5, #0]
 8007bee:	6820      	ldr	r0, [r4, #0]
 8007bf0:	1d19      	adds	r1, r3, #4
 8007bf2:	6029      	str	r1, [r5, #0]
 8007bf4:	0601      	lsls	r1, r0, #24
 8007bf6:	d501      	bpl.n	8007bfc <_printf_i+0xec>
 8007bf8:	681e      	ldr	r6, [r3, #0]
 8007bfa:	e002      	b.n	8007c02 <_printf_i+0xf2>
 8007bfc:	0646      	lsls	r6, r0, #25
 8007bfe:	d5fb      	bpl.n	8007bf8 <_printf_i+0xe8>
 8007c00:	881e      	ldrh	r6, [r3, #0]
 8007c02:	4854      	ldr	r0, [pc, #336]	; (8007d54 <_printf_i+0x244>)
 8007c04:	2f6f      	cmp	r7, #111	; 0x6f
 8007c06:	bf0c      	ite	eq
 8007c08:	2308      	moveq	r3, #8
 8007c0a:	230a      	movne	r3, #10
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c12:	6865      	ldr	r5, [r4, #4]
 8007c14:	60a5      	str	r5, [r4, #8]
 8007c16:	2d00      	cmp	r5, #0
 8007c18:	bfa2      	ittt	ge
 8007c1a:	6821      	ldrge	r1, [r4, #0]
 8007c1c:	f021 0104 	bicge.w	r1, r1, #4
 8007c20:	6021      	strge	r1, [r4, #0]
 8007c22:	b90e      	cbnz	r6, 8007c28 <_printf_i+0x118>
 8007c24:	2d00      	cmp	r5, #0
 8007c26:	d04d      	beq.n	8007cc4 <_printf_i+0x1b4>
 8007c28:	4615      	mov	r5, r2
 8007c2a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007c2e:	fb03 6711 	mls	r7, r3, r1, r6
 8007c32:	5dc7      	ldrb	r7, [r0, r7]
 8007c34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007c38:	4637      	mov	r7, r6
 8007c3a:	42bb      	cmp	r3, r7
 8007c3c:	460e      	mov	r6, r1
 8007c3e:	d9f4      	bls.n	8007c2a <_printf_i+0x11a>
 8007c40:	2b08      	cmp	r3, #8
 8007c42:	d10b      	bne.n	8007c5c <_printf_i+0x14c>
 8007c44:	6823      	ldr	r3, [r4, #0]
 8007c46:	07de      	lsls	r6, r3, #31
 8007c48:	d508      	bpl.n	8007c5c <_printf_i+0x14c>
 8007c4a:	6923      	ldr	r3, [r4, #16]
 8007c4c:	6861      	ldr	r1, [r4, #4]
 8007c4e:	4299      	cmp	r1, r3
 8007c50:	bfde      	ittt	le
 8007c52:	2330      	movle	r3, #48	; 0x30
 8007c54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c58:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c5c:	1b52      	subs	r2, r2, r5
 8007c5e:	6122      	str	r2, [r4, #16]
 8007c60:	f8cd a000 	str.w	sl, [sp]
 8007c64:	464b      	mov	r3, r9
 8007c66:	aa03      	add	r2, sp, #12
 8007c68:	4621      	mov	r1, r4
 8007c6a:	4640      	mov	r0, r8
 8007c6c:	f7ff fee2 	bl	8007a34 <_printf_common>
 8007c70:	3001      	adds	r0, #1
 8007c72:	d14c      	bne.n	8007d0e <_printf_i+0x1fe>
 8007c74:	f04f 30ff 	mov.w	r0, #4294967295
 8007c78:	b004      	add	sp, #16
 8007c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c7e:	4835      	ldr	r0, [pc, #212]	; (8007d54 <_printf_i+0x244>)
 8007c80:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007c84:	6829      	ldr	r1, [r5, #0]
 8007c86:	6823      	ldr	r3, [r4, #0]
 8007c88:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c8c:	6029      	str	r1, [r5, #0]
 8007c8e:	061d      	lsls	r5, r3, #24
 8007c90:	d514      	bpl.n	8007cbc <_printf_i+0x1ac>
 8007c92:	07df      	lsls	r7, r3, #31
 8007c94:	bf44      	itt	mi
 8007c96:	f043 0320 	orrmi.w	r3, r3, #32
 8007c9a:	6023      	strmi	r3, [r4, #0]
 8007c9c:	b91e      	cbnz	r6, 8007ca6 <_printf_i+0x196>
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	f023 0320 	bic.w	r3, r3, #32
 8007ca4:	6023      	str	r3, [r4, #0]
 8007ca6:	2310      	movs	r3, #16
 8007ca8:	e7b0      	b.n	8007c0c <_printf_i+0xfc>
 8007caa:	6823      	ldr	r3, [r4, #0]
 8007cac:	f043 0320 	orr.w	r3, r3, #32
 8007cb0:	6023      	str	r3, [r4, #0]
 8007cb2:	2378      	movs	r3, #120	; 0x78
 8007cb4:	4828      	ldr	r0, [pc, #160]	; (8007d58 <_printf_i+0x248>)
 8007cb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007cba:	e7e3      	b.n	8007c84 <_printf_i+0x174>
 8007cbc:	0659      	lsls	r1, r3, #25
 8007cbe:	bf48      	it	mi
 8007cc0:	b2b6      	uxthmi	r6, r6
 8007cc2:	e7e6      	b.n	8007c92 <_printf_i+0x182>
 8007cc4:	4615      	mov	r5, r2
 8007cc6:	e7bb      	b.n	8007c40 <_printf_i+0x130>
 8007cc8:	682b      	ldr	r3, [r5, #0]
 8007cca:	6826      	ldr	r6, [r4, #0]
 8007ccc:	6961      	ldr	r1, [r4, #20]
 8007cce:	1d18      	adds	r0, r3, #4
 8007cd0:	6028      	str	r0, [r5, #0]
 8007cd2:	0635      	lsls	r5, r6, #24
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	d501      	bpl.n	8007cdc <_printf_i+0x1cc>
 8007cd8:	6019      	str	r1, [r3, #0]
 8007cda:	e002      	b.n	8007ce2 <_printf_i+0x1d2>
 8007cdc:	0670      	lsls	r0, r6, #25
 8007cde:	d5fb      	bpl.n	8007cd8 <_printf_i+0x1c8>
 8007ce0:	8019      	strh	r1, [r3, #0]
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	6123      	str	r3, [r4, #16]
 8007ce6:	4615      	mov	r5, r2
 8007ce8:	e7ba      	b.n	8007c60 <_printf_i+0x150>
 8007cea:	682b      	ldr	r3, [r5, #0]
 8007cec:	1d1a      	adds	r2, r3, #4
 8007cee:	602a      	str	r2, [r5, #0]
 8007cf0:	681d      	ldr	r5, [r3, #0]
 8007cf2:	6862      	ldr	r2, [r4, #4]
 8007cf4:	2100      	movs	r1, #0
 8007cf6:	4628      	mov	r0, r5
 8007cf8:	f7f8 fa92 	bl	8000220 <memchr>
 8007cfc:	b108      	cbz	r0, 8007d02 <_printf_i+0x1f2>
 8007cfe:	1b40      	subs	r0, r0, r5
 8007d00:	6060      	str	r0, [r4, #4]
 8007d02:	6863      	ldr	r3, [r4, #4]
 8007d04:	6123      	str	r3, [r4, #16]
 8007d06:	2300      	movs	r3, #0
 8007d08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d0c:	e7a8      	b.n	8007c60 <_printf_i+0x150>
 8007d0e:	6923      	ldr	r3, [r4, #16]
 8007d10:	462a      	mov	r2, r5
 8007d12:	4649      	mov	r1, r9
 8007d14:	4640      	mov	r0, r8
 8007d16:	47d0      	blx	sl
 8007d18:	3001      	adds	r0, #1
 8007d1a:	d0ab      	beq.n	8007c74 <_printf_i+0x164>
 8007d1c:	6823      	ldr	r3, [r4, #0]
 8007d1e:	079b      	lsls	r3, r3, #30
 8007d20:	d413      	bmi.n	8007d4a <_printf_i+0x23a>
 8007d22:	68e0      	ldr	r0, [r4, #12]
 8007d24:	9b03      	ldr	r3, [sp, #12]
 8007d26:	4298      	cmp	r0, r3
 8007d28:	bfb8      	it	lt
 8007d2a:	4618      	movlt	r0, r3
 8007d2c:	e7a4      	b.n	8007c78 <_printf_i+0x168>
 8007d2e:	2301      	movs	r3, #1
 8007d30:	4632      	mov	r2, r6
 8007d32:	4649      	mov	r1, r9
 8007d34:	4640      	mov	r0, r8
 8007d36:	47d0      	blx	sl
 8007d38:	3001      	adds	r0, #1
 8007d3a:	d09b      	beq.n	8007c74 <_printf_i+0x164>
 8007d3c:	3501      	adds	r5, #1
 8007d3e:	68e3      	ldr	r3, [r4, #12]
 8007d40:	9903      	ldr	r1, [sp, #12]
 8007d42:	1a5b      	subs	r3, r3, r1
 8007d44:	42ab      	cmp	r3, r5
 8007d46:	dcf2      	bgt.n	8007d2e <_printf_i+0x21e>
 8007d48:	e7eb      	b.n	8007d22 <_printf_i+0x212>
 8007d4a:	2500      	movs	r5, #0
 8007d4c:	f104 0619 	add.w	r6, r4, #25
 8007d50:	e7f5      	b.n	8007d3e <_printf_i+0x22e>
 8007d52:	bf00      	nop
 8007d54:	08008f8d 	.word	0x08008f8d
 8007d58:	08008f9e 	.word	0x08008f9e

08007d5c <__fpclassifyd>:
 8007d5c:	ec51 0b10 	vmov	r0, r1, d0
 8007d60:	b510      	push	{r4, lr}
 8007d62:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8007d66:	460b      	mov	r3, r1
 8007d68:	d019      	beq.n	8007d9e <__fpclassifyd+0x42>
 8007d6a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8007d6e:	490e      	ldr	r1, [pc, #56]	; (8007da8 <__fpclassifyd+0x4c>)
 8007d70:	428a      	cmp	r2, r1
 8007d72:	d90e      	bls.n	8007d92 <__fpclassifyd+0x36>
 8007d74:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8007d78:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8007d7c:	428a      	cmp	r2, r1
 8007d7e:	d908      	bls.n	8007d92 <__fpclassifyd+0x36>
 8007d80:	4a0a      	ldr	r2, [pc, #40]	; (8007dac <__fpclassifyd+0x50>)
 8007d82:	4213      	tst	r3, r2
 8007d84:	d007      	beq.n	8007d96 <__fpclassifyd+0x3a>
 8007d86:	4294      	cmp	r4, r2
 8007d88:	d107      	bne.n	8007d9a <__fpclassifyd+0x3e>
 8007d8a:	fab0 f080 	clz	r0, r0
 8007d8e:	0940      	lsrs	r0, r0, #5
 8007d90:	bd10      	pop	{r4, pc}
 8007d92:	2004      	movs	r0, #4
 8007d94:	e7fc      	b.n	8007d90 <__fpclassifyd+0x34>
 8007d96:	2003      	movs	r0, #3
 8007d98:	e7fa      	b.n	8007d90 <__fpclassifyd+0x34>
 8007d9a:	2000      	movs	r0, #0
 8007d9c:	e7f8      	b.n	8007d90 <__fpclassifyd+0x34>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	d1ee      	bne.n	8007d80 <__fpclassifyd+0x24>
 8007da2:	2002      	movs	r0, #2
 8007da4:	e7f4      	b.n	8007d90 <__fpclassifyd+0x34>
 8007da6:	bf00      	nop
 8007da8:	7fdfffff 	.word	0x7fdfffff
 8007dac:	7ff00000 	.word	0x7ff00000

08007db0 <_sbrk_r>:
 8007db0:	b538      	push	{r3, r4, r5, lr}
 8007db2:	4d06      	ldr	r5, [pc, #24]	; (8007dcc <_sbrk_r+0x1c>)
 8007db4:	2300      	movs	r3, #0
 8007db6:	4604      	mov	r4, r0
 8007db8:	4608      	mov	r0, r1
 8007dba:	602b      	str	r3, [r5, #0]
 8007dbc:	f7f9 ffb2 	bl	8001d24 <_sbrk>
 8007dc0:	1c43      	adds	r3, r0, #1
 8007dc2:	d102      	bne.n	8007dca <_sbrk_r+0x1a>
 8007dc4:	682b      	ldr	r3, [r5, #0]
 8007dc6:	b103      	cbz	r3, 8007dca <_sbrk_r+0x1a>
 8007dc8:	6023      	str	r3, [r4, #0]
 8007dca:	bd38      	pop	{r3, r4, r5, pc}
 8007dcc:	200008e4 	.word	0x200008e4

08007dd0 <memmove>:
 8007dd0:	4288      	cmp	r0, r1
 8007dd2:	b510      	push	{r4, lr}
 8007dd4:	eb01 0402 	add.w	r4, r1, r2
 8007dd8:	d902      	bls.n	8007de0 <memmove+0x10>
 8007dda:	4284      	cmp	r4, r0
 8007ddc:	4623      	mov	r3, r4
 8007dde:	d807      	bhi.n	8007df0 <memmove+0x20>
 8007de0:	1e43      	subs	r3, r0, #1
 8007de2:	42a1      	cmp	r1, r4
 8007de4:	d008      	beq.n	8007df8 <memmove+0x28>
 8007de6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007dea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007dee:	e7f8      	b.n	8007de2 <memmove+0x12>
 8007df0:	4402      	add	r2, r0
 8007df2:	4601      	mov	r1, r0
 8007df4:	428a      	cmp	r2, r1
 8007df6:	d100      	bne.n	8007dfa <memmove+0x2a>
 8007df8:	bd10      	pop	{r4, pc}
 8007dfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007dfe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e02:	e7f7      	b.n	8007df4 <memmove+0x24>

08007e04 <__malloc_lock>:
 8007e04:	4801      	ldr	r0, [pc, #4]	; (8007e0c <__malloc_lock+0x8>)
 8007e06:	f7ff bbd7 	b.w	80075b8 <__retarget_lock_acquire_recursive>
 8007e0a:	bf00      	nop
 8007e0c:	200008d8 	.word	0x200008d8

08007e10 <__malloc_unlock>:
 8007e10:	4801      	ldr	r0, [pc, #4]	; (8007e18 <__malloc_unlock+0x8>)
 8007e12:	f7ff bbd2 	b.w	80075ba <__retarget_lock_release_recursive>
 8007e16:	bf00      	nop
 8007e18:	200008d8 	.word	0x200008d8

08007e1c <_realloc_r>:
 8007e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e20:	4680      	mov	r8, r0
 8007e22:	4614      	mov	r4, r2
 8007e24:	460e      	mov	r6, r1
 8007e26:	b921      	cbnz	r1, 8007e32 <_realloc_r+0x16>
 8007e28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e2c:	4611      	mov	r1, r2
 8007e2e:	f7ff bc31 	b.w	8007694 <_malloc_r>
 8007e32:	b92a      	cbnz	r2, 8007e40 <_realloc_r+0x24>
 8007e34:	f7ff fbc2 	bl	80075bc <_free_r>
 8007e38:	4625      	mov	r5, r4
 8007e3a:	4628      	mov	r0, r5
 8007e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e40:	f000 f81b 	bl	8007e7a <_malloc_usable_size_r>
 8007e44:	4284      	cmp	r4, r0
 8007e46:	4607      	mov	r7, r0
 8007e48:	d802      	bhi.n	8007e50 <_realloc_r+0x34>
 8007e4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e4e:	d812      	bhi.n	8007e76 <_realloc_r+0x5a>
 8007e50:	4621      	mov	r1, r4
 8007e52:	4640      	mov	r0, r8
 8007e54:	f7ff fc1e 	bl	8007694 <_malloc_r>
 8007e58:	4605      	mov	r5, r0
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	d0ed      	beq.n	8007e3a <_realloc_r+0x1e>
 8007e5e:	42bc      	cmp	r4, r7
 8007e60:	4622      	mov	r2, r4
 8007e62:	4631      	mov	r1, r6
 8007e64:	bf28      	it	cs
 8007e66:	463a      	movcs	r2, r7
 8007e68:	f7ff fb0c 	bl	8007484 <memcpy>
 8007e6c:	4631      	mov	r1, r6
 8007e6e:	4640      	mov	r0, r8
 8007e70:	f7ff fba4 	bl	80075bc <_free_r>
 8007e74:	e7e1      	b.n	8007e3a <_realloc_r+0x1e>
 8007e76:	4635      	mov	r5, r6
 8007e78:	e7df      	b.n	8007e3a <_realloc_r+0x1e>

08007e7a <_malloc_usable_size_r>:
 8007e7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e7e:	1f18      	subs	r0, r3, #4
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	bfbc      	itt	lt
 8007e84:	580b      	ldrlt	r3, [r1, r0]
 8007e86:	18c0      	addlt	r0, r0, r3
 8007e88:	4770      	bx	lr
	...

08007e8c <round>:
 8007e8c:	ec51 0b10 	vmov	r0, r1, d0
 8007e90:	b570      	push	{r4, r5, r6, lr}
 8007e92:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8007e96:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8007e9a:	2c13      	cmp	r4, #19
 8007e9c:	ee10 2a10 	vmov	r2, s0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	dc19      	bgt.n	8007ed8 <round+0x4c>
 8007ea4:	2c00      	cmp	r4, #0
 8007ea6:	da09      	bge.n	8007ebc <round+0x30>
 8007ea8:	3401      	adds	r4, #1
 8007eaa:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8007eae:	d103      	bne.n	8007eb8 <round+0x2c>
 8007eb0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007eb4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007eb8:	2200      	movs	r2, #0
 8007eba:	e028      	b.n	8007f0e <round+0x82>
 8007ebc:	4d15      	ldr	r5, [pc, #84]	; (8007f14 <round+0x88>)
 8007ebe:	4125      	asrs	r5, r4
 8007ec0:	ea01 0605 	and.w	r6, r1, r5
 8007ec4:	4332      	orrs	r2, r6
 8007ec6:	d00e      	beq.n	8007ee6 <round+0x5a>
 8007ec8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007ecc:	fa42 f404 	asr.w	r4, r2, r4
 8007ed0:	4423      	add	r3, r4
 8007ed2:	ea23 0305 	bic.w	r3, r3, r5
 8007ed6:	e7ef      	b.n	8007eb8 <round+0x2c>
 8007ed8:	2c33      	cmp	r4, #51	; 0x33
 8007eda:	dd07      	ble.n	8007eec <round+0x60>
 8007edc:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8007ee0:	d101      	bne.n	8007ee6 <round+0x5a>
 8007ee2:	f7f8 f9f3 	bl	80002cc <__adddf3>
 8007ee6:	ec41 0b10 	vmov	d0, r0, r1
 8007eea:	bd70      	pop	{r4, r5, r6, pc}
 8007eec:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8007ef0:	f04f 35ff 	mov.w	r5, #4294967295
 8007ef4:	40f5      	lsrs	r5, r6
 8007ef6:	4228      	tst	r0, r5
 8007ef8:	d0f5      	beq.n	8007ee6 <round+0x5a>
 8007efa:	2101      	movs	r1, #1
 8007efc:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8007f00:	fa01 f404 	lsl.w	r4, r1, r4
 8007f04:	1912      	adds	r2, r2, r4
 8007f06:	bf28      	it	cs
 8007f08:	185b      	addcs	r3, r3, r1
 8007f0a:	ea22 0205 	bic.w	r2, r2, r5
 8007f0e:	4619      	mov	r1, r3
 8007f10:	4610      	mov	r0, r2
 8007f12:	e7e8      	b.n	8007ee6 <round+0x5a>
 8007f14:	000fffff 	.word	0x000fffff

08007f18 <pow>:
 8007f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f1a:	ed2d 8b02 	vpush	{d8}
 8007f1e:	eeb0 8a40 	vmov.f32	s16, s0
 8007f22:	eef0 8a60 	vmov.f32	s17, s1
 8007f26:	ec55 4b11 	vmov	r4, r5, d1
 8007f2a:	f000 f865 	bl	8007ff8 <__ieee754_pow>
 8007f2e:	4622      	mov	r2, r4
 8007f30:	462b      	mov	r3, r5
 8007f32:	4620      	mov	r0, r4
 8007f34:	4629      	mov	r1, r5
 8007f36:	ec57 6b10 	vmov	r6, r7, d0
 8007f3a:	f7f8 fe17 	bl	8000b6c <__aeabi_dcmpun>
 8007f3e:	2800      	cmp	r0, #0
 8007f40:	d13b      	bne.n	8007fba <pow+0xa2>
 8007f42:	ec51 0b18 	vmov	r0, r1, d8
 8007f46:	2200      	movs	r2, #0
 8007f48:	2300      	movs	r3, #0
 8007f4a:	f7f8 fddd 	bl	8000b08 <__aeabi_dcmpeq>
 8007f4e:	b1b8      	cbz	r0, 8007f80 <pow+0x68>
 8007f50:	2200      	movs	r2, #0
 8007f52:	2300      	movs	r3, #0
 8007f54:	4620      	mov	r0, r4
 8007f56:	4629      	mov	r1, r5
 8007f58:	f7f8 fdd6 	bl	8000b08 <__aeabi_dcmpeq>
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	d146      	bne.n	8007fee <pow+0xd6>
 8007f60:	ec45 4b10 	vmov	d0, r4, r5
 8007f64:	f000 fe61 	bl	8008c2a <finite>
 8007f68:	b338      	cbz	r0, 8007fba <pow+0xa2>
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	4620      	mov	r0, r4
 8007f70:	4629      	mov	r1, r5
 8007f72:	f7f8 fdd3 	bl	8000b1c <__aeabi_dcmplt>
 8007f76:	b300      	cbz	r0, 8007fba <pow+0xa2>
 8007f78:	f7ff fa5a 	bl	8007430 <__errno>
 8007f7c:	2322      	movs	r3, #34	; 0x22
 8007f7e:	e01b      	b.n	8007fb8 <pow+0xa0>
 8007f80:	ec47 6b10 	vmov	d0, r6, r7
 8007f84:	f000 fe51 	bl	8008c2a <finite>
 8007f88:	b9e0      	cbnz	r0, 8007fc4 <pow+0xac>
 8007f8a:	eeb0 0a48 	vmov.f32	s0, s16
 8007f8e:	eef0 0a68 	vmov.f32	s1, s17
 8007f92:	f000 fe4a 	bl	8008c2a <finite>
 8007f96:	b1a8      	cbz	r0, 8007fc4 <pow+0xac>
 8007f98:	ec45 4b10 	vmov	d0, r4, r5
 8007f9c:	f000 fe45 	bl	8008c2a <finite>
 8007fa0:	b180      	cbz	r0, 8007fc4 <pow+0xac>
 8007fa2:	4632      	mov	r2, r6
 8007fa4:	463b      	mov	r3, r7
 8007fa6:	4630      	mov	r0, r6
 8007fa8:	4639      	mov	r1, r7
 8007faa:	f7f8 fddf 	bl	8000b6c <__aeabi_dcmpun>
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	d0e2      	beq.n	8007f78 <pow+0x60>
 8007fb2:	f7ff fa3d 	bl	8007430 <__errno>
 8007fb6:	2321      	movs	r3, #33	; 0x21
 8007fb8:	6003      	str	r3, [r0, #0]
 8007fba:	ecbd 8b02 	vpop	{d8}
 8007fbe:	ec47 6b10 	vmov	d0, r6, r7
 8007fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	4630      	mov	r0, r6
 8007fca:	4639      	mov	r1, r7
 8007fcc:	f7f8 fd9c 	bl	8000b08 <__aeabi_dcmpeq>
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	d0f2      	beq.n	8007fba <pow+0xa2>
 8007fd4:	eeb0 0a48 	vmov.f32	s0, s16
 8007fd8:	eef0 0a68 	vmov.f32	s1, s17
 8007fdc:	f000 fe25 	bl	8008c2a <finite>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	d0ea      	beq.n	8007fba <pow+0xa2>
 8007fe4:	ec45 4b10 	vmov	d0, r4, r5
 8007fe8:	f000 fe1f 	bl	8008c2a <finite>
 8007fec:	e7c3      	b.n	8007f76 <pow+0x5e>
 8007fee:	4f01      	ldr	r7, [pc, #4]	; (8007ff4 <pow+0xdc>)
 8007ff0:	2600      	movs	r6, #0
 8007ff2:	e7e2      	b.n	8007fba <pow+0xa2>
 8007ff4:	3ff00000 	.word	0x3ff00000

08007ff8 <__ieee754_pow>:
 8007ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ffc:	ed2d 8b06 	vpush	{d8-d10}
 8008000:	b089      	sub	sp, #36	; 0x24
 8008002:	ed8d 1b00 	vstr	d1, [sp]
 8008006:	e9dd 2900 	ldrd	r2, r9, [sp]
 800800a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800800e:	ea58 0102 	orrs.w	r1, r8, r2
 8008012:	ec57 6b10 	vmov	r6, r7, d0
 8008016:	d115      	bne.n	8008044 <__ieee754_pow+0x4c>
 8008018:	19b3      	adds	r3, r6, r6
 800801a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800801e:	4152      	adcs	r2, r2
 8008020:	4299      	cmp	r1, r3
 8008022:	4b89      	ldr	r3, [pc, #548]	; (8008248 <__ieee754_pow+0x250>)
 8008024:	4193      	sbcs	r3, r2
 8008026:	f080 84d2 	bcs.w	80089ce <__ieee754_pow+0x9d6>
 800802a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800802e:	4630      	mov	r0, r6
 8008030:	4639      	mov	r1, r7
 8008032:	f7f8 f94b 	bl	80002cc <__adddf3>
 8008036:	ec41 0b10 	vmov	d0, r0, r1
 800803a:	b009      	add	sp, #36	; 0x24
 800803c:	ecbd 8b06 	vpop	{d8-d10}
 8008040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008044:	4b81      	ldr	r3, [pc, #516]	; (800824c <__ieee754_pow+0x254>)
 8008046:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800804a:	429c      	cmp	r4, r3
 800804c:	ee10 aa10 	vmov	sl, s0
 8008050:	463d      	mov	r5, r7
 8008052:	dc06      	bgt.n	8008062 <__ieee754_pow+0x6a>
 8008054:	d101      	bne.n	800805a <__ieee754_pow+0x62>
 8008056:	2e00      	cmp	r6, #0
 8008058:	d1e7      	bne.n	800802a <__ieee754_pow+0x32>
 800805a:	4598      	cmp	r8, r3
 800805c:	dc01      	bgt.n	8008062 <__ieee754_pow+0x6a>
 800805e:	d10f      	bne.n	8008080 <__ieee754_pow+0x88>
 8008060:	b172      	cbz	r2, 8008080 <__ieee754_pow+0x88>
 8008062:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008066:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800806a:	ea55 050a 	orrs.w	r5, r5, sl
 800806e:	d1dc      	bne.n	800802a <__ieee754_pow+0x32>
 8008070:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008074:	18db      	adds	r3, r3, r3
 8008076:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800807a:	4152      	adcs	r2, r2
 800807c:	429d      	cmp	r5, r3
 800807e:	e7d0      	b.n	8008022 <__ieee754_pow+0x2a>
 8008080:	2d00      	cmp	r5, #0
 8008082:	da3b      	bge.n	80080fc <__ieee754_pow+0x104>
 8008084:	4b72      	ldr	r3, [pc, #456]	; (8008250 <__ieee754_pow+0x258>)
 8008086:	4598      	cmp	r8, r3
 8008088:	dc51      	bgt.n	800812e <__ieee754_pow+0x136>
 800808a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800808e:	4598      	cmp	r8, r3
 8008090:	f340 84ac 	ble.w	80089ec <__ieee754_pow+0x9f4>
 8008094:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008098:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800809c:	2b14      	cmp	r3, #20
 800809e:	dd0f      	ble.n	80080c0 <__ieee754_pow+0xc8>
 80080a0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80080a4:	fa22 f103 	lsr.w	r1, r2, r3
 80080a8:	fa01 f303 	lsl.w	r3, r1, r3
 80080ac:	4293      	cmp	r3, r2
 80080ae:	f040 849d 	bne.w	80089ec <__ieee754_pow+0x9f4>
 80080b2:	f001 0101 	and.w	r1, r1, #1
 80080b6:	f1c1 0302 	rsb	r3, r1, #2
 80080ba:	9304      	str	r3, [sp, #16]
 80080bc:	b182      	cbz	r2, 80080e0 <__ieee754_pow+0xe8>
 80080be:	e05f      	b.n	8008180 <__ieee754_pow+0x188>
 80080c0:	2a00      	cmp	r2, #0
 80080c2:	d15b      	bne.n	800817c <__ieee754_pow+0x184>
 80080c4:	f1c3 0314 	rsb	r3, r3, #20
 80080c8:	fa48 f103 	asr.w	r1, r8, r3
 80080cc:	fa01 f303 	lsl.w	r3, r1, r3
 80080d0:	4543      	cmp	r3, r8
 80080d2:	f040 8488 	bne.w	80089e6 <__ieee754_pow+0x9ee>
 80080d6:	f001 0101 	and.w	r1, r1, #1
 80080da:	f1c1 0302 	rsb	r3, r1, #2
 80080de:	9304      	str	r3, [sp, #16]
 80080e0:	4b5c      	ldr	r3, [pc, #368]	; (8008254 <__ieee754_pow+0x25c>)
 80080e2:	4598      	cmp	r8, r3
 80080e4:	d132      	bne.n	800814c <__ieee754_pow+0x154>
 80080e6:	f1b9 0f00 	cmp.w	r9, #0
 80080ea:	f280 8478 	bge.w	80089de <__ieee754_pow+0x9e6>
 80080ee:	4959      	ldr	r1, [pc, #356]	; (8008254 <__ieee754_pow+0x25c>)
 80080f0:	4632      	mov	r2, r6
 80080f2:	463b      	mov	r3, r7
 80080f4:	2000      	movs	r0, #0
 80080f6:	f7f8 fbc9 	bl	800088c <__aeabi_ddiv>
 80080fa:	e79c      	b.n	8008036 <__ieee754_pow+0x3e>
 80080fc:	2300      	movs	r3, #0
 80080fe:	9304      	str	r3, [sp, #16]
 8008100:	2a00      	cmp	r2, #0
 8008102:	d13d      	bne.n	8008180 <__ieee754_pow+0x188>
 8008104:	4b51      	ldr	r3, [pc, #324]	; (800824c <__ieee754_pow+0x254>)
 8008106:	4598      	cmp	r8, r3
 8008108:	d1ea      	bne.n	80080e0 <__ieee754_pow+0xe8>
 800810a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800810e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008112:	ea53 030a 	orrs.w	r3, r3, sl
 8008116:	f000 845a 	beq.w	80089ce <__ieee754_pow+0x9d6>
 800811a:	4b4f      	ldr	r3, [pc, #316]	; (8008258 <__ieee754_pow+0x260>)
 800811c:	429c      	cmp	r4, r3
 800811e:	dd08      	ble.n	8008132 <__ieee754_pow+0x13a>
 8008120:	f1b9 0f00 	cmp.w	r9, #0
 8008124:	f2c0 8457 	blt.w	80089d6 <__ieee754_pow+0x9de>
 8008128:	e9dd 0100 	ldrd	r0, r1, [sp]
 800812c:	e783      	b.n	8008036 <__ieee754_pow+0x3e>
 800812e:	2302      	movs	r3, #2
 8008130:	e7e5      	b.n	80080fe <__ieee754_pow+0x106>
 8008132:	f1b9 0f00 	cmp.w	r9, #0
 8008136:	f04f 0000 	mov.w	r0, #0
 800813a:	f04f 0100 	mov.w	r1, #0
 800813e:	f6bf af7a 	bge.w	8008036 <__ieee754_pow+0x3e>
 8008142:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008146:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800814a:	e774      	b.n	8008036 <__ieee754_pow+0x3e>
 800814c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008150:	d106      	bne.n	8008160 <__ieee754_pow+0x168>
 8008152:	4632      	mov	r2, r6
 8008154:	463b      	mov	r3, r7
 8008156:	4630      	mov	r0, r6
 8008158:	4639      	mov	r1, r7
 800815a:	f7f8 fa6d 	bl	8000638 <__aeabi_dmul>
 800815e:	e76a      	b.n	8008036 <__ieee754_pow+0x3e>
 8008160:	4b3e      	ldr	r3, [pc, #248]	; (800825c <__ieee754_pow+0x264>)
 8008162:	4599      	cmp	r9, r3
 8008164:	d10c      	bne.n	8008180 <__ieee754_pow+0x188>
 8008166:	2d00      	cmp	r5, #0
 8008168:	db0a      	blt.n	8008180 <__ieee754_pow+0x188>
 800816a:	ec47 6b10 	vmov	d0, r6, r7
 800816e:	b009      	add	sp, #36	; 0x24
 8008170:	ecbd 8b06 	vpop	{d8-d10}
 8008174:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008178:	f000 bc6c 	b.w	8008a54 <__ieee754_sqrt>
 800817c:	2300      	movs	r3, #0
 800817e:	9304      	str	r3, [sp, #16]
 8008180:	ec47 6b10 	vmov	d0, r6, r7
 8008184:	f000 fd48 	bl	8008c18 <fabs>
 8008188:	ec51 0b10 	vmov	r0, r1, d0
 800818c:	f1ba 0f00 	cmp.w	sl, #0
 8008190:	d129      	bne.n	80081e6 <__ieee754_pow+0x1ee>
 8008192:	b124      	cbz	r4, 800819e <__ieee754_pow+0x1a6>
 8008194:	4b2f      	ldr	r3, [pc, #188]	; (8008254 <__ieee754_pow+0x25c>)
 8008196:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800819a:	429a      	cmp	r2, r3
 800819c:	d123      	bne.n	80081e6 <__ieee754_pow+0x1ee>
 800819e:	f1b9 0f00 	cmp.w	r9, #0
 80081a2:	da05      	bge.n	80081b0 <__ieee754_pow+0x1b8>
 80081a4:	4602      	mov	r2, r0
 80081a6:	460b      	mov	r3, r1
 80081a8:	2000      	movs	r0, #0
 80081aa:	492a      	ldr	r1, [pc, #168]	; (8008254 <__ieee754_pow+0x25c>)
 80081ac:	f7f8 fb6e 	bl	800088c <__aeabi_ddiv>
 80081b0:	2d00      	cmp	r5, #0
 80081b2:	f6bf af40 	bge.w	8008036 <__ieee754_pow+0x3e>
 80081b6:	9b04      	ldr	r3, [sp, #16]
 80081b8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80081bc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80081c0:	4323      	orrs	r3, r4
 80081c2:	d108      	bne.n	80081d6 <__ieee754_pow+0x1de>
 80081c4:	4602      	mov	r2, r0
 80081c6:	460b      	mov	r3, r1
 80081c8:	4610      	mov	r0, r2
 80081ca:	4619      	mov	r1, r3
 80081cc:	f7f8 f87c 	bl	80002c8 <__aeabi_dsub>
 80081d0:	4602      	mov	r2, r0
 80081d2:	460b      	mov	r3, r1
 80081d4:	e78f      	b.n	80080f6 <__ieee754_pow+0xfe>
 80081d6:	9b04      	ldr	r3, [sp, #16]
 80081d8:	2b01      	cmp	r3, #1
 80081da:	f47f af2c 	bne.w	8008036 <__ieee754_pow+0x3e>
 80081de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081e2:	4619      	mov	r1, r3
 80081e4:	e727      	b.n	8008036 <__ieee754_pow+0x3e>
 80081e6:	0feb      	lsrs	r3, r5, #31
 80081e8:	3b01      	subs	r3, #1
 80081ea:	9306      	str	r3, [sp, #24]
 80081ec:	9a06      	ldr	r2, [sp, #24]
 80081ee:	9b04      	ldr	r3, [sp, #16]
 80081f0:	4313      	orrs	r3, r2
 80081f2:	d102      	bne.n	80081fa <__ieee754_pow+0x202>
 80081f4:	4632      	mov	r2, r6
 80081f6:	463b      	mov	r3, r7
 80081f8:	e7e6      	b.n	80081c8 <__ieee754_pow+0x1d0>
 80081fa:	4b19      	ldr	r3, [pc, #100]	; (8008260 <__ieee754_pow+0x268>)
 80081fc:	4598      	cmp	r8, r3
 80081fe:	f340 80fb 	ble.w	80083f8 <__ieee754_pow+0x400>
 8008202:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008206:	4598      	cmp	r8, r3
 8008208:	4b13      	ldr	r3, [pc, #76]	; (8008258 <__ieee754_pow+0x260>)
 800820a:	dd0c      	ble.n	8008226 <__ieee754_pow+0x22e>
 800820c:	429c      	cmp	r4, r3
 800820e:	dc0f      	bgt.n	8008230 <__ieee754_pow+0x238>
 8008210:	f1b9 0f00 	cmp.w	r9, #0
 8008214:	da0f      	bge.n	8008236 <__ieee754_pow+0x23e>
 8008216:	2000      	movs	r0, #0
 8008218:	b009      	add	sp, #36	; 0x24
 800821a:	ecbd 8b06 	vpop	{d8-d10}
 800821e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008222:	f000 bcf0 	b.w	8008c06 <__math_oflow>
 8008226:	429c      	cmp	r4, r3
 8008228:	dbf2      	blt.n	8008210 <__ieee754_pow+0x218>
 800822a:	4b0a      	ldr	r3, [pc, #40]	; (8008254 <__ieee754_pow+0x25c>)
 800822c:	429c      	cmp	r4, r3
 800822e:	dd19      	ble.n	8008264 <__ieee754_pow+0x26c>
 8008230:	f1b9 0f00 	cmp.w	r9, #0
 8008234:	dcef      	bgt.n	8008216 <__ieee754_pow+0x21e>
 8008236:	2000      	movs	r0, #0
 8008238:	b009      	add	sp, #36	; 0x24
 800823a:	ecbd 8b06 	vpop	{d8-d10}
 800823e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008242:	f000 bcd7 	b.w	8008bf4 <__math_uflow>
 8008246:	bf00      	nop
 8008248:	fff00000 	.word	0xfff00000
 800824c:	7ff00000 	.word	0x7ff00000
 8008250:	433fffff 	.word	0x433fffff
 8008254:	3ff00000 	.word	0x3ff00000
 8008258:	3fefffff 	.word	0x3fefffff
 800825c:	3fe00000 	.word	0x3fe00000
 8008260:	41e00000 	.word	0x41e00000
 8008264:	4b60      	ldr	r3, [pc, #384]	; (80083e8 <__ieee754_pow+0x3f0>)
 8008266:	2200      	movs	r2, #0
 8008268:	f7f8 f82e 	bl	80002c8 <__aeabi_dsub>
 800826c:	a354      	add	r3, pc, #336	; (adr r3, 80083c0 <__ieee754_pow+0x3c8>)
 800826e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008272:	4604      	mov	r4, r0
 8008274:	460d      	mov	r5, r1
 8008276:	f7f8 f9df 	bl	8000638 <__aeabi_dmul>
 800827a:	a353      	add	r3, pc, #332	; (adr r3, 80083c8 <__ieee754_pow+0x3d0>)
 800827c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008280:	4606      	mov	r6, r0
 8008282:	460f      	mov	r7, r1
 8008284:	4620      	mov	r0, r4
 8008286:	4629      	mov	r1, r5
 8008288:	f7f8 f9d6 	bl	8000638 <__aeabi_dmul>
 800828c:	4b57      	ldr	r3, [pc, #348]	; (80083ec <__ieee754_pow+0x3f4>)
 800828e:	4682      	mov	sl, r0
 8008290:	468b      	mov	fp, r1
 8008292:	2200      	movs	r2, #0
 8008294:	4620      	mov	r0, r4
 8008296:	4629      	mov	r1, r5
 8008298:	f7f8 f9ce 	bl	8000638 <__aeabi_dmul>
 800829c:	4602      	mov	r2, r0
 800829e:	460b      	mov	r3, r1
 80082a0:	a14b      	add	r1, pc, #300	; (adr r1, 80083d0 <__ieee754_pow+0x3d8>)
 80082a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082a6:	f7f8 f80f 	bl	80002c8 <__aeabi_dsub>
 80082aa:	4622      	mov	r2, r4
 80082ac:	462b      	mov	r3, r5
 80082ae:	f7f8 f9c3 	bl	8000638 <__aeabi_dmul>
 80082b2:	4602      	mov	r2, r0
 80082b4:	460b      	mov	r3, r1
 80082b6:	2000      	movs	r0, #0
 80082b8:	494d      	ldr	r1, [pc, #308]	; (80083f0 <__ieee754_pow+0x3f8>)
 80082ba:	f7f8 f805 	bl	80002c8 <__aeabi_dsub>
 80082be:	4622      	mov	r2, r4
 80082c0:	4680      	mov	r8, r0
 80082c2:	4689      	mov	r9, r1
 80082c4:	462b      	mov	r3, r5
 80082c6:	4620      	mov	r0, r4
 80082c8:	4629      	mov	r1, r5
 80082ca:	f7f8 f9b5 	bl	8000638 <__aeabi_dmul>
 80082ce:	4602      	mov	r2, r0
 80082d0:	460b      	mov	r3, r1
 80082d2:	4640      	mov	r0, r8
 80082d4:	4649      	mov	r1, r9
 80082d6:	f7f8 f9af 	bl	8000638 <__aeabi_dmul>
 80082da:	a33f      	add	r3, pc, #252	; (adr r3, 80083d8 <__ieee754_pow+0x3e0>)
 80082dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e0:	f7f8 f9aa 	bl	8000638 <__aeabi_dmul>
 80082e4:	4602      	mov	r2, r0
 80082e6:	460b      	mov	r3, r1
 80082e8:	4650      	mov	r0, sl
 80082ea:	4659      	mov	r1, fp
 80082ec:	f7f7 ffec 	bl	80002c8 <__aeabi_dsub>
 80082f0:	4602      	mov	r2, r0
 80082f2:	460b      	mov	r3, r1
 80082f4:	4680      	mov	r8, r0
 80082f6:	4689      	mov	r9, r1
 80082f8:	4630      	mov	r0, r6
 80082fa:	4639      	mov	r1, r7
 80082fc:	f7f7 ffe6 	bl	80002cc <__adddf3>
 8008300:	2000      	movs	r0, #0
 8008302:	4632      	mov	r2, r6
 8008304:	463b      	mov	r3, r7
 8008306:	4604      	mov	r4, r0
 8008308:	460d      	mov	r5, r1
 800830a:	f7f7 ffdd 	bl	80002c8 <__aeabi_dsub>
 800830e:	4602      	mov	r2, r0
 8008310:	460b      	mov	r3, r1
 8008312:	4640      	mov	r0, r8
 8008314:	4649      	mov	r1, r9
 8008316:	f7f7 ffd7 	bl	80002c8 <__aeabi_dsub>
 800831a:	9b04      	ldr	r3, [sp, #16]
 800831c:	9a06      	ldr	r2, [sp, #24]
 800831e:	3b01      	subs	r3, #1
 8008320:	4313      	orrs	r3, r2
 8008322:	4682      	mov	sl, r0
 8008324:	468b      	mov	fp, r1
 8008326:	f040 81e7 	bne.w	80086f8 <__ieee754_pow+0x700>
 800832a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80083e0 <__ieee754_pow+0x3e8>
 800832e:	eeb0 8a47 	vmov.f32	s16, s14
 8008332:	eef0 8a67 	vmov.f32	s17, s15
 8008336:	e9dd 6700 	ldrd	r6, r7, [sp]
 800833a:	2600      	movs	r6, #0
 800833c:	4632      	mov	r2, r6
 800833e:	463b      	mov	r3, r7
 8008340:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008344:	f7f7 ffc0 	bl	80002c8 <__aeabi_dsub>
 8008348:	4622      	mov	r2, r4
 800834a:	462b      	mov	r3, r5
 800834c:	f7f8 f974 	bl	8000638 <__aeabi_dmul>
 8008350:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008354:	4680      	mov	r8, r0
 8008356:	4689      	mov	r9, r1
 8008358:	4650      	mov	r0, sl
 800835a:	4659      	mov	r1, fp
 800835c:	f7f8 f96c 	bl	8000638 <__aeabi_dmul>
 8008360:	4602      	mov	r2, r0
 8008362:	460b      	mov	r3, r1
 8008364:	4640      	mov	r0, r8
 8008366:	4649      	mov	r1, r9
 8008368:	f7f7 ffb0 	bl	80002cc <__adddf3>
 800836c:	4632      	mov	r2, r6
 800836e:	463b      	mov	r3, r7
 8008370:	4680      	mov	r8, r0
 8008372:	4689      	mov	r9, r1
 8008374:	4620      	mov	r0, r4
 8008376:	4629      	mov	r1, r5
 8008378:	f7f8 f95e 	bl	8000638 <__aeabi_dmul>
 800837c:	460b      	mov	r3, r1
 800837e:	4604      	mov	r4, r0
 8008380:	460d      	mov	r5, r1
 8008382:	4602      	mov	r2, r0
 8008384:	4649      	mov	r1, r9
 8008386:	4640      	mov	r0, r8
 8008388:	f7f7 ffa0 	bl	80002cc <__adddf3>
 800838c:	4b19      	ldr	r3, [pc, #100]	; (80083f4 <__ieee754_pow+0x3fc>)
 800838e:	4299      	cmp	r1, r3
 8008390:	ec45 4b19 	vmov	d9, r4, r5
 8008394:	4606      	mov	r6, r0
 8008396:	460f      	mov	r7, r1
 8008398:	468b      	mov	fp, r1
 800839a:	f340 82f1 	ble.w	8008980 <__ieee754_pow+0x988>
 800839e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80083a2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80083a6:	4303      	orrs	r3, r0
 80083a8:	f000 81e4 	beq.w	8008774 <__ieee754_pow+0x77c>
 80083ac:	ec51 0b18 	vmov	r0, r1, d8
 80083b0:	2200      	movs	r2, #0
 80083b2:	2300      	movs	r3, #0
 80083b4:	f7f8 fbb2 	bl	8000b1c <__aeabi_dcmplt>
 80083b8:	3800      	subs	r0, #0
 80083ba:	bf18      	it	ne
 80083bc:	2001      	movne	r0, #1
 80083be:	e72b      	b.n	8008218 <__ieee754_pow+0x220>
 80083c0:	60000000 	.word	0x60000000
 80083c4:	3ff71547 	.word	0x3ff71547
 80083c8:	f85ddf44 	.word	0xf85ddf44
 80083cc:	3e54ae0b 	.word	0x3e54ae0b
 80083d0:	55555555 	.word	0x55555555
 80083d4:	3fd55555 	.word	0x3fd55555
 80083d8:	652b82fe 	.word	0x652b82fe
 80083dc:	3ff71547 	.word	0x3ff71547
 80083e0:	00000000 	.word	0x00000000
 80083e4:	bff00000 	.word	0xbff00000
 80083e8:	3ff00000 	.word	0x3ff00000
 80083ec:	3fd00000 	.word	0x3fd00000
 80083f0:	3fe00000 	.word	0x3fe00000
 80083f4:	408fffff 	.word	0x408fffff
 80083f8:	4bd5      	ldr	r3, [pc, #852]	; (8008750 <__ieee754_pow+0x758>)
 80083fa:	402b      	ands	r3, r5
 80083fc:	2200      	movs	r2, #0
 80083fe:	b92b      	cbnz	r3, 800840c <__ieee754_pow+0x414>
 8008400:	4bd4      	ldr	r3, [pc, #848]	; (8008754 <__ieee754_pow+0x75c>)
 8008402:	f7f8 f919 	bl	8000638 <__aeabi_dmul>
 8008406:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800840a:	460c      	mov	r4, r1
 800840c:	1523      	asrs	r3, r4, #20
 800840e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008412:	4413      	add	r3, r2
 8008414:	9305      	str	r3, [sp, #20]
 8008416:	4bd0      	ldr	r3, [pc, #832]	; (8008758 <__ieee754_pow+0x760>)
 8008418:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800841c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008420:	429c      	cmp	r4, r3
 8008422:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008426:	dd08      	ble.n	800843a <__ieee754_pow+0x442>
 8008428:	4bcc      	ldr	r3, [pc, #816]	; (800875c <__ieee754_pow+0x764>)
 800842a:	429c      	cmp	r4, r3
 800842c:	f340 8162 	ble.w	80086f4 <__ieee754_pow+0x6fc>
 8008430:	9b05      	ldr	r3, [sp, #20]
 8008432:	3301      	adds	r3, #1
 8008434:	9305      	str	r3, [sp, #20]
 8008436:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800843a:	2400      	movs	r4, #0
 800843c:	00e3      	lsls	r3, r4, #3
 800843e:	9307      	str	r3, [sp, #28]
 8008440:	4bc7      	ldr	r3, [pc, #796]	; (8008760 <__ieee754_pow+0x768>)
 8008442:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008446:	ed93 7b00 	vldr	d7, [r3]
 800844a:	4629      	mov	r1, r5
 800844c:	ec53 2b17 	vmov	r2, r3, d7
 8008450:	eeb0 9a47 	vmov.f32	s18, s14
 8008454:	eef0 9a67 	vmov.f32	s19, s15
 8008458:	4682      	mov	sl, r0
 800845a:	f7f7 ff35 	bl	80002c8 <__aeabi_dsub>
 800845e:	4652      	mov	r2, sl
 8008460:	4606      	mov	r6, r0
 8008462:	460f      	mov	r7, r1
 8008464:	462b      	mov	r3, r5
 8008466:	ec51 0b19 	vmov	r0, r1, d9
 800846a:	f7f7 ff2f 	bl	80002cc <__adddf3>
 800846e:	4602      	mov	r2, r0
 8008470:	460b      	mov	r3, r1
 8008472:	2000      	movs	r0, #0
 8008474:	49bb      	ldr	r1, [pc, #748]	; (8008764 <__ieee754_pow+0x76c>)
 8008476:	f7f8 fa09 	bl	800088c <__aeabi_ddiv>
 800847a:	ec41 0b1a 	vmov	d10, r0, r1
 800847e:	4602      	mov	r2, r0
 8008480:	460b      	mov	r3, r1
 8008482:	4630      	mov	r0, r6
 8008484:	4639      	mov	r1, r7
 8008486:	f7f8 f8d7 	bl	8000638 <__aeabi_dmul>
 800848a:	2300      	movs	r3, #0
 800848c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008490:	9302      	str	r3, [sp, #8]
 8008492:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008496:	46ab      	mov	fp, r5
 8008498:	106d      	asrs	r5, r5, #1
 800849a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800849e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80084a2:	ec41 0b18 	vmov	d8, r0, r1
 80084a6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80084aa:	2200      	movs	r2, #0
 80084ac:	4640      	mov	r0, r8
 80084ae:	4649      	mov	r1, r9
 80084b0:	4614      	mov	r4, r2
 80084b2:	461d      	mov	r5, r3
 80084b4:	f7f8 f8c0 	bl	8000638 <__aeabi_dmul>
 80084b8:	4602      	mov	r2, r0
 80084ba:	460b      	mov	r3, r1
 80084bc:	4630      	mov	r0, r6
 80084be:	4639      	mov	r1, r7
 80084c0:	f7f7 ff02 	bl	80002c8 <__aeabi_dsub>
 80084c4:	ec53 2b19 	vmov	r2, r3, d9
 80084c8:	4606      	mov	r6, r0
 80084ca:	460f      	mov	r7, r1
 80084cc:	4620      	mov	r0, r4
 80084ce:	4629      	mov	r1, r5
 80084d0:	f7f7 fefa 	bl	80002c8 <__aeabi_dsub>
 80084d4:	4602      	mov	r2, r0
 80084d6:	460b      	mov	r3, r1
 80084d8:	4650      	mov	r0, sl
 80084da:	4659      	mov	r1, fp
 80084dc:	f7f7 fef4 	bl	80002c8 <__aeabi_dsub>
 80084e0:	4642      	mov	r2, r8
 80084e2:	464b      	mov	r3, r9
 80084e4:	f7f8 f8a8 	bl	8000638 <__aeabi_dmul>
 80084e8:	4602      	mov	r2, r0
 80084ea:	460b      	mov	r3, r1
 80084ec:	4630      	mov	r0, r6
 80084ee:	4639      	mov	r1, r7
 80084f0:	f7f7 feea 	bl	80002c8 <__aeabi_dsub>
 80084f4:	ec53 2b1a 	vmov	r2, r3, d10
 80084f8:	f7f8 f89e 	bl	8000638 <__aeabi_dmul>
 80084fc:	ec53 2b18 	vmov	r2, r3, d8
 8008500:	ec41 0b19 	vmov	d9, r0, r1
 8008504:	ec51 0b18 	vmov	r0, r1, d8
 8008508:	f7f8 f896 	bl	8000638 <__aeabi_dmul>
 800850c:	a37c      	add	r3, pc, #496	; (adr r3, 8008700 <__ieee754_pow+0x708>)
 800850e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008512:	4604      	mov	r4, r0
 8008514:	460d      	mov	r5, r1
 8008516:	f7f8 f88f 	bl	8000638 <__aeabi_dmul>
 800851a:	a37b      	add	r3, pc, #492	; (adr r3, 8008708 <__ieee754_pow+0x710>)
 800851c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008520:	f7f7 fed4 	bl	80002cc <__adddf3>
 8008524:	4622      	mov	r2, r4
 8008526:	462b      	mov	r3, r5
 8008528:	f7f8 f886 	bl	8000638 <__aeabi_dmul>
 800852c:	a378      	add	r3, pc, #480	; (adr r3, 8008710 <__ieee754_pow+0x718>)
 800852e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008532:	f7f7 fecb 	bl	80002cc <__adddf3>
 8008536:	4622      	mov	r2, r4
 8008538:	462b      	mov	r3, r5
 800853a:	f7f8 f87d 	bl	8000638 <__aeabi_dmul>
 800853e:	a376      	add	r3, pc, #472	; (adr r3, 8008718 <__ieee754_pow+0x720>)
 8008540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008544:	f7f7 fec2 	bl	80002cc <__adddf3>
 8008548:	4622      	mov	r2, r4
 800854a:	462b      	mov	r3, r5
 800854c:	f7f8 f874 	bl	8000638 <__aeabi_dmul>
 8008550:	a373      	add	r3, pc, #460	; (adr r3, 8008720 <__ieee754_pow+0x728>)
 8008552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008556:	f7f7 feb9 	bl	80002cc <__adddf3>
 800855a:	4622      	mov	r2, r4
 800855c:	462b      	mov	r3, r5
 800855e:	f7f8 f86b 	bl	8000638 <__aeabi_dmul>
 8008562:	a371      	add	r3, pc, #452	; (adr r3, 8008728 <__ieee754_pow+0x730>)
 8008564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008568:	f7f7 feb0 	bl	80002cc <__adddf3>
 800856c:	4622      	mov	r2, r4
 800856e:	4606      	mov	r6, r0
 8008570:	460f      	mov	r7, r1
 8008572:	462b      	mov	r3, r5
 8008574:	4620      	mov	r0, r4
 8008576:	4629      	mov	r1, r5
 8008578:	f7f8 f85e 	bl	8000638 <__aeabi_dmul>
 800857c:	4602      	mov	r2, r0
 800857e:	460b      	mov	r3, r1
 8008580:	4630      	mov	r0, r6
 8008582:	4639      	mov	r1, r7
 8008584:	f7f8 f858 	bl	8000638 <__aeabi_dmul>
 8008588:	4642      	mov	r2, r8
 800858a:	4604      	mov	r4, r0
 800858c:	460d      	mov	r5, r1
 800858e:	464b      	mov	r3, r9
 8008590:	ec51 0b18 	vmov	r0, r1, d8
 8008594:	f7f7 fe9a 	bl	80002cc <__adddf3>
 8008598:	ec53 2b19 	vmov	r2, r3, d9
 800859c:	f7f8 f84c 	bl	8000638 <__aeabi_dmul>
 80085a0:	4622      	mov	r2, r4
 80085a2:	462b      	mov	r3, r5
 80085a4:	f7f7 fe92 	bl	80002cc <__adddf3>
 80085a8:	4642      	mov	r2, r8
 80085aa:	4682      	mov	sl, r0
 80085ac:	468b      	mov	fp, r1
 80085ae:	464b      	mov	r3, r9
 80085b0:	4640      	mov	r0, r8
 80085b2:	4649      	mov	r1, r9
 80085b4:	f7f8 f840 	bl	8000638 <__aeabi_dmul>
 80085b8:	4b6b      	ldr	r3, [pc, #428]	; (8008768 <__ieee754_pow+0x770>)
 80085ba:	2200      	movs	r2, #0
 80085bc:	4606      	mov	r6, r0
 80085be:	460f      	mov	r7, r1
 80085c0:	f7f7 fe84 	bl	80002cc <__adddf3>
 80085c4:	4652      	mov	r2, sl
 80085c6:	465b      	mov	r3, fp
 80085c8:	f7f7 fe80 	bl	80002cc <__adddf3>
 80085cc:	2000      	movs	r0, #0
 80085ce:	4604      	mov	r4, r0
 80085d0:	460d      	mov	r5, r1
 80085d2:	4602      	mov	r2, r0
 80085d4:	460b      	mov	r3, r1
 80085d6:	4640      	mov	r0, r8
 80085d8:	4649      	mov	r1, r9
 80085da:	f7f8 f82d 	bl	8000638 <__aeabi_dmul>
 80085de:	4b62      	ldr	r3, [pc, #392]	; (8008768 <__ieee754_pow+0x770>)
 80085e0:	4680      	mov	r8, r0
 80085e2:	4689      	mov	r9, r1
 80085e4:	2200      	movs	r2, #0
 80085e6:	4620      	mov	r0, r4
 80085e8:	4629      	mov	r1, r5
 80085ea:	f7f7 fe6d 	bl	80002c8 <__aeabi_dsub>
 80085ee:	4632      	mov	r2, r6
 80085f0:	463b      	mov	r3, r7
 80085f2:	f7f7 fe69 	bl	80002c8 <__aeabi_dsub>
 80085f6:	4602      	mov	r2, r0
 80085f8:	460b      	mov	r3, r1
 80085fa:	4650      	mov	r0, sl
 80085fc:	4659      	mov	r1, fp
 80085fe:	f7f7 fe63 	bl	80002c8 <__aeabi_dsub>
 8008602:	ec53 2b18 	vmov	r2, r3, d8
 8008606:	f7f8 f817 	bl	8000638 <__aeabi_dmul>
 800860a:	4622      	mov	r2, r4
 800860c:	4606      	mov	r6, r0
 800860e:	460f      	mov	r7, r1
 8008610:	462b      	mov	r3, r5
 8008612:	ec51 0b19 	vmov	r0, r1, d9
 8008616:	f7f8 f80f 	bl	8000638 <__aeabi_dmul>
 800861a:	4602      	mov	r2, r0
 800861c:	460b      	mov	r3, r1
 800861e:	4630      	mov	r0, r6
 8008620:	4639      	mov	r1, r7
 8008622:	f7f7 fe53 	bl	80002cc <__adddf3>
 8008626:	4606      	mov	r6, r0
 8008628:	460f      	mov	r7, r1
 800862a:	4602      	mov	r2, r0
 800862c:	460b      	mov	r3, r1
 800862e:	4640      	mov	r0, r8
 8008630:	4649      	mov	r1, r9
 8008632:	f7f7 fe4b 	bl	80002cc <__adddf3>
 8008636:	a33e      	add	r3, pc, #248	; (adr r3, 8008730 <__ieee754_pow+0x738>)
 8008638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863c:	2000      	movs	r0, #0
 800863e:	4604      	mov	r4, r0
 8008640:	460d      	mov	r5, r1
 8008642:	f7f7 fff9 	bl	8000638 <__aeabi_dmul>
 8008646:	4642      	mov	r2, r8
 8008648:	ec41 0b18 	vmov	d8, r0, r1
 800864c:	464b      	mov	r3, r9
 800864e:	4620      	mov	r0, r4
 8008650:	4629      	mov	r1, r5
 8008652:	f7f7 fe39 	bl	80002c8 <__aeabi_dsub>
 8008656:	4602      	mov	r2, r0
 8008658:	460b      	mov	r3, r1
 800865a:	4630      	mov	r0, r6
 800865c:	4639      	mov	r1, r7
 800865e:	f7f7 fe33 	bl	80002c8 <__aeabi_dsub>
 8008662:	a335      	add	r3, pc, #212	; (adr r3, 8008738 <__ieee754_pow+0x740>)
 8008664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008668:	f7f7 ffe6 	bl	8000638 <__aeabi_dmul>
 800866c:	a334      	add	r3, pc, #208	; (adr r3, 8008740 <__ieee754_pow+0x748>)
 800866e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008672:	4606      	mov	r6, r0
 8008674:	460f      	mov	r7, r1
 8008676:	4620      	mov	r0, r4
 8008678:	4629      	mov	r1, r5
 800867a:	f7f7 ffdd 	bl	8000638 <__aeabi_dmul>
 800867e:	4602      	mov	r2, r0
 8008680:	460b      	mov	r3, r1
 8008682:	4630      	mov	r0, r6
 8008684:	4639      	mov	r1, r7
 8008686:	f7f7 fe21 	bl	80002cc <__adddf3>
 800868a:	9a07      	ldr	r2, [sp, #28]
 800868c:	4b37      	ldr	r3, [pc, #220]	; (800876c <__ieee754_pow+0x774>)
 800868e:	4413      	add	r3, r2
 8008690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008694:	f7f7 fe1a 	bl	80002cc <__adddf3>
 8008698:	4682      	mov	sl, r0
 800869a:	9805      	ldr	r0, [sp, #20]
 800869c:	468b      	mov	fp, r1
 800869e:	f7f7 ff61 	bl	8000564 <__aeabi_i2d>
 80086a2:	9a07      	ldr	r2, [sp, #28]
 80086a4:	4b32      	ldr	r3, [pc, #200]	; (8008770 <__ieee754_pow+0x778>)
 80086a6:	4413      	add	r3, r2
 80086a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80086ac:	4606      	mov	r6, r0
 80086ae:	460f      	mov	r7, r1
 80086b0:	4652      	mov	r2, sl
 80086b2:	465b      	mov	r3, fp
 80086b4:	ec51 0b18 	vmov	r0, r1, d8
 80086b8:	f7f7 fe08 	bl	80002cc <__adddf3>
 80086bc:	4642      	mov	r2, r8
 80086be:	464b      	mov	r3, r9
 80086c0:	f7f7 fe04 	bl	80002cc <__adddf3>
 80086c4:	4632      	mov	r2, r6
 80086c6:	463b      	mov	r3, r7
 80086c8:	f7f7 fe00 	bl	80002cc <__adddf3>
 80086cc:	2000      	movs	r0, #0
 80086ce:	4632      	mov	r2, r6
 80086d0:	463b      	mov	r3, r7
 80086d2:	4604      	mov	r4, r0
 80086d4:	460d      	mov	r5, r1
 80086d6:	f7f7 fdf7 	bl	80002c8 <__aeabi_dsub>
 80086da:	4642      	mov	r2, r8
 80086dc:	464b      	mov	r3, r9
 80086de:	f7f7 fdf3 	bl	80002c8 <__aeabi_dsub>
 80086e2:	ec53 2b18 	vmov	r2, r3, d8
 80086e6:	f7f7 fdef 	bl	80002c8 <__aeabi_dsub>
 80086ea:	4602      	mov	r2, r0
 80086ec:	460b      	mov	r3, r1
 80086ee:	4650      	mov	r0, sl
 80086f0:	4659      	mov	r1, fp
 80086f2:	e610      	b.n	8008316 <__ieee754_pow+0x31e>
 80086f4:	2401      	movs	r4, #1
 80086f6:	e6a1      	b.n	800843c <__ieee754_pow+0x444>
 80086f8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008748 <__ieee754_pow+0x750>
 80086fc:	e617      	b.n	800832e <__ieee754_pow+0x336>
 80086fe:	bf00      	nop
 8008700:	4a454eef 	.word	0x4a454eef
 8008704:	3fca7e28 	.word	0x3fca7e28
 8008708:	93c9db65 	.word	0x93c9db65
 800870c:	3fcd864a 	.word	0x3fcd864a
 8008710:	a91d4101 	.word	0xa91d4101
 8008714:	3fd17460 	.word	0x3fd17460
 8008718:	518f264d 	.word	0x518f264d
 800871c:	3fd55555 	.word	0x3fd55555
 8008720:	db6fabff 	.word	0xdb6fabff
 8008724:	3fdb6db6 	.word	0x3fdb6db6
 8008728:	33333303 	.word	0x33333303
 800872c:	3fe33333 	.word	0x3fe33333
 8008730:	e0000000 	.word	0xe0000000
 8008734:	3feec709 	.word	0x3feec709
 8008738:	dc3a03fd 	.word	0xdc3a03fd
 800873c:	3feec709 	.word	0x3feec709
 8008740:	145b01f5 	.word	0x145b01f5
 8008744:	be3e2fe0 	.word	0xbe3e2fe0
 8008748:	00000000 	.word	0x00000000
 800874c:	3ff00000 	.word	0x3ff00000
 8008750:	7ff00000 	.word	0x7ff00000
 8008754:	43400000 	.word	0x43400000
 8008758:	0003988e 	.word	0x0003988e
 800875c:	000bb679 	.word	0x000bb679
 8008760:	08008fb0 	.word	0x08008fb0
 8008764:	3ff00000 	.word	0x3ff00000
 8008768:	40080000 	.word	0x40080000
 800876c:	08008fd0 	.word	0x08008fd0
 8008770:	08008fc0 	.word	0x08008fc0
 8008774:	a3b5      	add	r3, pc, #724	; (adr r3, 8008a4c <__ieee754_pow+0xa54>)
 8008776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877a:	4640      	mov	r0, r8
 800877c:	4649      	mov	r1, r9
 800877e:	f7f7 fda5 	bl	80002cc <__adddf3>
 8008782:	4622      	mov	r2, r4
 8008784:	ec41 0b1a 	vmov	d10, r0, r1
 8008788:	462b      	mov	r3, r5
 800878a:	4630      	mov	r0, r6
 800878c:	4639      	mov	r1, r7
 800878e:	f7f7 fd9b 	bl	80002c8 <__aeabi_dsub>
 8008792:	4602      	mov	r2, r0
 8008794:	460b      	mov	r3, r1
 8008796:	ec51 0b1a 	vmov	r0, r1, d10
 800879a:	f7f8 f9dd 	bl	8000b58 <__aeabi_dcmpgt>
 800879e:	2800      	cmp	r0, #0
 80087a0:	f47f ae04 	bne.w	80083ac <__ieee754_pow+0x3b4>
 80087a4:	4aa4      	ldr	r2, [pc, #656]	; (8008a38 <__ieee754_pow+0xa40>)
 80087a6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80087aa:	4293      	cmp	r3, r2
 80087ac:	f340 8108 	ble.w	80089c0 <__ieee754_pow+0x9c8>
 80087b0:	151b      	asrs	r3, r3, #20
 80087b2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80087b6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80087ba:	fa4a f303 	asr.w	r3, sl, r3
 80087be:	445b      	add	r3, fp
 80087c0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80087c4:	4e9d      	ldr	r6, [pc, #628]	; (8008a3c <__ieee754_pow+0xa44>)
 80087c6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80087ca:	4116      	asrs	r6, r2
 80087cc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80087d0:	2000      	movs	r0, #0
 80087d2:	ea23 0106 	bic.w	r1, r3, r6
 80087d6:	f1c2 0214 	rsb	r2, r2, #20
 80087da:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80087de:	fa4a fa02 	asr.w	sl, sl, r2
 80087e2:	f1bb 0f00 	cmp.w	fp, #0
 80087e6:	4602      	mov	r2, r0
 80087e8:	460b      	mov	r3, r1
 80087ea:	4620      	mov	r0, r4
 80087ec:	4629      	mov	r1, r5
 80087ee:	bfb8      	it	lt
 80087f0:	f1ca 0a00 	rsblt	sl, sl, #0
 80087f4:	f7f7 fd68 	bl	80002c8 <__aeabi_dsub>
 80087f8:	ec41 0b19 	vmov	d9, r0, r1
 80087fc:	4642      	mov	r2, r8
 80087fe:	464b      	mov	r3, r9
 8008800:	ec51 0b19 	vmov	r0, r1, d9
 8008804:	f7f7 fd62 	bl	80002cc <__adddf3>
 8008808:	a37b      	add	r3, pc, #492	; (adr r3, 80089f8 <__ieee754_pow+0xa00>)
 800880a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880e:	2000      	movs	r0, #0
 8008810:	4604      	mov	r4, r0
 8008812:	460d      	mov	r5, r1
 8008814:	f7f7 ff10 	bl	8000638 <__aeabi_dmul>
 8008818:	ec53 2b19 	vmov	r2, r3, d9
 800881c:	4606      	mov	r6, r0
 800881e:	460f      	mov	r7, r1
 8008820:	4620      	mov	r0, r4
 8008822:	4629      	mov	r1, r5
 8008824:	f7f7 fd50 	bl	80002c8 <__aeabi_dsub>
 8008828:	4602      	mov	r2, r0
 800882a:	460b      	mov	r3, r1
 800882c:	4640      	mov	r0, r8
 800882e:	4649      	mov	r1, r9
 8008830:	f7f7 fd4a 	bl	80002c8 <__aeabi_dsub>
 8008834:	a372      	add	r3, pc, #456	; (adr r3, 8008a00 <__ieee754_pow+0xa08>)
 8008836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883a:	f7f7 fefd 	bl	8000638 <__aeabi_dmul>
 800883e:	a372      	add	r3, pc, #456	; (adr r3, 8008a08 <__ieee754_pow+0xa10>)
 8008840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008844:	4680      	mov	r8, r0
 8008846:	4689      	mov	r9, r1
 8008848:	4620      	mov	r0, r4
 800884a:	4629      	mov	r1, r5
 800884c:	f7f7 fef4 	bl	8000638 <__aeabi_dmul>
 8008850:	4602      	mov	r2, r0
 8008852:	460b      	mov	r3, r1
 8008854:	4640      	mov	r0, r8
 8008856:	4649      	mov	r1, r9
 8008858:	f7f7 fd38 	bl	80002cc <__adddf3>
 800885c:	4604      	mov	r4, r0
 800885e:	460d      	mov	r5, r1
 8008860:	4602      	mov	r2, r0
 8008862:	460b      	mov	r3, r1
 8008864:	4630      	mov	r0, r6
 8008866:	4639      	mov	r1, r7
 8008868:	f7f7 fd30 	bl	80002cc <__adddf3>
 800886c:	4632      	mov	r2, r6
 800886e:	463b      	mov	r3, r7
 8008870:	4680      	mov	r8, r0
 8008872:	4689      	mov	r9, r1
 8008874:	f7f7 fd28 	bl	80002c8 <__aeabi_dsub>
 8008878:	4602      	mov	r2, r0
 800887a:	460b      	mov	r3, r1
 800887c:	4620      	mov	r0, r4
 800887e:	4629      	mov	r1, r5
 8008880:	f7f7 fd22 	bl	80002c8 <__aeabi_dsub>
 8008884:	4642      	mov	r2, r8
 8008886:	4606      	mov	r6, r0
 8008888:	460f      	mov	r7, r1
 800888a:	464b      	mov	r3, r9
 800888c:	4640      	mov	r0, r8
 800888e:	4649      	mov	r1, r9
 8008890:	f7f7 fed2 	bl	8000638 <__aeabi_dmul>
 8008894:	a35e      	add	r3, pc, #376	; (adr r3, 8008a10 <__ieee754_pow+0xa18>)
 8008896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800889a:	4604      	mov	r4, r0
 800889c:	460d      	mov	r5, r1
 800889e:	f7f7 fecb 	bl	8000638 <__aeabi_dmul>
 80088a2:	a35d      	add	r3, pc, #372	; (adr r3, 8008a18 <__ieee754_pow+0xa20>)
 80088a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a8:	f7f7 fd0e 	bl	80002c8 <__aeabi_dsub>
 80088ac:	4622      	mov	r2, r4
 80088ae:	462b      	mov	r3, r5
 80088b0:	f7f7 fec2 	bl	8000638 <__aeabi_dmul>
 80088b4:	a35a      	add	r3, pc, #360	; (adr r3, 8008a20 <__ieee754_pow+0xa28>)
 80088b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ba:	f7f7 fd07 	bl	80002cc <__adddf3>
 80088be:	4622      	mov	r2, r4
 80088c0:	462b      	mov	r3, r5
 80088c2:	f7f7 feb9 	bl	8000638 <__aeabi_dmul>
 80088c6:	a358      	add	r3, pc, #352	; (adr r3, 8008a28 <__ieee754_pow+0xa30>)
 80088c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088cc:	f7f7 fcfc 	bl	80002c8 <__aeabi_dsub>
 80088d0:	4622      	mov	r2, r4
 80088d2:	462b      	mov	r3, r5
 80088d4:	f7f7 feb0 	bl	8000638 <__aeabi_dmul>
 80088d8:	a355      	add	r3, pc, #340	; (adr r3, 8008a30 <__ieee754_pow+0xa38>)
 80088da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088de:	f7f7 fcf5 	bl	80002cc <__adddf3>
 80088e2:	4622      	mov	r2, r4
 80088e4:	462b      	mov	r3, r5
 80088e6:	f7f7 fea7 	bl	8000638 <__aeabi_dmul>
 80088ea:	4602      	mov	r2, r0
 80088ec:	460b      	mov	r3, r1
 80088ee:	4640      	mov	r0, r8
 80088f0:	4649      	mov	r1, r9
 80088f2:	f7f7 fce9 	bl	80002c8 <__aeabi_dsub>
 80088f6:	4604      	mov	r4, r0
 80088f8:	460d      	mov	r5, r1
 80088fa:	4602      	mov	r2, r0
 80088fc:	460b      	mov	r3, r1
 80088fe:	4640      	mov	r0, r8
 8008900:	4649      	mov	r1, r9
 8008902:	f7f7 fe99 	bl	8000638 <__aeabi_dmul>
 8008906:	2200      	movs	r2, #0
 8008908:	ec41 0b19 	vmov	d9, r0, r1
 800890c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008910:	4620      	mov	r0, r4
 8008912:	4629      	mov	r1, r5
 8008914:	f7f7 fcd8 	bl	80002c8 <__aeabi_dsub>
 8008918:	4602      	mov	r2, r0
 800891a:	460b      	mov	r3, r1
 800891c:	ec51 0b19 	vmov	r0, r1, d9
 8008920:	f7f7 ffb4 	bl	800088c <__aeabi_ddiv>
 8008924:	4632      	mov	r2, r6
 8008926:	4604      	mov	r4, r0
 8008928:	460d      	mov	r5, r1
 800892a:	463b      	mov	r3, r7
 800892c:	4640      	mov	r0, r8
 800892e:	4649      	mov	r1, r9
 8008930:	f7f7 fe82 	bl	8000638 <__aeabi_dmul>
 8008934:	4632      	mov	r2, r6
 8008936:	463b      	mov	r3, r7
 8008938:	f7f7 fcc8 	bl	80002cc <__adddf3>
 800893c:	4602      	mov	r2, r0
 800893e:	460b      	mov	r3, r1
 8008940:	4620      	mov	r0, r4
 8008942:	4629      	mov	r1, r5
 8008944:	f7f7 fcc0 	bl	80002c8 <__aeabi_dsub>
 8008948:	4642      	mov	r2, r8
 800894a:	464b      	mov	r3, r9
 800894c:	f7f7 fcbc 	bl	80002c8 <__aeabi_dsub>
 8008950:	460b      	mov	r3, r1
 8008952:	4602      	mov	r2, r0
 8008954:	493a      	ldr	r1, [pc, #232]	; (8008a40 <__ieee754_pow+0xa48>)
 8008956:	2000      	movs	r0, #0
 8008958:	f7f7 fcb6 	bl	80002c8 <__aeabi_dsub>
 800895c:	ec41 0b10 	vmov	d0, r0, r1
 8008960:	ee10 3a90 	vmov	r3, s1
 8008964:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008968:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800896c:	da2b      	bge.n	80089c6 <__ieee754_pow+0x9ce>
 800896e:	4650      	mov	r0, sl
 8008970:	f000 f966 	bl	8008c40 <scalbn>
 8008974:	ec51 0b10 	vmov	r0, r1, d0
 8008978:	ec53 2b18 	vmov	r2, r3, d8
 800897c:	f7ff bbed 	b.w	800815a <__ieee754_pow+0x162>
 8008980:	4b30      	ldr	r3, [pc, #192]	; (8008a44 <__ieee754_pow+0xa4c>)
 8008982:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008986:	429e      	cmp	r6, r3
 8008988:	f77f af0c 	ble.w	80087a4 <__ieee754_pow+0x7ac>
 800898c:	4b2e      	ldr	r3, [pc, #184]	; (8008a48 <__ieee754_pow+0xa50>)
 800898e:	440b      	add	r3, r1
 8008990:	4303      	orrs	r3, r0
 8008992:	d009      	beq.n	80089a8 <__ieee754_pow+0x9b0>
 8008994:	ec51 0b18 	vmov	r0, r1, d8
 8008998:	2200      	movs	r2, #0
 800899a:	2300      	movs	r3, #0
 800899c:	f7f8 f8be 	bl	8000b1c <__aeabi_dcmplt>
 80089a0:	3800      	subs	r0, #0
 80089a2:	bf18      	it	ne
 80089a4:	2001      	movne	r0, #1
 80089a6:	e447      	b.n	8008238 <__ieee754_pow+0x240>
 80089a8:	4622      	mov	r2, r4
 80089aa:	462b      	mov	r3, r5
 80089ac:	f7f7 fc8c 	bl	80002c8 <__aeabi_dsub>
 80089b0:	4642      	mov	r2, r8
 80089b2:	464b      	mov	r3, r9
 80089b4:	f7f8 f8c6 	bl	8000b44 <__aeabi_dcmpge>
 80089b8:	2800      	cmp	r0, #0
 80089ba:	f43f aef3 	beq.w	80087a4 <__ieee754_pow+0x7ac>
 80089be:	e7e9      	b.n	8008994 <__ieee754_pow+0x99c>
 80089c0:	f04f 0a00 	mov.w	sl, #0
 80089c4:	e71a      	b.n	80087fc <__ieee754_pow+0x804>
 80089c6:	ec51 0b10 	vmov	r0, r1, d0
 80089ca:	4619      	mov	r1, r3
 80089cc:	e7d4      	b.n	8008978 <__ieee754_pow+0x980>
 80089ce:	491c      	ldr	r1, [pc, #112]	; (8008a40 <__ieee754_pow+0xa48>)
 80089d0:	2000      	movs	r0, #0
 80089d2:	f7ff bb30 	b.w	8008036 <__ieee754_pow+0x3e>
 80089d6:	2000      	movs	r0, #0
 80089d8:	2100      	movs	r1, #0
 80089da:	f7ff bb2c 	b.w	8008036 <__ieee754_pow+0x3e>
 80089de:	4630      	mov	r0, r6
 80089e0:	4639      	mov	r1, r7
 80089e2:	f7ff bb28 	b.w	8008036 <__ieee754_pow+0x3e>
 80089e6:	9204      	str	r2, [sp, #16]
 80089e8:	f7ff bb7a 	b.w	80080e0 <__ieee754_pow+0xe8>
 80089ec:	2300      	movs	r3, #0
 80089ee:	f7ff bb64 	b.w	80080ba <__ieee754_pow+0xc2>
 80089f2:	bf00      	nop
 80089f4:	f3af 8000 	nop.w
 80089f8:	00000000 	.word	0x00000000
 80089fc:	3fe62e43 	.word	0x3fe62e43
 8008a00:	fefa39ef 	.word	0xfefa39ef
 8008a04:	3fe62e42 	.word	0x3fe62e42
 8008a08:	0ca86c39 	.word	0x0ca86c39
 8008a0c:	be205c61 	.word	0xbe205c61
 8008a10:	72bea4d0 	.word	0x72bea4d0
 8008a14:	3e663769 	.word	0x3e663769
 8008a18:	c5d26bf1 	.word	0xc5d26bf1
 8008a1c:	3ebbbd41 	.word	0x3ebbbd41
 8008a20:	af25de2c 	.word	0xaf25de2c
 8008a24:	3f11566a 	.word	0x3f11566a
 8008a28:	16bebd93 	.word	0x16bebd93
 8008a2c:	3f66c16c 	.word	0x3f66c16c
 8008a30:	5555553e 	.word	0x5555553e
 8008a34:	3fc55555 	.word	0x3fc55555
 8008a38:	3fe00000 	.word	0x3fe00000
 8008a3c:	000fffff 	.word	0x000fffff
 8008a40:	3ff00000 	.word	0x3ff00000
 8008a44:	4090cbff 	.word	0x4090cbff
 8008a48:	3f6f3400 	.word	0x3f6f3400
 8008a4c:	652b82fe 	.word	0x652b82fe
 8008a50:	3c971547 	.word	0x3c971547

08008a54 <__ieee754_sqrt>:
 8008a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a58:	ec55 4b10 	vmov	r4, r5, d0
 8008a5c:	4e55      	ldr	r6, [pc, #340]	; (8008bb4 <__ieee754_sqrt+0x160>)
 8008a5e:	43ae      	bics	r6, r5
 8008a60:	ee10 0a10 	vmov	r0, s0
 8008a64:	ee10 3a10 	vmov	r3, s0
 8008a68:	462a      	mov	r2, r5
 8008a6a:	4629      	mov	r1, r5
 8008a6c:	d110      	bne.n	8008a90 <__ieee754_sqrt+0x3c>
 8008a6e:	ee10 2a10 	vmov	r2, s0
 8008a72:	462b      	mov	r3, r5
 8008a74:	f7f7 fde0 	bl	8000638 <__aeabi_dmul>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4620      	mov	r0, r4
 8008a7e:	4629      	mov	r1, r5
 8008a80:	f7f7 fc24 	bl	80002cc <__adddf3>
 8008a84:	4604      	mov	r4, r0
 8008a86:	460d      	mov	r5, r1
 8008a88:	ec45 4b10 	vmov	d0, r4, r5
 8008a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a90:	2d00      	cmp	r5, #0
 8008a92:	dc10      	bgt.n	8008ab6 <__ieee754_sqrt+0x62>
 8008a94:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008a98:	4330      	orrs	r0, r6
 8008a9a:	d0f5      	beq.n	8008a88 <__ieee754_sqrt+0x34>
 8008a9c:	b15d      	cbz	r5, 8008ab6 <__ieee754_sqrt+0x62>
 8008a9e:	ee10 2a10 	vmov	r2, s0
 8008aa2:	462b      	mov	r3, r5
 8008aa4:	ee10 0a10 	vmov	r0, s0
 8008aa8:	f7f7 fc0e 	bl	80002c8 <__aeabi_dsub>
 8008aac:	4602      	mov	r2, r0
 8008aae:	460b      	mov	r3, r1
 8008ab0:	f7f7 feec 	bl	800088c <__aeabi_ddiv>
 8008ab4:	e7e6      	b.n	8008a84 <__ieee754_sqrt+0x30>
 8008ab6:	1512      	asrs	r2, r2, #20
 8008ab8:	d074      	beq.n	8008ba4 <__ieee754_sqrt+0x150>
 8008aba:	07d4      	lsls	r4, r2, #31
 8008abc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008ac0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008ac4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008ac8:	bf5e      	ittt	pl
 8008aca:	0fda      	lsrpl	r2, r3, #31
 8008acc:	005b      	lslpl	r3, r3, #1
 8008ace:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008ad2:	2400      	movs	r4, #0
 8008ad4:	0fda      	lsrs	r2, r3, #31
 8008ad6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8008ada:	107f      	asrs	r7, r7, #1
 8008adc:	005b      	lsls	r3, r3, #1
 8008ade:	2516      	movs	r5, #22
 8008ae0:	4620      	mov	r0, r4
 8008ae2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008ae6:	1886      	adds	r6, r0, r2
 8008ae8:	428e      	cmp	r6, r1
 8008aea:	bfde      	ittt	le
 8008aec:	1b89      	suble	r1, r1, r6
 8008aee:	18b0      	addle	r0, r6, r2
 8008af0:	18a4      	addle	r4, r4, r2
 8008af2:	0049      	lsls	r1, r1, #1
 8008af4:	3d01      	subs	r5, #1
 8008af6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8008afa:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8008afe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008b02:	d1f0      	bne.n	8008ae6 <__ieee754_sqrt+0x92>
 8008b04:	462a      	mov	r2, r5
 8008b06:	f04f 0e20 	mov.w	lr, #32
 8008b0a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008b0e:	4281      	cmp	r1, r0
 8008b10:	eb06 0c05 	add.w	ip, r6, r5
 8008b14:	dc02      	bgt.n	8008b1c <__ieee754_sqrt+0xc8>
 8008b16:	d113      	bne.n	8008b40 <__ieee754_sqrt+0xec>
 8008b18:	459c      	cmp	ip, r3
 8008b1a:	d811      	bhi.n	8008b40 <__ieee754_sqrt+0xec>
 8008b1c:	f1bc 0f00 	cmp.w	ip, #0
 8008b20:	eb0c 0506 	add.w	r5, ip, r6
 8008b24:	da43      	bge.n	8008bae <__ieee754_sqrt+0x15a>
 8008b26:	2d00      	cmp	r5, #0
 8008b28:	db41      	blt.n	8008bae <__ieee754_sqrt+0x15a>
 8008b2a:	f100 0801 	add.w	r8, r0, #1
 8008b2e:	1a09      	subs	r1, r1, r0
 8008b30:	459c      	cmp	ip, r3
 8008b32:	bf88      	it	hi
 8008b34:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008b38:	eba3 030c 	sub.w	r3, r3, ip
 8008b3c:	4432      	add	r2, r6
 8008b3e:	4640      	mov	r0, r8
 8008b40:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008b44:	f1be 0e01 	subs.w	lr, lr, #1
 8008b48:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8008b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008b50:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008b54:	d1db      	bne.n	8008b0e <__ieee754_sqrt+0xba>
 8008b56:	430b      	orrs	r3, r1
 8008b58:	d006      	beq.n	8008b68 <__ieee754_sqrt+0x114>
 8008b5a:	1c50      	adds	r0, r2, #1
 8008b5c:	bf13      	iteet	ne
 8008b5e:	3201      	addne	r2, #1
 8008b60:	3401      	addeq	r4, #1
 8008b62:	4672      	moveq	r2, lr
 8008b64:	f022 0201 	bicne.w	r2, r2, #1
 8008b68:	1063      	asrs	r3, r4, #1
 8008b6a:	0852      	lsrs	r2, r2, #1
 8008b6c:	07e1      	lsls	r1, r4, #31
 8008b6e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008b72:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008b76:	bf48      	it	mi
 8008b78:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8008b7c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008b80:	4614      	mov	r4, r2
 8008b82:	e781      	b.n	8008a88 <__ieee754_sqrt+0x34>
 8008b84:	0ad9      	lsrs	r1, r3, #11
 8008b86:	3815      	subs	r0, #21
 8008b88:	055b      	lsls	r3, r3, #21
 8008b8a:	2900      	cmp	r1, #0
 8008b8c:	d0fa      	beq.n	8008b84 <__ieee754_sqrt+0x130>
 8008b8e:	02cd      	lsls	r5, r1, #11
 8008b90:	d50a      	bpl.n	8008ba8 <__ieee754_sqrt+0x154>
 8008b92:	f1c2 0420 	rsb	r4, r2, #32
 8008b96:	fa23 f404 	lsr.w	r4, r3, r4
 8008b9a:	1e55      	subs	r5, r2, #1
 8008b9c:	4093      	lsls	r3, r2
 8008b9e:	4321      	orrs	r1, r4
 8008ba0:	1b42      	subs	r2, r0, r5
 8008ba2:	e78a      	b.n	8008aba <__ieee754_sqrt+0x66>
 8008ba4:	4610      	mov	r0, r2
 8008ba6:	e7f0      	b.n	8008b8a <__ieee754_sqrt+0x136>
 8008ba8:	0049      	lsls	r1, r1, #1
 8008baa:	3201      	adds	r2, #1
 8008bac:	e7ef      	b.n	8008b8e <__ieee754_sqrt+0x13a>
 8008bae:	4680      	mov	r8, r0
 8008bb0:	e7bd      	b.n	8008b2e <__ieee754_sqrt+0xda>
 8008bb2:	bf00      	nop
 8008bb4:	7ff00000 	.word	0x7ff00000

08008bb8 <with_errno>:
 8008bb8:	b570      	push	{r4, r5, r6, lr}
 8008bba:	4604      	mov	r4, r0
 8008bbc:	460d      	mov	r5, r1
 8008bbe:	4616      	mov	r6, r2
 8008bc0:	f7fe fc36 	bl	8007430 <__errno>
 8008bc4:	4629      	mov	r1, r5
 8008bc6:	6006      	str	r6, [r0, #0]
 8008bc8:	4620      	mov	r0, r4
 8008bca:	bd70      	pop	{r4, r5, r6, pc}

08008bcc <xflow>:
 8008bcc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008bce:	4614      	mov	r4, r2
 8008bd0:	461d      	mov	r5, r3
 8008bd2:	b108      	cbz	r0, 8008bd8 <xflow+0xc>
 8008bd4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008bd8:	e9cd 2300 	strd	r2, r3, [sp]
 8008bdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008be0:	4620      	mov	r0, r4
 8008be2:	4629      	mov	r1, r5
 8008be4:	f7f7 fd28 	bl	8000638 <__aeabi_dmul>
 8008be8:	2222      	movs	r2, #34	; 0x22
 8008bea:	b003      	add	sp, #12
 8008bec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008bf0:	f7ff bfe2 	b.w	8008bb8 <with_errno>

08008bf4 <__math_uflow>:
 8008bf4:	b508      	push	{r3, lr}
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008bfc:	f7ff ffe6 	bl	8008bcc <xflow>
 8008c00:	ec41 0b10 	vmov	d0, r0, r1
 8008c04:	bd08      	pop	{r3, pc}

08008c06 <__math_oflow>:
 8008c06:	b508      	push	{r3, lr}
 8008c08:	2200      	movs	r2, #0
 8008c0a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8008c0e:	f7ff ffdd 	bl	8008bcc <xflow>
 8008c12:	ec41 0b10 	vmov	d0, r0, r1
 8008c16:	bd08      	pop	{r3, pc}

08008c18 <fabs>:
 8008c18:	ec51 0b10 	vmov	r0, r1, d0
 8008c1c:	ee10 2a10 	vmov	r2, s0
 8008c20:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008c24:	ec43 2b10 	vmov	d0, r2, r3
 8008c28:	4770      	bx	lr

08008c2a <finite>:
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	ed8d 0b00 	vstr	d0, [sp]
 8008c30:	9801      	ldr	r0, [sp, #4]
 8008c32:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008c36:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008c3a:	0fc0      	lsrs	r0, r0, #31
 8008c3c:	b002      	add	sp, #8
 8008c3e:	4770      	bx	lr

08008c40 <scalbn>:
 8008c40:	b570      	push	{r4, r5, r6, lr}
 8008c42:	ec55 4b10 	vmov	r4, r5, d0
 8008c46:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008c4a:	4606      	mov	r6, r0
 8008c4c:	462b      	mov	r3, r5
 8008c4e:	b99a      	cbnz	r2, 8008c78 <scalbn+0x38>
 8008c50:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008c54:	4323      	orrs	r3, r4
 8008c56:	d036      	beq.n	8008cc6 <scalbn+0x86>
 8008c58:	4b39      	ldr	r3, [pc, #228]	; (8008d40 <scalbn+0x100>)
 8008c5a:	4629      	mov	r1, r5
 8008c5c:	ee10 0a10 	vmov	r0, s0
 8008c60:	2200      	movs	r2, #0
 8008c62:	f7f7 fce9 	bl	8000638 <__aeabi_dmul>
 8008c66:	4b37      	ldr	r3, [pc, #220]	; (8008d44 <scalbn+0x104>)
 8008c68:	429e      	cmp	r6, r3
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	460d      	mov	r5, r1
 8008c6e:	da10      	bge.n	8008c92 <scalbn+0x52>
 8008c70:	a32b      	add	r3, pc, #172	; (adr r3, 8008d20 <scalbn+0xe0>)
 8008c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c76:	e03a      	b.n	8008cee <scalbn+0xae>
 8008c78:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008c7c:	428a      	cmp	r2, r1
 8008c7e:	d10c      	bne.n	8008c9a <scalbn+0x5a>
 8008c80:	ee10 2a10 	vmov	r2, s0
 8008c84:	4620      	mov	r0, r4
 8008c86:	4629      	mov	r1, r5
 8008c88:	f7f7 fb20 	bl	80002cc <__adddf3>
 8008c8c:	4604      	mov	r4, r0
 8008c8e:	460d      	mov	r5, r1
 8008c90:	e019      	b.n	8008cc6 <scalbn+0x86>
 8008c92:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008c96:	460b      	mov	r3, r1
 8008c98:	3a36      	subs	r2, #54	; 0x36
 8008c9a:	4432      	add	r2, r6
 8008c9c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008ca0:	428a      	cmp	r2, r1
 8008ca2:	dd08      	ble.n	8008cb6 <scalbn+0x76>
 8008ca4:	2d00      	cmp	r5, #0
 8008ca6:	a120      	add	r1, pc, #128	; (adr r1, 8008d28 <scalbn+0xe8>)
 8008ca8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cac:	da1c      	bge.n	8008ce8 <scalbn+0xa8>
 8008cae:	a120      	add	r1, pc, #128	; (adr r1, 8008d30 <scalbn+0xf0>)
 8008cb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cb4:	e018      	b.n	8008ce8 <scalbn+0xa8>
 8008cb6:	2a00      	cmp	r2, #0
 8008cb8:	dd08      	ble.n	8008ccc <scalbn+0x8c>
 8008cba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008cbe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008cc2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008cc6:	ec45 4b10 	vmov	d0, r4, r5
 8008cca:	bd70      	pop	{r4, r5, r6, pc}
 8008ccc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008cd0:	da19      	bge.n	8008d06 <scalbn+0xc6>
 8008cd2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008cd6:	429e      	cmp	r6, r3
 8008cd8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008cdc:	dd0a      	ble.n	8008cf4 <scalbn+0xb4>
 8008cde:	a112      	add	r1, pc, #72	; (adr r1, 8008d28 <scalbn+0xe8>)
 8008ce0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d1e2      	bne.n	8008cae <scalbn+0x6e>
 8008ce8:	a30f      	add	r3, pc, #60	; (adr r3, 8008d28 <scalbn+0xe8>)
 8008cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cee:	f7f7 fca3 	bl	8000638 <__aeabi_dmul>
 8008cf2:	e7cb      	b.n	8008c8c <scalbn+0x4c>
 8008cf4:	a10a      	add	r1, pc, #40	; (adr r1, 8008d20 <scalbn+0xe0>)
 8008cf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d0b8      	beq.n	8008c70 <scalbn+0x30>
 8008cfe:	a10e      	add	r1, pc, #56	; (adr r1, 8008d38 <scalbn+0xf8>)
 8008d00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d04:	e7b4      	b.n	8008c70 <scalbn+0x30>
 8008d06:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d0a:	3236      	adds	r2, #54	; 0x36
 8008d0c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d10:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008d14:	4620      	mov	r0, r4
 8008d16:	4b0c      	ldr	r3, [pc, #48]	; (8008d48 <scalbn+0x108>)
 8008d18:	2200      	movs	r2, #0
 8008d1a:	e7e8      	b.n	8008cee <scalbn+0xae>
 8008d1c:	f3af 8000 	nop.w
 8008d20:	c2f8f359 	.word	0xc2f8f359
 8008d24:	01a56e1f 	.word	0x01a56e1f
 8008d28:	8800759c 	.word	0x8800759c
 8008d2c:	7e37e43c 	.word	0x7e37e43c
 8008d30:	8800759c 	.word	0x8800759c
 8008d34:	fe37e43c 	.word	0xfe37e43c
 8008d38:	c2f8f359 	.word	0xc2f8f359
 8008d3c:	81a56e1f 	.word	0x81a56e1f
 8008d40:	43500000 	.word	0x43500000
 8008d44:	ffff3cb0 	.word	0xffff3cb0
 8008d48:	3c900000 	.word	0x3c900000

08008d4c <_init>:
 8008d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d4e:	bf00      	nop
 8008d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d52:	bc08      	pop	{r3}
 8008d54:	469e      	mov	lr, r3
 8008d56:	4770      	bx	lr

08008d58 <_fini>:
 8008d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d5a:	bf00      	nop
 8008d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d5e:	bc08      	pop	{r3}
 8008d60:	469e      	mov	lr, r3
 8008d62:	4770      	bx	lr
