// Seed: 3727364969
module module_0 (
    input  tri1 id_0
    , id_10,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri  id_3,
    input  tri  id_4,
    output wire id_5,
    output wire id_6,
    output wand id_7#(.id_11(id_2 || 1'b0), .id_12(1)),
    output tri0 id_8
);
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    input  wand  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.type_4 = 0;
  wire id_5 = 1;
endmodule
