22       
0 Instruction_MEM.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/Instruction_MEM.v
0 ALU.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/ALU.v
0 Control_unit.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/Control_unit.v
0 Data_MEM.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/Data_MEM.v
0 PC.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/PC.v
0 PC_next.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/PC_next.v
0 Register_MEM.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/Register_MEM.v
0 IF2ID_reg.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/IF2ID_reg.v
0 ID2EX_reg.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/ID2EX_reg.v
0 EX2MEM_reg.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/EX2MEM_reg.v
0 MEM2WB_reg.v
0 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2//etc/systemverilog/MEM2WB_reg.v
38
+define+FSDB
+incdir+../source
+itf+/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/vcsdp.tab
+memcbk
+vcsd
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -rdynamic
-Mobjects= /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o
-Msyslibs=/home/yihui/synopsys/verdi/verdi/Verdi_O-2018.09-SP2//share/PLI/VCS/LINUX64/pli.a -ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/include
-P
-Xvcs_run_simv=1
-debug_acc+fsdb
-debug_access+all+bc
-debug_region+cell
-fsdb
-full64
-gen_obj
-l
-picarchive
-sverilog
.
../sim/CPU_top_tb.v
/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/bin/vcs1
/home/yihui/synopsys/verdi/verdi/Verdi_O-2018.09-SP2//share/PLI/VCS/LINUX64/verdi.tab
run.log
44
sysc_uni_pwd=/home/yihui/Desktop/Digital_Design/Pipeline_MIPS_CPU/prj_file
XDG_SESSION_ID=31
XDG_RUNTIME_DIR=/run/user/1000
XDG_DATA_DIRS=/home/yihui/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
VSCODE_IPC_HOOK_CLI=/run/user/1000/vscode-ipc-9df15c5d-8fd9-447e-8436-13eabc7fc2ed.sock
VSCODE_GIT_IPC_HANDLE=/run/user/1000/vscode-git-4e7ab3c9e8.sock
VSCODE_GIT_ASKPASS_NODE=/home/yihui/.vscode-server/bin/695af097c7bd098fbf017ce3ac85e09bbc5dda06/node
VSCODE_GIT_ASKPASS_MAIN=/home/yihui/.vscode-server/bin/695af097c7bd098fbf017ce3ac85e09bbc5dda06/extensions/git/dist/askpass-main.js
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
VMR_MODE_FLAG=64
VERDI_HOME=/home/yihui/synopsys/verdi/verdi/Verdi_O-2018.09-SP2/
VCS_MODE_FLAG=64
VCS_LOG_FILE=run.log
VCS_HOME=/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH_OVERRIDE=linux
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64
TERM_PROGRAM_VERSION=1.79.2
TERM_PROGRAM=vscode
SynopsysList=/home/yihui/synopsys
SSH_CONNECTION=192.168.73.1 7544 192.168.73.133 22
SSH_CLIENT=192.168.73.1 7544 22
SELINUX_USE_CURRENT_RANGE=
SELINUX_ROLE_REQUESTED=
SELINUX_LEVEL_REQUESTED=
SCRNAME=vcs
SCRIPT_NAME=vcs
QT_GRAPHICSSYSTEM_CHECKED=1
QTLIB=/usr/lib/qt-3.3/lib
QTINC=/usr/lib/qt-3.3/include
QTDIR=/usr/lib/qt-3.3
OVA_UUM=0
MFLAGS=
MAKELEVEL=1
MAKEFLAGS=
LESSOPEN=||/usr/bin/lesspipe.sh %s
LC_ALL=C
HISTCONTROL=ignoredups
GIT_ASKPASS=/home/yihui/.vscode-server/bin/695af097c7bd098fbf017ce3ac85e09bbc5dda06/extensions/git/dist/askpass.sh
DVE_HOME=/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/gui/dve/
COLORTERM=truecolor
0
16
1688017041 ../source/MEM2WB_reg.v
1688016987 ../source/EX2MEM_reg.v
1688016849 ../source/ID2EX_reg.v
1687643638 ../source/IF2ID_reg.v
1683842310 ../source/Register_MEM.v
1687644793 ../source/PC_next.v
1687644642 ../source/PC.v
1683842629 ../source/Data_MEM.v
1687394441 ../source/Control_unit.v
1686366682 ../source/ALU.v
1687647096 ../source/Instruction_MEM.v
1688063271 ../source/CPU_top.v
1688063293 ../sim/CPU_top_tb.v
1688062839 .
1551421246 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/vcsdp.tab
1550753332 /home/yihui/synopsys/verdi/verdi/Verdi_O-2018.09-SP2//share/PLI/VCS/LINUX64/verdi.tab
4
1551422344 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so
1551421792 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so
1551421768 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so
1551421789 /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/libvfs.so
1688063297 simv.daidir
-1 partitionlib
