// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_val,
        c_0_03_reload,
        c_1_04_reload,
        c_2_05_reload,
        c_3_02_reload,
        shift_out,
        shift_out_ap_vld,
        in_shift_out,
        in_shift_out_ap_vld,
        shift_1_out,
        shift_1_out_ap_vld,
        in_shift_1_out,
        in_shift_1_out_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [62:0] in_val;
input  [31:0] c_0_03_reload;
input  [31:0] c_1_04_reload;
input  [31:0] c_2_05_reload;
input  [31:0] c_3_02_reload;
output  [31:0] shift_out;
output   shift_out_ap_vld;
output  [61:0] in_shift_out;
output   in_shift_out_ap_vld;
output  [31:0] shift_1_out;
output   shift_1_out_ap_vld;
output  [61:0] in_shift_1_out;
output   in_shift_1_out_ap_vld;
output  [0:0] ap_return;

reg ap_idle;
reg[31:0] shift_out;
reg shift_out_ap_vld;
reg in_shift_out_ap_vld;
reg shift_1_out_ap_vld;
reg in_shift_1_out_ap_vld;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln424_fu_257_p2;
wire   [0:0] icmp_ln421_fu_169_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_UnifiedRetVal_phi_fu_135_p4;
wire    ap_block_pp0_stage0;
reg   [62:0] in_shift_fu_62;
wire   [62:0] in_shift_3_fu_244_p3;
wire    ap_loop_init;
reg   [31:0] shift_fu_66;
wire   [31:0] shift_1_fu_199_p2;
wire   [31:0] shift_load_1_load_fu_278_p1;
reg   [2:0] i_fu_70;
wire   [2:0] add_ln421_fu_175_p2;
wire    ap_block_pp0_stage0_01001;
wire   [1:0] tmp_2_fu_189_p5;
wire   [31:0] tmp_2_fu_189_p6;
wire   [0:0] tmp_fu_206_p3;
wire   [31:0] sub_ln423_fu_214_p2;
wire   [31:0] select_ln423_fu_220_p3;
wire   [62:0] zext_ln423_fu_228_p1;
wire   [62:0] ashr_ln423_fu_232_p2;
wire   [62:0] shl_ln423_fu_238_p2;
reg   [0:0] ap_return_preg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_85;
reg    ap_condition_230;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 in_shift_fu_62 = 63'd0;
#0 shift_fu_66 = 32'd0;
#0 i_fu_70 = 3'd0;
#0 ap_return_preg = 1'd0;
#0 ap_done_reg = 1'b0;
end

fft1D_512_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U21(
    .din0(c_0_03_reload),
    .din1(c_1_04_reload),
    .din2(c_2_05_reload),
    .din3(c_3_02_reload),
    .din4(tmp_2_fu_189_p5),
    .dout(tmp_2_fu_189_p6)
);

fft1D_512_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((icmp_ln421_fu_169_p2 == 1'd1) | (icmp_ln424_fu_257_p2 == 1'd0)))) begin
            ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_135_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_70 <= 3'd0;
        end else if ((1'b1 == ap_condition_230)) begin
            i_fu_70 <= add_ln421_fu_175_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            in_shift_fu_62 <= in_val;
        end else if ((1'b1 == ap_condition_230)) begin
            in_shift_fu_62 <= in_shift_3_fu_244_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            shift_fu_66 <= 32'd0;
        end else if ((1'b1 == ap_condition_230)) begin
            shift_fu_66 <= shift_1_fu_199_p2;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((icmp_ln421_fu_169_p2 == 1'd1) | (icmp_ln424_fu_257_p2 == 1'd0)))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_85)) begin
        if (((icmp_ln421_fu_169_p2 == 1'd0) & (icmp_ln424_fu_257_p2 == 1'd0))) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_135_p4 = 1'd0;
        end else if ((icmp_ln421_fu_169_p2 == 1'd1)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_135_p4 = 1'd1;
        end else begin
            ap_phi_mux_UnifiedRetVal_phi_fu_135_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_135_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((icmp_ln421_fu_169_p2 == 1'd1) | (icmp_ln424_fu_257_p2 == 1'd0)))) begin
        ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_135_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((icmp_ln421_fu_169_p2 == 1'd0) & (icmp_ln424_fu_257_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_shift_1_out_ap_vld = 1'b1;
    end else begin
        in_shift_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln421_fu_169_p2 == 1'd0) & (icmp_ln424_fu_257_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln421_fu_169_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_shift_out_ap_vld = 1'b1;
    end else begin
        in_shift_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln421_fu_169_p2 == 1'd0) & (icmp_ln424_fu_257_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        shift_1_out_ap_vld = 1'b1;
    end else begin
        shift_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((icmp_ln421_fu_169_p2 == 1'd1)) begin
            shift_out = shift_load_1_load_fu_278_p1;
        end else if (((icmp_ln421_fu_169_p2 == 1'd0) & (icmp_ln424_fu_257_p2 == 1'd0))) begin
            shift_out = shift_fu_66;
        end else begin
            shift_out = 'bx;
        end
    end else begin
        shift_out = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln421_fu_169_p2 == 1'd0) & (icmp_ln424_fu_257_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln421_fu_169_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        shift_out_ap_vld = 1'b1;
    end else begin
        shift_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln421_fu_175_p2 = (i_fu_70 + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_230 = ((icmp_ln421_fu_169_p2 == 1'd0) & (icmp_ln424_fu_257_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_85 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ashr_ln423_fu_232_p2 = $signed(in_shift_fu_62) >>> zext_ln423_fu_228_p1;

assign icmp_ln421_fu_169_p2 = ((i_fu_70 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln424_fu_257_p2 = ((tmp_2_fu_189_p6 == 32'd16) ? 1'b1 : 1'b0);

assign in_shift_1_out = in_shift_3_fu_244_p3[61:0];

assign in_shift_3_fu_244_p3 = ((tmp_fu_206_p3[0:0] == 1'b1) ? ashr_ln423_fu_232_p2 : shl_ln423_fu_238_p2);

assign in_shift_out = in_shift_fu_62[61:0];

assign select_ln423_fu_220_p3 = ((tmp_fu_206_p3[0:0] == 1'b1) ? sub_ln423_fu_214_p2 : tmp_2_fu_189_p6);

assign shift_1_fu_199_p2 = (tmp_2_fu_189_p6 + shift_fu_66);

assign shift_1_out = (tmp_2_fu_189_p6 + shift_fu_66);

assign shift_load_1_load_fu_278_p1 = shift_fu_66;

assign shl_ln423_fu_238_p2 = in_shift_fu_62 << zext_ln423_fu_228_p1;

assign sub_ln423_fu_214_p2 = (32'd0 - tmp_2_fu_189_p6);

assign tmp_2_fu_189_p5 = i_fu_70[1:0];

assign tmp_fu_206_p3 = tmp_2_fu_189_p6[32'd31];

assign zext_ln423_fu_228_p1 = select_ln423_fu_220_p3;

endmodule //fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4
