==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akhilkushe/Desktop/Projects/Vivado_proj/cls_incr/kernel_exp -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cabac_top cabac_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Analyzing design file 'src/arith_dec.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'state' (src/arith_dec.cpp:77:32)
WARNING: [HLS 207-5287] unused parameter 'binVal' (src/arith_dec.cpp:77:45)
WARNING: [HLS 207-5287] unused parameter 'bStream' (src/arith_dec.cpp:77:60)
INFO: [HLS 200-10] Analyzing design file 'src/initializer.cpp' ... 
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:69:9)
WARNING: [HLS 207-4968] enumeration value 'NUMBER_OF_SLICE_TYPES' not handled in switch (src/initializer.cpp:79:9)
WARNING: [HLS 207-5287] unused parameter 'initType' (src/initializer.cpp:36:83)
INFO: [HLS 200-10] Analyzing design file 'src/top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/utils.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.67 seconds. CPU system time: 2.52 seconds. Elapsed time: 22.58 seconds; current allocated memory: 211.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'int Clip3<int>(int, int, int)' (src/utils.h:20:0)
INFO: [HLS 214-178] Inlining function 'int Clip3<int>(int, int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int max<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'int min<int>(int, int)' into 'Initialize::calc_ctxState(int, unsigned char)' (src/initializer.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'Initialize::calc_ctxState(int, unsigned char)' into 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'Initialize::stream_init_buffer(unsigned char*, unsigned int, int, SliceType, hls::stream<unsigned char, 0>&, unsigned int&)' into 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_local(SliceType, int, bool, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'Initialize::load_global(unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' (src/initializer.cpp:96:0)
INFO: [HLS 214-178] Inlining function '_read_byte(unsigned char volatile*, _bstream_t&) (.25)' into 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' (src/utils.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' (src/arith_dec.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ctxLoad(unsigned char*, unsigned int)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ctxUpdate(unsigned char*, unsigned int, bool)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_regular(_arith_t&, bool&, unsigned char*, unsigned int, unsigned char*) (.9.28.41.54.67.80.93.106)' (src/arith_dec.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'bitStream_read_bits(unsigned char volatile*, unsigned char, _bstream_t&) (.22)' into 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' (src/arith_dec.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'ArithDec::init(unsigned char*, _arith_t&) (.12.31.44.57.70.83.96.109)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'decode_bypass(_arith_t&, bool&, unsigned char*) (.6.19.38.51.64.77.90.103)' into 'decode_decision(bool, BAEMode, _arith_t&, bool&, unsigned char*, unsigned int, unsigned char*)' (src/arith_dec.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'initialization_top(bool, SliceType, int, bool, unsigned char volatile*, hls::stream<unsigned char, 0>&, unsigned int&)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'load_ram(unsigned char*, hls::stream<unsigned char, 0>&, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t)' (src/top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'store_global_ram(unsigned char volatile*, unsigned char*, unsigned int)' into 'cabac_top(unsigned char volatile*, hls::stream<unsigned char, 0>&, hls::stream<unsigned int, 0>&, _initData_t)' (src/top.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/initializer.cpp:41:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bitOut' with compact=bit mode in 32-bits (src/top.cpp:22:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bitStream' with compact=bit mode in 8-bits (src/top.cpp:22:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.68 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.32 seconds; current allocated memory: 212.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 223.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 235.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' in function 'decode_regular' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/initializer.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (src/initializer.cpp:29) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (src/top.cpp:7) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (src/top.cpp:40) in function 'cabac_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (src/top.cpp:13) in function 'cabac_top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'tempBst' (src/top.cpp:39) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempBst' (src/top.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/arith_dec.cpp:53:19) in function 'decode_regular'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/arith_dec.cpp:63:29) to (src/arith_dec.cpp:92:5) in function 'decode_decision'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/initializer.cpp:69:2) to (src/initializer.cpp:40:19) in function 'cabac_top'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'decode_regular' into 'decode_decision' (src/arith_dec.cpp:89) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 269.246 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'ctx' (src/top.cpp:14:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 512 on port 'ctx' (src/initializer.cpp:30:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/arith_dec.cpp:24:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ctxTables' (src/top.cpp:8:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 331.602 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cabac_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 332.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 332.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 333.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 333.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 333.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 333.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_40_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 334.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 334.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 334.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 334.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 335.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 335.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 335.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 335.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cabac_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 336.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 336.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 337.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_1' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 338.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 340.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_40_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cabac_top_Pipeline_VITIS_LOOP_40_11' pipeline 'VITIS_LOOP_40_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_40_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 341.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_decision_Pipeline_VITIS_LOOP_53_1' pipeline 'VITIS_LOOP_53_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 342.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_decision' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_decision'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 344.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cabac_top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cabac_top_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 347.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
