{"vcs1":{"timestamp_begin":1735306373.038850864, "rt":1.69, "ut":0.54, "st":0.22}}
{"vcselab":{"timestamp_begin":1735306374.798269373, "rt":0.99, "ut":0.30, "st":0.17}}
{"link":{"timestamp_begin":1735306375.866653194, "rt":0.32, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735306372.487215327}
{"VCS_COMP_START_TIME": 1735306372.487215327}
{"VCS_COMP_END_TIME": 1735306378.305713128}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D1"}
{"vcs1": {"peak_mem": 332620}}
{"stitch_vcselab": {"peak_mem": 223364}}
