<paper id="1551256212"><title>On Combining Formal and Informal Verification</title><year>1997</year><authors><author org="MOTOROLA. INC" id="2106564984">Jun Yuan</author><author org="University of Texas" id="2442391029">Jian Shen</author><author org="University of Texas" id="2222350550">Jacob A. Abraham</author><author org="University of Texas" id="2917461269">Adnan Aziz</author></authors><n_citation>68</n_citation><doc_type>Conference</doc_type><references><reference>1822320350</reference><reference>1979520342</reference><reference>2009653580</reference><reference>2079071129</reference><reference>2080267935</reference><reference>2095642907</reference><reference>2109356398</reference><reference>2118400209</reference><reference>2149534079</reference><reference>2168755506</reference><reference>2532815277</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-63166-6_37</doi><keywords><keyword weight="0.51736">Boolean function</keyword><keyword weight="0.53986">Algorithmics</keyword><keyword weight="0.47346">Computer science</keyword><keyword weight="0.56989">Binary decision diagram</keyword><keyword weight="0.46125">Algorithm</keyword><keyword weight="0.47971">Theoretical computer science</keyword><keyword weight="0.44596">Invariant (mathematics)</keyword><keyword weight="0.62471">Formal verification</keyword><keyword weight="0.68626">Symbolic trajectory evaluation</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>We propose algorithms which combine simulation with symbolic methods for the verification of invariants. The motivation is two-fold. First, there are designs which are too complex to be formally verified using symbolic methods; however the use of symbolic techniques in conjunction with traditional simulation results in better “coverage” relative to the computational resources used. Additionally, even on designs which can be symbolically verified, the use of a hybrid methodology often detects the presence of bugs faster than either formal verification or simulation.</abstract></paper>