
print.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  080021ec  080021ec  000121ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002220  08002220  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002220  08002220  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002220  08002220  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002220  08002220  00012220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002224  08002224  00012224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08002290  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002290  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006fce  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001724  00000000  00000000  000270a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006f8  00000000  00000000  000287c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000539  00000000  00000000  00028ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017b55  00000000  00000000  000293f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000090a9  00000000  00000000  00040f4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00083b91  00000000  00000000  00049ff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002064  00000000  00000000  000cdb88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000cfbec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080021d4 	.word	0x080021d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080021d4 	.word	0x080021d4

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b2d      	ldr	r3, [pc, #180]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a2c      	ldr	r2, [pc, #176]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b2a      	ldr	r3, [pc, #168]	; (8000218 <MX_GPIO_Init+0xcc>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b27      	ldr	r3, [pc, #156]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a26      	ldr	r2, [pc, #152]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b24      	ldr	r3, [pc, #144]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b21      	ldr	r3, [pc, #132]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a20      	ldr	r2, [pc, #128]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b1e      	ldr	r3, [pc, #120]	; (8000218 <MX_GPIO_Init+0xcc>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a8:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a1a      	ldr	r2, [pc, #104]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001ae:	f043 0308 	orr.w	r3, r3, #8
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b18      	ldr	r3, [pc, #96]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0308 	and.w	r3, r3, #8
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	2120      	movs	r1, #32
 80001c4:	4815      	ldr	r0, [pc, #84]	; (800021c <MX_GPIO_Init+0xd0>)
 80001c6:	f000 fd47 	bl	8000c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001d0:	4b13      	ldr	r3, [pc, #76]	; (8000220 <MX_GPIO_Init+0xd4>)
 80001d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d4:	2300      	movs	r3, #0
 80001d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001d8:	f107 0310 	add.w	r3, r7, #16
 80001dc:	4619      	mov	r1, r3
 80001de:	4811      	ldr	r0, [pc, #68]	; (8000224 <MX_GPIO_Init+0xd8>)
 80001e0:	f000 fbb6 	bl	8000950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80001e4:	2320      	movs	r3, #32
 80001e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e8:	2301      	movs	r3, #1
 80001ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ec:	2300      	movs	r3, #0
 80001ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001f0:	2302      	movs	r3, #2
 80001f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80001f4:	f107 0310 	add.w	r3, r7, #16
 80001f8:	4619      	mov	r1, r3
 80001fa:	4808      	ldr	r0, [pc, #32]	; (800021c <MX_GPIO_Init+0xd0>)
 80001fc:	f000 fba8 	bl	8000950 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000200:	2200      	movs	r2, #0
 8000202:	2100      	movs	r1, #0
 8000204:	2028      	movs	r0, #40	; 0x28
 8000206:	f000 fb6c 	bl	80008e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800020a:	2028      	movs	r0, #40	; 0x28
 800020c:	f000 fb85 	bl	800091a <HAL_NVIC_EnableIRQ>

}
 8000210:	bf00      	nop
 8000212:	3720      	adds	r7, #32
 8000214:	46bd      	mov	sp, r7
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40021000 	.word	0x40021000
 800021c:	40010800 	.word	0x40010800
 8000220:	10110000 	.word	0x10110000
 8000224:	40011000 	.word	0x40011000

08000228 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000230:	1d39      	adds	r1, r7, #4
 8000232:	f04f 33ff 	mov.w	r3, #4294967295
 8000236:	2201      	movs	r2, #1
 8000238:	4803      	ldr	r0, [pc, #12]	; (8000248 <__io_putchar+0x20>)
 800023a:	f001 f9a7 	bl	800158c <HAL_UART_Transmit>
  return ch;
 800023e:	687b      	ldr	r3, [r7, #4]
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000088 	.word	0x20000088

0800024c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000250:	f000 f9ea 	bl	8000628 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000254:	f000 f80e 	bl	8000274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000258:	f7ff ff78 	bl	800014c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800025c:	f000 f956 	bl	800050c <MX_USART2_UART_Init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("hello\r\n");
 8000260:	4803      	ldr	r0, [pc, #12]	; (8000270 <main+0x24>)
 8000262:	f001 fc29 	bl	8001ab8 <puts>
	  HAL_Delay(500);
 8000266:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800026a:	f000 fa3f 	bl	80006ec <HAL_Delay>
	  printf("hello\r\n");
 800026e:	e7f7      	b.n	8000260 <main+0x14>
 8000270:	080021ec 	.word	0x080021ec

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b090      	sub	sp, #64	; 0x40
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	f107 0318 	add.w	r3, r7, #24
 800027e:	2228      	movs	r2, #40	; 0x28
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f001 fcf8 	bl	8001c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000288:	1d3b      	adds	r3, r7, #4
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
 8000292:	60da      	str	r2, [r3, #12]
 8000294:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000296:	2302      	movs	r3, #2
 8000298:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029a:	2301      	movs	r3, #1
 800029c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029e:	2310      	movs	r3, #16
 80002a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a2:	2302      	movs	r3, #2
 80002a4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002a6:	2300      	movs	r3, #0
 80002a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002aa:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80002ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b0:	f107 0318 	add.w	r3, r7, #24
 80002b4:	4618      	mov	r0, r3
 80002b6:	f000 fd09 	bl	8000ccc <HAL_RCC_OscConfig>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002c0:	f000 f819 	bl	80002f6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c4:	230f      	movs	r3, #15
 80002c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c8:	2302      	movs	r3, #2
 80002ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	2102      	movs	r1, #2
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 ff76 	bl	80011d0 <HAL_RCC_ClockConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002ea:	f000 f804 	bl	80002f6 <Error_Handler>
  }
}
 80002ee:	bf00      	nop
 80002f0:	3740      	adds	r7, #64	; 0x40
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}

080002f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002f6:	b480      	push	{r7}
 80002f8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002fa:	b672      	cpsid	i
}
 80002fc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002fe:	e7fe      	b.n	80002fe <Error_Handler+0x8>

08000300 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000300:	b480      	push	{r7}
 8000302:	b085      	sub	sp, #20
 8000304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000306:	4b15      	ldr	r3, [pc, #84]	; (800035c <HAL_MspInit+0x5c>)
 8000308:	699b      	ldr	r3, [r3, #24]
 800030a:	4a14      	ldr	r2, [pc, #80]	; (800035c <HAL_MspInit+0x5c>)
 800030c:	f043 0301 	orr.w	r3, r3, #1
 8000310:	6193      	str	r3, [r2, #24]
 8000312:	4b12      	ldr	r3, [pc, #72]	; (800035c <HAL_MspInit+0x5c>)
 8000314:	699b      	ldr	r3, [r3, #24]
 8000316:	f003 0301 	and.w	r3, r3, #1
 800031a:	60bb      	str	r3, [r7, #8]
 800031c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800031e:	4b0f      	ldr	r3, [pc, #60]	; (800035c <HAL_MspInit+0x5c>)
 8000320:	69db      	ldr	r3, [r3, #28]
 8000322:	4a0e      	ldr	r2, [pc, #56]	; (800035c <HAL_MspInit+0x5c>)
 8000324:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000328:	61d3      	str	r3, [r2, #28]
 800032a:	4b0c      	ldr	r3, [pc, #48]	; (800035c <HAL_MspInit+0x5c>)
 800032c:	69db      	ldr	r3, [r3, #28]
 800032e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000332:	607b      	str	r3, [r7, #4]
 8000334:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000336:	4b0a      	ldr	r3, [pc, #40]	; (8000360 <HAL_MspInit+0x60>)
 8000338:	685b      	ldr	r3, [r3, #4]
 800033a:	60fb      	str	r3, [r7, #12]
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000342:	60fb      	str	r3, [r7, #12]
 8000344:	68fb      	ldr	r3, [r7, #12]
 8000346:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800034a:	60fb      	str	r3, [r7, #12]
 800034c:	4a04      	ldr	r2, [pc, #16]	; (8000360 <HAL_MspInit+0x60>)
 800034e:	68fb      	ldr	r3, [r7, #12]
 8000350:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000352:	bf00      	nop
 8000354:	3714      	adds	r7, #20
 8000356:	46bd      	mov	sp, r7
 8000358:	bc80      	pop	{r7}
 800035a:	4770      	bx	lr
 800035c:	40021000 	.word	0x40021000
 8000360:	40010000 	.word	0x40010000

08000364 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000368:	e7fe      	b.n	8000368 <NMI_Handler+0x4>

0800036a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800036a:	b480      	push	{r7}
 800036c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800036e:	e7fe      	b.n	800036e <HardFault_Handler+0x4>

08000370 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000374:	e7fe      	b.n	8000374 <MemManage_Handler+0x4>

08000376 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000376:	b480      	push	{r7}
 8000378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800037a:	e7fe      	b.n	800037a <BusFault_Handler+0x4>

0800037c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000380:	e7fe      	b.n	8000380 <UsageFault_Handler+0x4>

08000382 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000382:	b480      	push	{r7}
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000386:	bf00      	nop
 8000388:	46bd      	mov	sp, r7
 800038a:	bc80      	pop	{r7}
 800038c:	4770      	bx	lr

0800038e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800038e:	b480      	push	{r7}
 8000390:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000392:	bf00      	nop
 8000394:	46bd      	mov	sp, r7
 8000396:	bc80      	pop	{r7}
 8000398:	4770      	bx	lr

0800039a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800039a:	b480      	push	{r7}
 800039c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800039e:	bf00      	nop
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bc80      	pop	{r7}
 80003a4:	4770      	bx	lr

080003a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003a6:	b580      	push	{r7, lr}
 80003a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003aa:	f000 f983 	bl	80006b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003ae:	bf00      	nop
 80003b0:	bd80      	pop	{r7, pc}

080003b2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80003b2:	b580      	push	{r7, lr}
 80003b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80003b6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80003ba:	f000 fc65 	bl	8000c88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80003be:	bf00      	nop
 80003c0:	bd80      	pop	{r7, pc}

080003c2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80003c2:	b580      	push	{r7, lr}
 80003c4:	b086      	sub	sp, #24
 80003c6:	af00      	add	r7, sp, #0
 80003c8:	60f8      	str	r0, [r7, #12]
 80003ca:	60b9      	str	r1, [r7, #8]
 80003cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80003ce:	2300      	movs	r3, #0
 80003d0:	617b      	str	r3, [r7, #20]
 80003d2:	e00a      	b.n	80003ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80003d4:	f3af 8000 	nop.w
 80003d8:	4601      	mov	r1, r0
 80003da:	68bb      	ldr	r3, [r7, #8]
 80003dc:	1c5a      	adds	r2, r3, #1
 80003de:	60ba      	str	r2, [r7, #8]
 80003e0:	b2ca      	uxtb	r2, r1
 80003e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80003e4:	697b      	ldr	r3, [r7, #20]
 80003e6:	3301      	adds	r3, #1
 80003e8:	617b      	str	r3, [r7, #20]
 80003ea:	697a      	ldr	r2, [r7, #20]
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	429a      	cmp	r2, r3
 80003f0:	dbf0      	blt.n	80003d4 <_read+0x12>
  }

  return len;
 80003f2:	687b      	ldr	r3, [r7, #4]
}
 80003f4:	4618      	mov	r0, r3
 80003f6:	3718      	adds	r7, #24
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}

080003fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b086      	sub	sp, #24
 8000400:	af00      	add	r7, sp, #0
 8000402:	60f8      	str	r0, [r7, #12]
 8000404:	60b9      	str	r1, [r7, #8]
 8000406:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000408:	2300      	movs	r3, #0
 800040a:	617b      	str	r3, [r7, #20]
 800040c:	e009      	b.n	8000422 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800040e:	68bb      	ldr	r3, [r7, #8]
 8000410:	1c5a      	adds	r2, r3, #1
 8000412:	60ba      	str	r2, [r7, #8]
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	4618      	mov	r0, r3
 8000418:	f7ff ff06 	bl	8000228 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800041c:	697b      	ldr	r3, [r7, #20]
 800041e:	3301      	adds	r3, #1
 8000420:	617b      	str	r3, [r7, #20]
 8000422:	697a      	ldr	r2, [r7, #20]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	429a      	cmp	r2, r3
 8000428:	dbf1      	blt.n	800040e <_write+0x12>
  }
  return len;
 800042a:	687b      	ldr	r3, [r7, #4]
}
 800042c:	4618      	mov	r0, r3
 800042e:	3718      	adds	r7, #24
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}

08000434 <_close>:

int _close(int file)
{
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800043c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000440:	4618      	mov	r0, r3
 8000442:	370c      	adds	r7, #12
 8000444:	46bd      	mov	sp, r7
 8000446:	bc80      	pop	{r7}
 8000448:	4770      	bx	lr

0800044a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800044a:	b480      	push	{r7}
 800044c:	b083      	sub	sp, #12
 800044e:	af00      	add	r7, sp, #0
 8000450:	6078      	str	r0, [r7, #4]
 8000452:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000454:	683b      	ldr	r3, [r7, #0]
 8000456:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800045a:	605a      	str	r2, [r3, #4]
  return 0;
 800045c:	2300      	movs	r3, #0
}
 800045e:	4618      	mov	r0, r3
 8000460:	370c      	adds	r7, #12
 8000462:	46bd      	mov	sp, r7
 8000464:	bc80      	pop	{r7}
 8000466:	4770      	bx	lr

08000468 <_isatty>:

int _isatty(int file)
{
 8000468:	b480      	push	{r7}
 800046a:	b083      	sub	sp, #12
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000470:	2301      	movs	r3, #1
}
 8000472:	4618      	mov	r0, r3
 8000474:	370c      	adds	r7, #12
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr

0800047c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800047c:	b480      	push	{r7}
 800047e:	b085      	sub	sp, #20
 8000480:	af00      	add	r7, sp, #0
 8000482:	60f8      	str	r0, [r7, #12]
 8000484:	60b9      	str	r1, [r7, #8]
 8000486:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000488:	2300      	movs	r3, #0
}
 800048a:	4618      	mov	r0, r3
 800048c:	3714      	adds	r7, #20
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr

08000494 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b086      	sub	sp, #24
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800049c:	4a14      	ldr	r2, [pc, #80]	; (80004f0 <_sbrk+0x5c>)
 800049e:	4b15      	ldr	r3, [pc, #84]	; (80004f4 <_sbrk+0x60>)
 80004a0:	1ad3      	subs	r3, r2, r3
 80004a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004a4:	697b      	ldr	r3, [r7, #20]
 80004a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004a8:	4b13      	ldr	r3, [pc, #76]	; (80004f8 <_sbrk+0x64>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d102      	bne.n	80004b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004b0:	4b11      	ldr	r3, [pc, #68]	; (80004f8 <_sbrk+0x64>)
 80004b2:	4a12      	ldr	r2, [pc, #72]	; (80004fc <_sbrk+0x68>)
 80004b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004b6:	4b10      	ldr	r3, [pc, #64]	; (80004f8 <_sbrk+0x64>)
 80004b8:	681a      	ldr	r2, [r3, #0]
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	4413      	add	r3, r2
 80004be:	693a      	ldr	r2, [r7, #16]
 80004c0:	429a      	cmp	r2, r3
 80004c2:	d207      	bcs.n	80004d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004c4:	f001 fc26 	bl	8001d14 <__errno>
 80004c8:	4603      	mov	r3, r0
 80004ca:	220c      	movs	r2, #12
 80004cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004ce:	f04f 33ff 	mov.w	r3, #4294967295
 80004d2:	e009      	b.n	80004e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004d4:	4b08      	ldr	r3, [pc, #32]	; (80004f8 <_sbrk+0x64>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004da:	4b07      	ldr	r3, [pc, #28]	; (80004f8 <_sbrk+0x64>)
 80004dc:	681a      	ldr	r2, [r3, #0]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	4413      	add	r3, r2
 80004e2:	4a05      	ldr	r2, [pc, #20]	; (80004f8 <_sbrk+0x64>)
 80004e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004e6:	68fb      	ldr	r3, [r7, #12]
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	3718      	adds	r7, #24
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	20005000 	.word	0x20005000
 80004f4:	00000400 	.word	0x00000400
 80004f8:	20000084 	.word	0x20000084
 80004fc:	20000220 	.word	0x20000220

08000500 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000504:	bf00      	nop
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr

0800050c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000510:	4b11      	ldr	r3, [pc, #68]	; (8000558 <MX_USART2_UART_Init+0x4c>)
 8000512:	4a12      	ldr	r2, [pc, #72]	; (800055c <MX_USART2_UART_Init+0x50>)
 8000514:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000516:	4b10      	ldr	r3, [pc, #64]	; (8000558 <MX_USART2_UART_Init+0x4c>)
 8000518:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800051c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800051e:	4b0e      	ldr	r3, [pc, #56]	; (8000558 <MX_USART2_UART_Init+0x4c>)
 8000520:	2200      	movs	r2, #0
 8000522:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000524:	4b0c      	ldr	r3, [pc, #48]	; (8000558 <MX_USART2_UART_Init+0x4c>)
 8000526:	2200      	movs	r2, #0
 8000528:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800052a:	4b0b      	ldr	r3, [pc, #44]	; (8000558 <MX_USART2_UART_Init+0x4c>)
 800052c:	2200      	movs	r2, #0
 800052e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000530:	4b09      	ldr	r3, [pc, #36]	; (8000558 <MX_USART2_UART_Init+0x4c>)
 8000532:	220c      	movs	r2, #12
 8000534:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000536:	4b08      	ldr	r3, [pc, #32]	; (8000558 <MX_USART2_UART_Init+0x4c>)
 8000538:	2200      	movs	r2, #0
 800053a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800053c:	4b06      	ldr	r3, [pc, #24]	; (8000558 <MX_USART2_UART_Init+0x4c>)
 800053e:	2200      	movs	r2, #0
 8000540:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000542:	4805      	ldr	r0, [pc, #20]	; (8000558 <MX_USART2_UART_Init+0x4c>)
 8000544:	f000 ffd2 	bl	80014ec <HAL_UART_Init>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800054e:	f7ff fed2 	bl	80002f6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	20000088 	.word	0x20000088
 800055c:	40004400 	.word	0x40004400

08000560 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b088      	sub	sp, #32
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000568:	f107 0310 	add.w	r3, r7, #16
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]
 8000574:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4a15      	ldr	r2, [pc, #84]	; (80005d0 <HAL_UART_MspInit+0x70>)
 800057c:	4293      	cmp	r3, r2
 800057e:	d123      	bne.n	80005c8 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000580:	4b14      	ldr	r3, [pc, #80]	; (80005d4 <HAL_UART_MspInit+0x74>)
 8000582:	69db      	ldr	r3, [r3, #28]
 8000584:	4a13      	ldr	r2, [pc, #76]	; (80005d4 <HAL_UART_MspInit+0x74>)
 8000586:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800058a:	61d3      	str	r3, [r2, #28]
 800058c:	4b11      	ldr	r3, [pc, #68]	; (80005d4 <HAL_UART_MspInit+0x74>)
 800058e:	69db      	ldr	r3, [r3, #28]
 8000590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000594:	60fb      	str	r3, [r7, #12]
 8000596:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000598:	4b0e      	ldr	r3, [pc, #56]	; (80005d4 <HAL_UART_MspInit+0x74>)
 800059a:	699b      	ldr	r3, [r3, #24]
 800059c:	4a0d      	ldr	r2, [pc, #52]	; (80005d4 <HAL_UART_MspInit+0x74>)
 800059e:	f043 0304 	orr.w	r3, r3, #4
 80005a2:	6193      	str	r3, [r2, #24]
 80005a4:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <HAL_UART_MspInit+0x74>)
 80005a6:	699b      	ldr	r3, [r3, #24]
 80005a8:	f003 0304 	and.w	r3, r3, #4
 80005ac:	60bb      	str	r3, [r7, #8]
 80005ae:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80005b0:	230c      	movs	r3, #12
 80005b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005b4:	2302      	movs	r3, #2
 80005b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005b8:	2302      	movs	r3, #2
 80005ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005bc:	f107 0310 	add.w	r3, r7, #16
 80005c0:	4619      	mov	r1, r3
 80005c2:	4805      	ldr	r0, [pc, #20]	; (80005d8 <HAL_UART_MspInit+0x78>)
 80005c4:	f000 f9c4 	bl	8000950 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80005c8:	bf00      	nop
 80005ca:	3720      	adds	r7, #32
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40004400 	.word	0x40004400
 80005d4:	40021000 	.word	0x40021000
 80005d8:	40010800 	.word	0x40010800

080005dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005dc:	f7ff ff90 	bl	8000500 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005e0:	480b      	ldr	r0, [pc, #44]	; (8000610 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005e2:	490c      	ldr	r1, [pc, #48]	; (8000614 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005e4:	4a0c      	ldr	r2, [pc, #48]	; (8000618 <LoopFillZerobss+0x16>)
  movs r3, #0
 80005e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005e8:	e002      	b.n	80005f0 <LoopCopyDataInit>

080005ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ee:	3304      	adds	r3, #4

080005f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005f4:	d3f9      	bcc.n	80005ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005f6:	4a09      	ldr	r2, [pc, #36]	; (800061c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80005f8:	4c09      	ldr	r4, [pc, #36]	; (8000620 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005fc:	e001      	b.n	8000602 <LoopFillZerobss>

080005fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000600:	3204      	adds	r2, #4

08000602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000604:	d3fb      	bcc.n	80005fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000606:	f001 fb8b 	bl	8001d20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800060a:	f7ff fe1f 	bl	800024c <main>
  bx lr
 800060e:	4770      	bx	lr
  ldr r0, =_sdata
 8000610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000614:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000618:	08002228 	.word	0x08002228
  ldr r2, =_sbss
 800061c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000620:	20000220 	.word	0x20000220

08000624 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000624:	e7fe      	b.n	8000624 <ADC1_2_IRQHandler>
	...

08000628 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800062c:	4b08      	ldr	r3, [pc, #32]	; (8000650 <HAL_Init+0x28>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a07      	ldr	r2, [pc, #28]	; (8000650 <HAL_Init+0x28>)
 8000632:	f043 0310 	orr.w	r3, r3, #16
 8000636:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000638:	2003      	movs	r0, #3
 800063a:	f000 f947 	bl	80008cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800063e:	2000      	movs	r0, #0
 8000640:	f000 f808 	bl	8000654 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000644:	f7ff fe5c 	bl	8000300 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000648:	2300      	movs	r3, #0
}
 800064a:	4618      	mov	r0, r3
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40022000 	.word	0x40022000

08000654 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800065c:	4b12      	ldr	r3, [pc, #72]	; (80006a8 <HAL_InitTick+0x54>)
 800065e:	681a      	ldr	r2, [r3, #0]
 8000660:	4b12      	ldr	r3, [pc, #72]	; (80006ac <HAL_InitTick+0x58>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	4619      	mov	r1, r3
 8000666:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800066a:	fbb3 f3f1 	udiv	r3, r3, r1
 800066e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000672:	4618      	mov	r0, r3
 8000674:	f000 f95f 	bl	8000936 <HAL_SYSTICK_Config>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800067e:	2301      	movs	r3, #1
 8000680:	e00e      	b.n	80006a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	2b0f      	cmp	r3, #15
 8000686:	d80a      	bhi.n	800069e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000688:	2200      	movs	r2, #0
 800068a:	6879      	ldr	r1, [r7, #4]
 800068c:	f04f 30ff 	mov.w	r0, #4294967295
 8000690:	f000 f927 	bl	80008e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000694:	4a06      	ldr	r2, [pc, #24]	; (80006b0 <HAL_InitTick+0x5c>)
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800069a:	2300      	movs	r3, #0
 800069c:	e000      	b.n	80006a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800069e:	2301      	movs	r3, #1
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000000 	.word	0x20000000
 80006ac:	20000008 	.word	0x20000008
 80006b0:	20000004 	.word	0x20000004

080006b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006b8:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <HAL_IncTick+0x1c>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	461a      	mov	r2, r3
 80006be:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <HAL_IncTick+0x20>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4413      	add	r3, r2
 80006c4:	4a03      	ldr	r2, [pc, #12]	; (80006d4 <HAL_IncTick+0x20>)
 80006c6:	6013      	str	r3, [r2, #0]
}
 80006c8:	bf00      	nop
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bc80      	pop	{r7}
 80006ce:	4770      	bx	lr
 80006d0:	20000008 	.word	0x20000008
 80006d4:	200000d0 	.word	0x200000d0

080006d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  return uwTick;
 80006dc:	4b02      	ldr	r3, [pc, #8]	; (80006e8 <HAL_GetTick+0x10>)
 80006de:	681b      	ldr	r3, [r3, #0]
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr
 80006e8:	200000d0 	.word	0x200000d0

080006ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006f4:	f7ff fff0 	bl	80006d8 <HAL_GetTick>
 80006f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000704:	d005      	beq.n	8000712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000706:	4b0a      	ldr	r3, [pc, #40]	; (8000730 <HAL_Delay+0x44>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	461a      	mov	r2, r3
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	4413      	add	r3, r2
 8000710:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000712:	bf00      	nop
 8000714:	f7ff ffe0 	bl	80006d8 <HAL_GetTick>
 8000718:	4602      	mov	r2, r0
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	1ad3      	subs	r3, r2, r3
 800071e:	68fa      	ldr	r2, [r7, #12]
 8000720:	429a      	cmp	r2, r3
 8000722:	d8f7      	bhi.n	8000714 <HAL_Delay+0x28>
  {
  }
}
 8000724:	bf00      	nop
 8000726:	bf00      	nop
 8000728:	3710      	adds	r7, #16
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20000008 	.word	0x20000008

08000734 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000734:	b480      	push	{r7}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	f003 0307 	and.w	r3, r3, #7
 8000742:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000744:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <__NVIC_SetPriorityGrouping+0x44>)
 8000746:	68db      	ldr	r3, [r3, #12]
 8000748:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800074a:	68ba      	ldr	r2, [r7, #8]
 800074c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000750:	4013      	ands	r3, r2
 8000752:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800075c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000764:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000766:	4a04      	ldr	r2, [pc, #16]	; (8000778 <__NVIC_SetPriorityGrouping+0x44>)
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	60d3      	str	r3, [r2, #12]
}
 800076c:	bf00      	nop
 800076e:	3714      	adds	r7, #20
 8000770:	46bd      	mov	sp, r7
 8000772:	bc80      	pop	{r7}
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	e000ed00 	.word	0xe000ed00

0800077c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000780:	4b04      	ldr	r3, [pc, #16]	; (8000794 <__NVIC_GetPriorityGrouping+0x18>)
 8000782:	68db      	ldr	r3, [r3, #12]
 8000784:	0a1b      	lsrs	r3, r3, #8
 8000786:	f003 0307 	and.w	r3, r3, #7
}
 800078a:	4618      	mov	r0, r3
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	e000ed00 	.word	0xe000ed00

08000798 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	db0b      	blt.n	80007c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	f003 021f 	and.w	r2, r3, #31
 80007b0:	4906      	ldr	r1, [pc, #24]	; (80007cc <__NVIC_EnableIRQ+0x34>)
 80007b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b6:	095b      	lsrs	r3, r3, #5
 80007b8:	2001      	movs	r0, #1
 80007ba:	fa00 f202 	lsl.w	r2, r0, r2
 80007be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007c2:	bf00      	nop
 80007c4:	370c      	adds	r7, #12
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bc80      	pop	{r7}
 80007ca:	4770      	bx	lr
 80007cc:	e000e100 	.word	0xe000e100

080007d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	6039      	str	r1, [r7, #0]
 80007da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	db0a      	blt.n	80007fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	490c      	ldr	r1, [pc, #48]	; (800081c <__NVIC_SetPriority+0x4c>)
 80007ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ee:	0112      	lsls	r2, r2, #4
 80007f0:	b2d2      	uxtb	r2, r2
 80007f2:	440b      	add	r3, r1
 80007f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f8:	e00a      	b.n	8000810 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	4908      	ldr	r1, [pc, #32]	; (8000820 <__NVIC_SetPriority+0x50>)
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	f003 030f 	and.w	r3, r3, #15
 8000806:	3b04      	subs	r3, #4
 8000808:	0112      	lsls	r2, r2, #4
 800080a:	b2d2      	uxtb	r2, r2
 800080c:	440b      	add	r3, r1
 800080e:	761a      	strb	r2, [r3, #24]
}
 8000810:	bf00      	nop
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	e000e100 	.word	0xe000e100
 8000820:	e000ed00 	.word	0xe000ed00

08000824 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000824:	b480      	push	{r7}
 8000826:	b089      	sub	sp, #36	; 0x24
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	f003 0307 	and.w	r3, r3, #7
 8000836:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000838:	69fb      	ldr	r3, [r7, #28]
 800083a:	f1c3 0307 	rsb	r3, r3, #7
 800083e:	2b04      	cmp	r3, #4
 8000840:	bf28      	it	cs
 8000842:	2304      	movcs	r3, #4
 8000844:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000846:	69fb      	ldr	r3, [r7, #28]
 8000848:	3304      	adds	r3, #4
 800084a:	2b06      	cmp	r3, #6
 800084c:	d902      	bls.n	8000854 <NVIC_EncodePriority+0x30>
 800084e:	69fb      	ldr	r3, [r7, #28]
 8000850:	3b03      	subs	r3, #3
 8000852:	e000      	b.n	8000856 <NVIC_EncodePriority+0x32>
 8000854:	2300      	movs	r3, #0
 8000856:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000858:	f04f 32ff 	mov.w	r2, #4294967295
 800085c:	69bb      	ldr	r3, [r7, #24]
 800085e:	fa02 f303 	lsl.w	r3, r2, r3
 8000862:	43da      	mvns	r2, r3
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	401a      	ands	r2, r3
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800086c:	f04f 31ff 	mov.w	r1, #4294967295
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	fa01 f303 	lsl.w	r3, r1, r3
 8000876:	43d9      	mvns	r1, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800087c:	4313      	orrs	r3, r2
         );
}
 800087e:	4618      	mov	r0, r3
 8000880:	3724      	adds	r7, #36	; 0x24
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr

08000888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	3b01      	subs	r3, #1
 8000894:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000898:	d301      	bcc.n	800089e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800089a:	2301      	movs	r3, #1
 800089c:	e00f      	b.n	80008be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800089e:	4a0a      	ldr	r2, [pc, #40]	; (80008c8 <SysTick_Config+0x40>)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3b01      	subs	r3, #1
 80008a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008a6:	210f      	movs	r1, #15
 80008a8:	f04f 30ff 	mov.w	r0, #4294967295
 80008ac:	f7ff ff90 	bl	80007d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008b0:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <SysTick_Config+0x40>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008b6:	4b04      	ldr	r3, [pc, #16]	; (80008c8 <SysTick_Config+0x40>)
 80008b8:	2207      	movs	r2, #7
 80008ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008bc:	2300      	movs	r3, #0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	e000e010 	.word	0xe000e010

080008cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff ff2d 	bl	8000734 <__NVIC_SetPriorityGrouping>
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b086      	sub	sp, #24
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	4603      	mov	r3, r0
 80008ea:	60b9      	str	r1, [r7, #8]
 80008ec:	607a      	str	r2, [r7, #4]
 80008ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008f4:	f7ff ff42 	bl	800077c <__NVIC_GetPriorityGrouping>
 80008f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008fa:	687a      	ldr	r2, [r7, #4]
 80008fc:	68b9      	ldr	r1, [r7, #8]
 80008fe:	6978      	ldr	r0, [r7, #20]
 8000900:	f7ff ff90 	bl	8000824 <NVIC_EncodePriority>
 8000904:	4602      	mov	r2, r0
 8000906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800090a:	4611      	mov	r1, r2
 800090c:	4618      	mov	r0, r3
 800090e:	f7ff ff5f 	bl	80007d0 <__NVIC_SetPriority>
}
 8000912:	bf00      	nop
 8000914:	3718      	adds	r7, #24
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}

0800091a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800091a:	b580      	push	{r7, lr}
 800091c:	b082      	sub	sp, #8
 800091e:	af00      	add	r7, sp, #0
 8000920:	4603      	mov	r3, r0
 8000922:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff ff35 	bl	8000798 <__NVIC_EnableIRQ>
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800093e:	6878      	ldr	r0, [r7, #4]
 8000940:	f7ff ffa2 	bl	8000888 <SysTick_Config>
 8000944:	4603      	mov	r3, r0
}
 8000946:	4618      	mov	r0, r3
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000950:	b480      	push	{r7}
 8000952:	b08b      	sub	sp, #44	; 0x2c
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000962:	e169      	b.n	8000c38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000964:	2201      	movs	r2, #1
 8000966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	69fa      	ldr	r2, [r7, #28]
 8000974:	4013      	ands	r3, r2
 8000976:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000978:	69ba      	ldr	r2, [r7, #24]
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	429a      	cmp	r2, r3
 800097e:	f040 8158 	bne.w	8000c32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	4a9a      	ldr	r2, [pc, #616]	; (8000bf0 <HAL_GPIO_Init+0x2a0>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d05e      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 800098c:	4a98      	ldr	r2, [pc, #608]	; (8000bf0 <HAL_GPIO_Init+0x2a0>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d875      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 8000992:	4a98      	ldr	r2, [pc, #608]	; (8000bf4 <HAL_GPIO_Init+0x2a4>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d058      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 8000998:	4a96      	ldr	r2, [pc, #600]	; (8000bf4 <HAL_GPIO_Init+0x2a4>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d86f      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 800099e:	4a96      	ldr	r2, [pc, #600]	; (8000bf8 <HAL_GPIO_Init+0x2a8>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d052      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 80009a4:	4a94      	ldr	r2, [pc, #592]	; (8000bf8 <HAL_GPIO_Init+0x2a8>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d869      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 80009aa:	4a94      	ldr	r2, [pc, #592]	; (8000bfc <HAL_GPIO_Init+0x2ac>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d04c      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 80009b0:	4a92      	ldr	r2, [pc, #584]	; (8000bfc <HAL_GPIO_Init+0x2ac>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d863      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 80009b6:	4a92      	ldr	r2, [pc, #584]	; (8000c00 <HAL_GPIO_Init+0x2b0>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d046      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
 80009bc:	4a90      	ldr	r2, [pc, #576]	; (8000c00 <HAL_GPIO_Init+0x2b0>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d85d      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 80009c2:	2b12      	cmp	r3, #18
 80009c4:	d82a      	bhi.n	8000a1c <HAL_GPIO_Init+0xcc>
 80009c6:	2b12      	cmp	r3, #18
 80009c8:	d859      	bhi.n	8000a7e <HAL_GPIO_Init+0x12e>
 80009ca:	a201      	add	r2, pc, #4	; (adr r2, 80009d0 <HAL_GPIO_Init+0x80>)
 80009cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d0:	08000a4b 	.word	0x08000a4b
 80009d4:	08000a25 	.word	0x08000a25
 80009d8:	08000a37 	.word	0x08000a37
 80009dc:	08000a79 	.word	0x08000a79
 80009e0:	08000a7f 	.word	0x08000a7f
 80009e4:	08000a7f 	.word	0x08000a7f
 80009e8:	08000a7f 	.word	0x08000a7f
 80009ec:	08000a7f 	.word	0x08000a7f
 80009f0:	08000a7f 	.word	0x08000a7f
 80009f4:	08000a7f 	.word	0x08000a7f
 80009f8:	08000a7f 	.word	0x08000a7f
 80009fc:	08000a7f 	.word	0x08000a7f
 8000a00:	08000a7f 	.word	0x08000a7f
 8000a04:	08000a7f 	.word	0x08000a7f
 8000a08:	08000a7f 	.word	0x08000a7f
 8000a0c:	08000a7f 	.word	0x08000a7f
 8000a10:	08000a7f 	.word	0x08000a7f
 8000a14:	08000a2d 	.word	0x08000a2d
 8000a18:	08000a41 	.word	0x08000a41
 8000a1c:	4a79      	ldr	r2, [pc, #484]	; (8000c04 <HAL_GPIO_Init+0x2b4>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d013      	beq.n	8000a4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a22:	e02c      	b.n	8000a7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	623b      	str	r3, [r7, #32]
          break;
 8000a2a:	e029      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	3304      	adds	r3, #4
 8000a32:	623b      	str	r3, [r7, #32]
          break;
 8000a34:	e024      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	68db      	ldr	r3, [r3, #12]
 8000a3a:	3308      	adds	r3, #8
 8000a3c:	623b      	str	r3, [r7, #32]
          break;
 8000a3e:	e01f      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	330c      	adds	r3, #12
 8000a46:	623b      	str	r3, [r7, #32]
          break;
 8000a48:	e01a      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d102      	bne.n	8000a58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a52:	2304      	movs	r3, #4
 8000a54:	623b      	str	r3, [r7, #32]
          break;
 8000a56:	e013      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	689b      	ldr	r3, [r3, #8]
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d105      	bne.n	8000a6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a60:	2308      	movs	r3, #8
 8000a62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	69fa      	ldr	r2, [r7, #28]
 8000a68:	611a      	str	r2, [r3, #16]
          break;
 8000a6a:	e009      	b.n	8000a80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a6c:	2308      	movs	r3, #8
 8000a6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	69fa      	ldr	r2, [r7, #28]
 8000a74:	615a      	str	r2, [r3, #20]
          break;
 8000a76:	e003      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	623b      	str	r3, [r7, #32]
          break;
 8000a7c:	e000      	b.n	8000a80 <HAL_GPIO_Init+0x130>
          break;
 8000a7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	2bff      	cmp	r3, #255	; 0xff
 8000a84:	d801      	bhi.n	8000a8a <HAL_GPIO_Init+0x13a>
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	e001      	b.n	8000a8e <HAL_GPIO_Init+0x13e>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	3304      	adds	r3, #4
 8000a8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a90:	69bb      	ldr	r3, [r7, #24]
 8000a92:	2bff      	cmp	r3, #255	; 0xff
 8000a94:	d802      	bhi.n	8000a9c <HAL_GPIO_Init+0x14c>
 8000a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	e002      	b.n	8000aa2 <HAL_GPIO_Init+0x152>
 8000a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a9e:	3b08      	subs	r3, #8
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	210f      	movs	r1, #15
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab0:	43db      	mvns	r3, r3
 8000ab2:	401a      	ands	r2, r3
 8000ab4:	6a39      	ldr	r1, [r7, #32]
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8000abc:	431a      	orrs	r2, r3
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	f000 80b1 	beq.w	8000c32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ad0:	4b4d      	ldr	r3, [pc, #308]	; (8000c08 <HAL_GPIO_Init+0x2b8>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	4a4c      	ldr	r2, [pc, #304]	; (8000c08 <HAL_GPIO_Init+0x2b8>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	6193      	str	r3, [r2, #24]
 8000adc:	4b4a      	ldr	r3, [pc, #296]	; (8000c08 <HAL_GPIO_Init+0x2b8>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	60bb      	str	r3, [r7, #8]
 8000ae6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ae8:	4a48      	ldr	r2, [pc, #288]	; (8000c0c <HAL_GPIO_Init+0x2bc>)
 8000aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aec:	089b      	lsrs	r3, r3, #2
 8000aee:	3302      	adds	r3, #2
 8000af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af8:	f003 0303 	and.w	r3, r3, #3
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	220f      	movs	r2, #15
 8000b00:	fa02 f303 	lsl.w	r3, r2, r3
 8000b04:	43db      	mvns	r3, r3
 8000b06:	68fa      	ldr	r2, [r7, #12]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a40      	ldr	r2, [pc, #256]	; (8000c10 <HAL_GPIO_Init+0x2c0>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d013      	beq.n	8000b3c <HAL_GPIO_Init+0x1ec>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4a3f      	ldr	r2, [pc, #252]	; (8000c14 <HAL_GPIO_Init+0x2c4>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d00d      	beq.n	8000b38 <HAL_GPIO_Init+0x1e8>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a3e      	ldr	r2, [pc, #248]	; (8000c18 <HAL_GPIO_Init+0x2c8>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d007      	beq.n	8000b34 <HAL_GPIO_Init+0x1e4>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a3d      	ldr	r2, [pc, #244]	; (8000c1c <HAL_GPIO_Init+0x2cc>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d101      	bne.n	8000b30 <HAL_GPIO_Init+0x1e0>
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	e006      	b.n	8000b3e <HAL_GPIO_Init+0x1ee>
 8000b30:	2304      	movs	r3, #4
 8000b32:	e004      	b.n	8000b3e <HAL_GPIO_Init+0x1ee>
 8000b34:	2302      	movs	r3, #2
 8000b36:	e002      	b.n	8000b3e <HAL_GPIO_Init+0x1ee>
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e000      	b.n	8000b3e <HAL_GPIO_Init+0x1ee>
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b40:	f002 0203 	and.w	r2, r2, #3
 8000b44:	0092      	lsls	r2, r2, #2
 8000b46:	4093      	lsls	r3, r2
 8000b48:	68fa      	ldr	r2, [r7, #12]
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b4e:	492f      	ldr	r1, [pc, #188]	; (8000c0c <HAL_GPIO_Init+0x2bc>)
 8000b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b52:	089b      	lsrs	r3, r3, #2
 8000b54:	3302      	adds	r3, #2
 8000b56:	68fa      	ldr	r2, [r7, #12]
 8000b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d006      	beq.n	8000b76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b68:	4b2d      	ldr	r3, [pc, #180]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b6a:	689a      	ldr	r2, [r3, #8]
 8000b6c:	492c      	ldr	r1, [pc, #176]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b6e:	69bb      	ldr	r3, [r7, #24]
 8000b70:	4313      	orrs	r3, r2
 8000b72:	608b      	str	r3, [r1, #8]
 8000b74:	e006      	b.n	8000b84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b76:	4b2a      	ldr	r3, [pc, #168]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b78:	689a      	ldr	r2, [r3, #8]
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	43db      	mvns	r3, r3
 8000b7e:	4928      	ldr	r1, [pc, #160]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b80:	4013      	ands	r3, r2
 8000b82:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d006      	beq.n	8000b9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b90:	4b23      	ldr	r3, [pc, #140]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b92:	68da      	ldr	r2, [r3, #12]
 8000b94:	4922      	ldr	r1, [pc, #136]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	60cb      	str	r3, [r1, #12]
 8000b9c:	e006      	b.n	8000bac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b9e:	4b20      	ldr	r3, [pc, #128]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000ba0:	68da      	ldr	r2, [r3, #12]
 8000ba2:	69bb      	ldr	r3, [r7, #24]
 8000ba4:	43db      	mvns	r3, r3
 8000ba6:	491e      	ldr	r1, [pc, #120]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000ba8:	4013      	ands	r3, r2
 8000baa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d006      	beq.n	8000bc6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bb8:	4b19      	ldr	r3, [pc, #100]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000bba:	685a      	ldr	r2, [r3, #4]
 8000bbc:	4918      	ldr	r1, [pc, #96]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000bbe:	69bb      	ldr	r3, [r7, #24]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	604b      	str	r3, [r1, #4]
 8000bc4:	e006      	b.n	8000bd4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bc6:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000bc8:	685a      	ldr	r2, [r3, #4]
 8000bca:	69bb      	ldr	r3, [r7, #24]
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	4914      	ldr	r1, [pc, #80]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d021      	beq.n	8000c24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000be0:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	490e      	ldr	r1, [pc, #56]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	4313      	orrs	r3, r2
 8000bea:	600b      	str	r3, [r1, #0]
 8000bec:	e021      	b.n	8000c32 <HAL_GPIO_Init+0x2e2>
 8000bee:	bf00      	nop
 8000bf0:	10320000 	.word	0x10320000
 8000bf4:	10310000 	.word	0x10310000
 8000bf8:	10220000 	.word	0x10220000
 8000bfc:	10210000 	.word	0x10210000
 8000c00:	10120000 	.word	0x10120000
 8000c04:	10110000 	.word	0x10110000
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	40010000 	.word	0x40010000
 8000c10:	40010800 	.word	0x40010800
 8000c14:	40010c00 	.word	0x40010c00
 8000c18:	40011000 	.word	0x40011000
 8000c1c:	40011400 	.word	0x40011400
 8000c20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c24:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <HAL_GPIO_Init+0x304>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	43db      	mvns	r3, r3
 8000c2c:	4909      	ldr	r1, [pc, #36]	; (8000c54 <HAL_GPIO_Init+0x304>)
 8000c2e:	4013      	ands	r3, r2
 8000c30:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c34:	3301      	adds	r3, #1
 8000c36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f47f ae8e 	bne.w	8000964 <HAL_GPIO_Init+0x14>
  }
}
 8000c48:	bf00      	nop
 8000c4a:	bf00      	nop
 8000c4c:	372c      	adds	r7, #44	; 0x2c
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bc80      	pop	{r7}
 8000c52:	4770      	bx	lr
 8000c54:	40010400 	.word	0x40010400

08000c58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	807b      	strh	r3, [r7, #2]
 8000c64:	4613      	mov	r3, r2
 8000c66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c68:	787b      	ldrb	r3, [r7, #1]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d003      	beq.n	8000c76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c6e:	887a      	ldrh	r2, [r7, #2]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c74:	e003      	b.n	8000c7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c76:	887b      	ldrh	r3, [r7, #2]
 8000c78:	041a      	lsls	r2, r3, #16
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	611a      	str	r2, [r3, #16]
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr

08000c88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000c92:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c94:	695a      	ldr	r2, [r3, #20]
 8000c96:	88fb      	ldrh	r3, [r7, #6]
 8000c98:	4013      	ands	r3, r2
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d006      	beq.n	8000cac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c9e:	4a05      	ldr	r2, [pc, #20]	; (8000cb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ca0:	88fb      	ldrh	r3, [r7, #6]
 8000ca2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ca4:	88fb      	ldrh	r3, [r7, #6]
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f000 f806 	bl	8000cb8 <HAL_GPIO_EXTI_Callback>
  }
}
 8000cac:	bf00      	nop
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40010400 	.word	0x40010400

08000cb8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000cc2:	bf00      	nop
 8000cc4:	370c      	adds	r7, #12
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr

08000ccc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d101      	bne.n	8000cde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e272      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f000 8087 	beq.w	8000dfa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cec:	4b92      	ldr	r3, [pc, #584]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	f003 030c 	and.w	r3, r3, #12
 8000cf4:	2b04      	cmp	r3, #4
 8000cf6:	d00c      	beq.n	8000d12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cf8:	4b8f      	ldr	r3, [pc, #572]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	f003 030c 	and.w	r3, r3, #12
 8000d00:	2b08      	cmp	r3, #8
 8000d02:	d112      	bne.n	8000d2a <HAL_RCC_OscConfig+0x5e>
 8000d04:	4b8c      	ldr	r3, [pc, #560]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d10:	d10b      	bne.n	8000d2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d12:	4b89      	ldr	r3, [pc, #548]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d06c      	beq.n	8000df8 <HAL_RCC_OscConfig+0x12c>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d168      	bne.n	8000df8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e24c      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d32:	d106      	bne.n	8000d42 <HAL_RCC_OscConfig+0x76>
 8000d34:	4b80      	ldr	r3, [pc, #512]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a7f      	ldr	r2, [pc, #508]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d3e:	6013      	str	r3, [r2, #0]
 8000d40:	e02e      	b.n	8000da0 <HAL_RCC_OscConfig+0xd4>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d10c      	bne.n	8000d64 <HAL_RCC_OscConfig+0x98>
 8000d4a:	4b7b      	ldr	r3, [pc, #492]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a7a      	ldr	r2, [pc, #488]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d54:	6013      	str	r3, [r2, #0]
 8000d56:	4b78      	ldr	r3, [pc, #480]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a77      	ldr	r2, [pc, #476]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d60:	6013      	str	r3, [r2, #0]
 8000d62:	e01d      	b.n	8000da0 <HAL_RCC_OscConfig+0xd4>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d6c:	d10c      	bne.n	8000d88 <HAL_RCC_OscConfig+0xbc>
 8000d6e:	4b72      	ldr	r3, [pc, #456]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a71      	ldr	r2, [pc, #452]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	4b6f      	ldr	r3, [pc, #444]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a6e      	ldr	r2, [pc, #440]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d84:	6013      	str	r3, [r2, #0]
 8000d86:	e00b      	b.n	8000da0 <HAL_RCC_OscConfig+0xd4>
 8000d88:	4b6b      	ldr	r3, [pc, #428]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a6a      	ldr	r2, [pc, #424]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d92:	6013      	str	r3, [r2, #0]
 8000d94:	4b68      	ldr	r3, [pc, #416]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a67      	ldr	r2, [pc, #412]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d013      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da8:	f7ff fc96 	bl	80006d8 <HAL_GetTick>
 8000dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dae:	e008      	b.n	8000dc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000db0:	f7ff fc92 	bl	80006d8 <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	2b64      	cmp	r3, #100	; 0x64
 8000dbc:	d901      	bls.n	8000dc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	e200      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc2:	4b5d      	ldr	r3, [pc, #372]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d0f0      	beq.n	8000db0 <HAL_RCC_OscConfig+0xe4>
 8000dce:	e014      	b.n	8000dfa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd0:	f7ff fc82 	bl	80006d8 <HAL_GetTick>
 8000dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dd6:	e008      	b.n	8000dea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dd8:	f7ff fc7e 	bl	80006d8 <HAL_GetTick>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	2b64      	cmp	r3, #100	; 0x64
 8000de4:	d901      	bls.n	8000dea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000de6:	2303      	movs	r3, #3
 8000de8:	e1ec      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dea:	4b53      	ldr	r3, [pc, #332]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d1f0      	bne.n	8000dd8 <HAL_RCC_OscConfig+0x10c>
 8000df6:	e000      	b.n	8000dfa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000df8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f003 0302 	and.w	r3, r3, #2
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d063      	beq.n	8000ece <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e06:	4b4c      	ldr	r3, [pc, #304]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	f003 030c 	and.w	r3, r3, #12
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d00b      	beq.n	8000e2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e12:	4b49      	ldr	r3, [pc, #292]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f003 030c 	and.w	r3, r3, #12
 8000e1a:	2b08      	cmp	r3, #8
 8000e1c:	d11c      	bne.n	8000e58 <HAL_RCC_OscConfig+0x18c>
 8000e1e:	4b46      	ldr	r3, [pc, #280]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d116      	bne.n	8000e58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e2a:	4b43      	ldr	r3, [pc, #268]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f003 0302 	and.w	r3, r3, #2
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d005      	beq.n	8000e42 <HAL_RCC_OscConfig+0x176>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	691b      	ldr	r3, [r3, #16]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d001      	beq.n	8000e42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e1c0      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e42:	4b3d      	ldr	r3, [pc, #244]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	695b      	ldr	r3, [r3, #20]
 8000e4e:	00db      	lsls	r3, r3, #3
 8000e50:	4939      	ldr	r1, [pc, #228]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e52:	4313      	orrs	r3, r2
 8000e54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e56:	e03a      	b.n	8000ece <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	691b      	ldr	r3, [r3, #16]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d020      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e60:	4b36      	ldr	r3, [pc, #216]	; (8000f3c <HAL_RCC_OscConfig+0x270>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e66:	f7ff fc37 	bl	80006d8 <HAL_GetTick>
 8000e6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e6c:	e008      	b.n	8000e80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e6e:	f7ff fc33 	bl	80006d8 <HAL_GetTick>
 8000e72:	4602      	mov	r2, r0
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d901      	bls.n	8000e80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	e1a1      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e80:	4b2d      	ldr	r3, [pc, #180]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f003 0302 	and.w	r3, r3, #2
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d0f0      	beq.n	8000e6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e8c:	4b2a      	ldr	r3, [pc, #168]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	695b      	ldr	r3, [r3, #20]
 8000e98:	00db      	lsls	r3, r3, #3
 8000e9a:	4927      	ldr	r1, [pc, #156]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	600b      	str	r3, [r1, #0]
 8000ea0:	e015      	b.n	8000ece <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ea2:	4b26      	ldr	r3, [pc, #152]	; (8000f3c <HAL_RCC_OscConfig+0x270>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fc16 	bl	80006d8 <HAL_GetTick>
 8000eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eae:	e008      	b.n	8000ec2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eb0:	f7ff fc12 	bl	80006d8 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d901      	bls.n	8000ec2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e180      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ec2:	4b1d      	ldr	r3, [pc, #116]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f003 0302 	and.w	r3, r3, #2
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d1f0      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f003 0308 	and.w	r3, r3, #8
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d03a      	beq.n	8000f50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	699b      	ldr	r3, [r3, #24]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d019      	beq.n	8000f16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ee2:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <HAL_RCC_OscConfig+0x274>)
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee8:	f7ff fbf6 	bl	80006d8 <HAL_GetTick>
 8000eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eee:	e008      	b.n	8000f02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ef0:	f7ff fbf2 	bl	80006d8 <HAL_GetTick>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d901      	bls.n	8000f02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000efe:	2303      	movs	r3, #3
 8000f00:	e160      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f02:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <HAL_RCC_OscConfig+0x26c>)
 8000f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d0f0      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f0e:	2001      	movs	r0, #1
 8000f10:	f000 face 	bl	80014b0 <RCC_Delay>
 8000f14:	e01c      	b.n	8000f50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f16:	4b0a      	ldr	r3, [pc, #40]	; (8000f40 <HAL_RCC_OscConfig+0x274>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f1c:	f7ff fbdc 	bl	80006d8 <HAL_GetTick>
 8000f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f22:	e00f      	b.n	8000f44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f24:	f7ff fbd8 	bl	80006d8 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d908      	bls.n	8000f44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e146      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
 8000f36:	bf00      	nop
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	42420000 	.word	0x42420000
 8000f40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f44:	4b92      	ldr	r3, [pc, #584]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f48:	f003 0302 	and.w	r3, r3, #2
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d1e9      	bne.n	8000f24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0304 	and.w	r3, r3, #4
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f000 80a6 	beq.w	80010aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f62:	4b8b      	ldr	r3, [pc, #556]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10d      	bne.n	8000f8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f6e:	4b88      	ldr	r3, [pc, #544]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	4a87      	ldr	r2, [pc, #540]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f78:	61d3      	str	r3, [r2, #28]
 8000f7a:	4b85      	ldr	r3, [pc, #532]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f82:	60bb      	str	r3, [r7, #8]
 8000f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f86:	2301      	movs	r3, #1
 8000f88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f8a:	4b82      	ldr	r3, [pc, #520]	; (8001194 <HAL_RCC_OscConfig+0x4c8>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d118      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f96:	4b7f      	ldr	r3, [pc, #508]	; (8001194 <HAL_RCC_OscConfig+0x4c8>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a7e      	ldr	r2, [pc, #504]	; (8001194 <HAL_RCC_OscConfig+0x4c8>)
 8000f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fa2:	f7ff fb99 	bl	80006d8 <HAL_GetTick>
 8000fa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa8:	e008      	b.n	8000fbc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000faa:	f7ff fb95 	bl	80006d8 <HAL_GetTick>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	2b64      	cmp	r3, #100	; 0x64
 8000fb6:	d901      	bls.n	8000fbc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	e103      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fbc:	4b75      	ldr	r3, [pc, #468]	; (8001194 <HAL_RCC_OscConfig+0x4c8>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0f0      	beq.n	8000faa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d106      	bne.n	8000fde <HAL_RCC_OscConfig+0x312>
 8000fd0:	4b6f      	ldr	r3, [pc, #444]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000fd2:	6a1b      	ldr	r3, [r3, #32]
 8000fd4:	4a6e      	ldr	r2, [pc, #440]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	6213      	str	r3, [r2, #32]
 8000fdc:	e02d      	b.n	800103a <HAL_RCC_OscConfig+0x36e>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d10c      	bne.n	8001000 <HAL_RCC_OscConfig+0x334>
 8000fe6:	4b6a      	ldr	r3, [pc, #424]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000fe8:	6a1b      	ldr	r3, [r3, #32]
 8000fea:	4a69      	ldr	r2, [pc, #420]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	f023 0301 	bic.w	r3, r3, #1
 8000ff0:	6213      	str	r3, [r2, #32]
 8000ff2:	4b67      	ldr	r3, [pc, #412]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000ff4:	6a1b      	ldr	r3, [r3, #32]
 8000ff6:	4a66      	ldr	r2, [pc, #408]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8000ff8:	f023 0304 	bic.w	r3, r3, #4
 8000ffc:	6213      	str	r3, [r2, #32]
 8000ffe:	e01c      	b.n	800103a <HAL_RCC_OscConfig+0x36e>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	2b05      	cmp	r3, #5
 8001006:	d10c      	bne.n	8001022 <HAL_RCC_OscConfig+0x356>
 8001008:	4b61      	ldr	r3, [pc, #388]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800100a:	6a1b      	ldr	r3, [r3, #32]
 800100c:	4a60      	ldr	r2, [pc, #384]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800100e:	f043 0304 	orr.w	r3, r3, #4
 8001012:	6213      	str	r3, [r2, #32]
 8001014:	4b5e      	ldr	r3, [pc, #376]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001016:	6a1b      	ldr	r3, [r3, #32]
 8001018:	4a5d      	ldr	r2, [pc, #372]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	6213      	str	r3, [r2, #32]
 8001020:	e00b      	b.n	800103a <HAL_RCC_OscConfig+0x36e>
 8001022:	4b5b      	ldr	r3, [pc, #364]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001024:	6a1b      	ldr	r3, [r3, #32]
 8001026:	4a5a      	ldr	r2, [pc, #360]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001028:	f023 0301 	bic.w	r3, r3, #1
 800102c:	6213      	str	r3, [r2, #32]
 800102e:	4b58      	ldr	r3, [pc, #352]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001030:	6a1b      	ldr	r3, [r3, #32]
 8001032:	4a57      	ldr	r2, [pc, #348]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001034:	f023 0304 	bic.w	r3, r3, #4
 8001038:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d015      	beq.n	800106e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001042:	f7ff fb49 	bl	80006d8 <HAL_GetTick>
 8001046:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001048:	e00a      	b.n	8001060 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800104a:	f7ff fb45 	bl	80006d8 <HAL_GetTick>
 800104e:	4602      	mov	r2, r0
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	f241 3288 	movw	r2, #5000	; 0x1388
 8001058:	4293      	cmp	r3, r2
 800105a:	d901      	bls.n	8001060 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800105c:	2303      	movs	r3, #3
 800105e:	e0b1      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001060:	4b4b      	ldr	r3, [pc, #300]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001062:	6a1b      	ldr	r3, [r3, #32]
 8001064:	f003 0302 	and.w	r3, r3, #2
 8001068:	2b00      	cmp	r3, #0
 800106a:	d0ee      	beq.n	800104a <HAL_RCC_OscConfig+0x37e>
 800106c:	e014      	b.n	8001098 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800106e:	f7ff fb33 	bl	80006d8 <HAL_GetTick>
 8001072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001074:	e00a      	b.n	800108c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001076:	f7ff fb2f 	bl	80006d8 <HAL_GetTick>
 800107a:	4602      	mov	r2, r0
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	f241 3288 	movw	r2, #5000	; 0x1388
 8001084:	4293      	cmp	r3, r2
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e09b      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800108c:	4b40      	ldr	r3, [pc, #256]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800108e:	6a1b      	ldr	r3, [r3, #32]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1ee      	bne.n	8001076 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001098:	7dfb      	ldrb	r3, [r7, #23]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d105      	bne.n	80010aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800109e:	4b3c      	ldr	r3, [pc, #240]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 80010a0:	69db      	ldr	r3, [r3, #28]
 80010a2:	4a3b      	ldr	r2, [pc, #236]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f000 8087 	beq.w	80011c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010b4:	4b36      	ldr	r3, [pc, #216]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 030c 	and.w	r3, r3, #12
 80010bc:	2b08      	cmp	r3, #8
 80010be:	d061      	beq.n	8001184 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	69db      	ldr	r3, [r3, #28]
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d146      	bne.n	8001156 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010c8:	4b33      	ldr	r3, [pc, #204]	; (8001198 <HAL_RCC_OscConfig+0x4cc>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ce:	f7ff fb03 	bl	80006d8 <HAL_GetTick>
 80010d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010d4:	e008      	b.n	80010e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010d6:	f7ff faff 	bl	80006d8 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	d901      	bls.n	80010e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010e4:	2303      	movs	r3, #3
 80010e6:	e06d      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010e8:	4b29      	ldr	r3, [pc, #164]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d1f0      	bne.n	80010d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6a1b      	ldr	r3, [r3, #32]
 80010f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010fc:	d108      	bne.n	8001110 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010fe:	4b24      	ldr	r3, [pc, #144]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	4921      	ldr	r1, [pc, #132]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800110c:	4313      	orrs	r3, r2
 800110e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001110:	4b1f      	ldr	r3, [pc, #124]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6a19      	ldr	r1, [r3, #32]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001120:	430b      	orrs	r3, r1
 8001122:	491b      	ldr	r1, [pc, #108]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001124:	4313      	orrs	r3, r2
 8001126:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001128:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_RCC_OscConfig+0x4cc>)
 800112a:	2201      	movs	r2, #1
 800112c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112e:	f7ff fad3 	bl	80006d8 <HAL_GetTick>
 8001132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001134:	e008      	b.n	8001148 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001136:	f7ff facf 	bl	80006d8 <HAL_GetTick>
 800113a:	4602      	mov	r2, r0
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	2b02      	cmp	r3, #2
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e03d      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0f0      	beq.n	8001136 <HAL_RCC_OscConfig+0x46a>
 8001154:	e035      	b.n	80011c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001156:	4b10      	ldr	r3, [pc, #64]	; (8001198 <HAL_RCC_OscConfig+0x4cc>)
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800115c:	f7ff fabc 	bl	80006d8 <HAL_GetTick>
 8001160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001162:	e008      	b.n	8001176 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001164:	f7ff fab8 	bl	80006d8 <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	2b02      	cmp	r3, #2
 8001170:	d901      	bls.n	8001176 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001172:	2303      	movs	r3, #3
 8001174:	e026      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001176:	4b06      	ldr	r3, [pc, #24]	; (8001190 <HAL_RCC_OscConfig+0x4c4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d1f0      	bne.n	8001164 <HAL_RCC_OscConfig+0x498>
 8001182:	e01e      	b.n	80011c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	69db      	ldr	r3, [r3, #28]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d107      	bne.n	800119c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	e019      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
 8001190:	40021000 	.word	0x40021000
 8001194:	40007000 	.word	0x40007000
 8001198:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800119c:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <HAL_RCC_OscConfig+0x500>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6a1b      	ldr	r3, [r3, #32]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d106      	bne.n	80011be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d001      	beq.n	80011c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e000      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011c2:	2300      	movs	r3, #0
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40021000 	.word	0x40021000

080011d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d101      	bne.n	80011e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e0d0      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011e4:	4b6a      	ldr	r3, [pc, #424]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0307 	and.w	r3, r3, #7
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d910      	bls.n	8001214 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011f2:	4b67      	ldr	r3, [pc, #412]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f023 0207 	bic.w	r2, r3, #7
 80011fa:	4965      	ldr	r1, [pc, #404]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	4313      	orrs	r3, r2
 8001200:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001202:	4b63      	ldr	r3, [pc, #396]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	429a      	cmp	r2, r3
 800120e:	d001      	beq.n	8001214 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e0b8      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d020      	beq.n	8001262 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	2b00      	cmp	r3, #0
 800122a:	d005      	beq.n	8001238 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800122c:	4b59      	ldr	r3, [pc, #356]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	4a58      	ldr	r2, [pc, #352]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001232:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001236:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0308 	and.w	r3, r3, #8
 8001240:	2b00      	cmp	r3, #0
 8001242:	d005      	beq.n	8001250 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001244:	4b53      	ldr	r3, [pc, #332]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	4a52      	ldr	r2, [pc, #328]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800124a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800124e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001250:	4b50      	ldr	r3, [pc, #320]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	494d      	ldr	r1, [pc, #308]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	4313      	orrs	r3, r2
 8001260:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	2b00      	cmp	r3, #0
 800126c:	d040      	beq.n	80012f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d107      	bne.n	8001286 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001276:	4b47      	ldr	r3, [pc, #284]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d115      	bne.n	80012ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e07f      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	2b02      	cmp	r3, #2
 800128c:	d107      	bne.n	800129e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800128e:	4b41      	ldr	r3, [pc, #260]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d109      	bne.n	80012ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e073      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800129e:	4b3d      	ldr	r3, [pc, #244]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e06b      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ae:	4b39      	ldr	r3, [pc, #228]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f023 0203 	bic.w	r2, r3, #3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	4936      	ldr	r1, [pc, #216]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 80012bc:	4313      	orrs	r3, r2
 80012be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012c0:	f7ff fa0a 	bl	80006d8 <HAL_GetTick>
 80012c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012c6:	e00a      	b.n	80012de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012c8:	f7ff fa06 	bl	80006d8 <HAL_GetTick>
 80012cc:	4602      	mov	r2, r0
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e053      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012de:	4b2d      	ldr	r3, [pc, #180]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f003 020c 	and.w	r2, r3, #12
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d1eb      	bne.n	80012c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012f0:	4b27      	ldr	r3, [pc, #156]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0307 	and.w	r3, r3, #7
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d210      	bcs.n	8001320 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012fe:	4b24      	ldr	r3, [pc, #144]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f023 0207 	bic.w	r2, r3, #7
 8001306:	4922      	ldr	r1, [pc, #136]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	4313      	orrs	r3, r2
 800130c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800130e:	4b20      	ldr	r3, [pc, #128]	; (8001390 <HAL_RCC_ClockConfig+0x1c0>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0307 	and.w	r3, r3, #7
 8001316:	683a      	ldr	r2, [r7, #0]
 8001318:	429a      	cmp	r2, r3
 800131a:	d001      	beq.n	8001320 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e032      	b.n	8001386 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	2b00      	cmp	r3, #0
 800132a:	d008      	beq.n	800133e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800132c:	4b19      	ldr	r3, [pc, #100]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	4916      	ldr	r1, [pc, #88]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800133a:	4313      	orrs	r3, r2
 800133c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0308 	and.w	r3, r3, #8
 8001346:	2b00      	cmp	r3, #0
 8001348:	d009      	beq.n	800135e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800134a:	4b12      	ldr	r3, [pc, #72]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	490e      	ldr	r1, [pc, #56]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 800135a:	4313      	orrs	r3, r2
 800135c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800135e:	f000 f821 	bl	80013a4 <HAL_RCC_GetSysClockFreq>
 8001362:	4602      	mov	r2, r0
 8001364:	4b0b      	ldr	r3, [pc, #44]	; (8001394 <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	091b      	lsrs	r3, r3, #4
 800136a:	f003 030f 	and.w	r3, r3, #15
 800136e:	490a      	ldr	r1, [pc, #40]	; (8001398 <HAL_RCC_ClockConfig+0x1c8>)
 8001370:	5ccb      	ldrb	r3, [r1, r3]
 8001372:	fa22 f303 	lsr.w	r3, r2, r3
 8001376:	4a09      	ldr	r2, [pc, #36]	; (800139c <HAL_RCC_ClockConfig+0x1cc>)
 8001378:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_RCC_ClockConfig+0x1d0>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff f968 	bl	8000654 <HAL_InitTick>

  return HAL_OK;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40022000 	.word	0x40022000
 8001394:	40021000 	.word	0x40021000
 8001398:	080021f4 	.word	0x080021f4
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000004 	.word	0x20000004

080013a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b087      	sub	sp, #28
 80013a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	2300      	movs	r3, #0
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	2300      	movs	r3, #0
 80013b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013be:	4b1e      	ldr	r3, [pc, #120]	; (8001438 <HAL_RCC_GetSysClockFreq+0x94>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	f003 030c 	and.w	r3, r3, #12
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	d002      	beq.n	80013d4 <HAL_RCC_GetSysClockFreq+0x30>
 80013ce:	2b08      	cmp	r3, #8
 80013d0:	d003      	beq.n	80013da <HAL_RCC_GetSysClockFreq+0x36>
 80013d2:	e027      	b.n	8001424 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013d4:	4b19      	ldr	r3, [pc, #100]	; (800143c <HAL_RCC_GetSysClockFreq+0x98>)
 80013d6:	613b      	str	r3, [r7, #16]
      break;
 80013d8:	e027      	b.n	800142a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	0c9b      	lsrs	r3, r3, #18
 80013de:	f003 030f 	and.w	r3, r3, #15
 80013e2:	4a17      	ldr	r2, [pc, #92]	; (8001440 <HAL_RCC_GetSysClockFreq+0x9c>)
 80013e4:	5cd3      	ldrb	r3, [r2, r3]
 80013e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d010      	beq.n	8001414 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013f2:	4b11      	ldr	r3, [pc, #68]	; (8001438 <HAL_RCC_GetSysClockFreq+0x94>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	0c5b      	lsrs	r3, r3, #17
 80013f8:	f003 0301 	and.w	r3, r3, #1
 80013fc:	4a11      	ldr	r2, [pc, #68]	; (8001444 <HAL_RCC_GetSysClockFreq+0xa0>)
 80013fe:	5cd3      	ldrb	r3, [r2, r3]
 8001400:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a0d      	ldr	r2, [pc, #52]	; (800143c <HAL_RCC_GetSysClockFreq+0x98>)
 8001406:	fb03 f202 	mul.w	r2, r3, r2
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001410:	617b      	str	r3, [r7, #20]
 8001412:	e004      	b.n	800141e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a0c      	ldr	r2, [pc, #48]	; (8001448 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001418:	fb02 f303 	mul.w	r3, r2, r3
 800141c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	613b      	str	r3, [r7, #16]
      break;
 8001422:	e002      	b.n	800142a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001424:	4b05      	ldr	r3, [pc, #20]	; (800143c <HAL_RCC_GetSysClockFreq+0x98>)
 8001426:	613b      	str	r3, [r7, #16]
      break;
 8001428:	bf00      	nop
    }
  }
  return sysclockfreq;
 800142a:	693b      	ldr	r3, [r7, #16]
}
 800142c:	4618      	mov	r0, r3
 800142e:	371c      	adds	r7, #28
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	40021000 	.word	0x40021000
 800143c:	007a1200 	.word	0x007a1200
 8001440:	0800220c 	.word	0x0800220c
 8001444:	0800221c 	.word	0x0800221c
 8001448:	003d0900 	.word	0x003d0900

0800144c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001450:	4b02      	ldr	r3, [pc, #8]	; (800145c <HAL_RCC_GetHCLKFreq+0x10>)
 8001452:	681b      	ldr	r3, [r3, #0]
}
 8001454:	4618      	mov	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr
 800145c:	20000000 	.word	0x20000000

08001460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001464:	f7ff fff2 	bl	800144c <HAL_RCC_GetHCLKFreq>
 8001468:	4602      	mov	r2, r0
 800146a:	4b05      	ldr	r3, [pc, #20]	; (8001480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	0a1b      	lsrs	r3, r3, #8
 8001470:	f003 0307 	and.w	r3, r3, #7
 8001474:	4903      	ldr	r1, [pc, #12]	; (8001484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001476:	5ccb      	ldrb	r3, [r1, r3]
 8001478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800147c:	4618      	mov	r0, r3
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40021000 	.word	0x40021000
 8001484:	08002204 	.word	0x08002204

08001488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800148c:	f7ff ffde 	bl	800144c <HAL_RCC_GetHCLKFreq>
 8001490:	4602      	mov	r2, r0
 8001492:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	0adb      	lsrs	r3, r3, #11
 8001498:	f003 0307 	and.w	r3, r3, #7
 800149c:	4903      	ldr	r1, [pc, #12]	; (80014ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800149e:	5ccb      	ldrb	r3, [r1, r3]
 80014a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000
 80014ac:	08002204 	.word	0x08002204

080014b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014b8:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <RCC_Delay+0x34>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a0a      	ldr	r2, [pc, #40]	; (80014e8 <RCC_Delay+0x38>)
 80014be:	fba2 2303 	umull	r2, r3, r2, r3
 80014c2:	0a5b      	lsrs	r3, r3, #9
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	fb02 f303 	mul.w	r3, r2, r3
 80014ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014cc:	bf00      	nop
  }
  while (Delay --);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	1e5a      	subs	r2, r3, #1
 80014d2:	60fa      	str	r2, [r7, #12]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f9      	bne.n	80014cc <RCC_Delay+0x1c>
}
 80014d8:	bf00      	nop
 80014da:	bf00      	nop
 80014dc:	3714      	adds	r7, #20
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	20000000 	.word	0x20000000
 80014e8:	10624dd3 	.word	0x10624dd3

080014ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d101      	bne.n	80014fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e042      	b.n	8001584 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d106      	bne.n	8001518 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7ff f824 	bl	8000560 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2224      	movs	r2, #36	; 0x24
 800151c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	68da      	ldr	r2, [r3, #12]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800152e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f000 f91d 	bl	8001770 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	691a      	ldr	r2, [r3, #16]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001544:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	695a      	ldr	r2, [r3, #20]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001554:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001564:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2220      	movs	r2, #32
 8001570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2220      	movs	r2, #32
 8001578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2200      	movs	r2, #0
 8001580:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001582:	2300      	movs	r3, #0
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	; 0x28
 8001590:	af02      	add	r7, sp, #8
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	603b      	str	r3, [r7, #0]
 8001598:	4613      	mov	r3, r2
 800159a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	2b20      	cmp	r3, #32
 80015aa:	d16d      	bne.n	8001688 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d002      	beq.n	80015b8 <HAL_UART_Transmit+0x2c>
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d101      	bne.n	80015bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e066      	b.n	800168a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2200      	movs	r2, #0
 80015c0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2221      	movs	r2, #33	; 0x21
 80015c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80015ca:	f7ff f885 	bl	80006d8 <HAL_GetTick>
 80015ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	88fa      	ldrh	r2, [r7, #6]
 80015d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	88fa      	ldrh	r2, [r7, #6]
 80015da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015e4:	d108      	bne.n	80015f8 <HAL_UART_Transmit+0x6c>
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d104      	bne.n	80015f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	61bb      	str	r3, [r7, #24]
 80015f6:	e003      	b.n	8001600 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001600:	e02a      	b.n	8001658 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	2200      	movs	r2, #0
 800160a:	2180      	movs	r1, #128	; 0x80
 800160c:	68f8      	ldr	r0, [r7, #12]
 800160e:	f000 f840 	bl	8001692 <UART_WaitOnFlagUntilTimeout>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e036      	b.n	800168a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d10b      	bne.n	800163a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	881b      	ldrh	r3, [r3, #0]
 8001626:	461a      	mov	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001630:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	3302      	adds	r3, #2
 8001636:	61bb      	str	r3, [r7, #24]
 8001638:	e007      	b.n	800164a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	781a      	ldrb	r2, [r3, #0]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	3301      	adds	r3, #1
 8001648:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800164e:	b29b      	uxth	r3, r3
 8001650:	3b01      	subs	r3, #1
 8001652:	b29a      	uxth	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800165c:	b29b      	uxth	r3, r3
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1cf      	bne.n	8001602 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	2200      	movs	r2, #0
 800166a:	2140      	movs	r1, #64	; 0x40
 800166c:	68f8      	ldr	r0, [r7, #12]
 800166e:	f000 f810 	bl	8001692 <UART_WaitOnFlagUntilTimeout>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e006      	b.n	800168a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2220      	movs	r2, #32
 8001680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001684:	2300      	movs	r3, #0
 8001686:	e000      	b.n	800168a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001688:	2302      	movs	r3, #2
  }
}
 800168a:	4618      	mov	r0, r3
 800168c:	3720      	adds	r7, #32
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b090      	sub	sp, #64	; 0x40
 8001696:	af00      	add	r7, sp, #0
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	60b9      	str	r1, [r7, #8]
 800169c:	603b      	str	r3, [r7, #0]
 800169e:	4613      	mov	r3, r2
 80016a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80016a2:	e050      	b.n	8001746 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016aa:	d04c      	beq.n	8001746 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80016ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d007      	beq.n	80016c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80016b2:	f7ff f811 	bl	80006d8 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80016be:	429a      	cmp	r2, r3
 80016c0:	d241      	bcs.n	8001746 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	330c      	adds	r3, #12
 80016c8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016cc:	e853 3f00 	ldrex	r3, [r3]
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80016d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80016d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	330c      	adds	r3, #12
 80016e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80016e2:	637a      	str	r2, [r7, #52]	; 0x34
 80016e4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80016e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80016e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016ea:	e841 2300 	strex	r3, r2, [r1]
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80016f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1e5      	bne.n	80016c2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	3314      	adds	r3, #20
 80016fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	e853 3f00 	ldrex	r3, [r3]
 8001704:	613b      	str	r3, [r7, #16]
   return(result);
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	f023 0301 	bic.w	r3, r3, #1
 800170c:	63bb      	str	r3, [r7, #56]	; 0x38
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	3314      	adds	r3, #20
 8001714:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001716:	623a      	str	r2, [r7, #32]
 8001718:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800171a:	69f9      	ldr	r1, [r7, #28]
 800171c:	6a3a      	ldr	r2, [r7, #32]
 800171e:	e841 2300 	strex	r3, r2, [r1]
 8001722:	61bb      	str	r3, [r7, #24]
   return(result);
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1e5      	bne.n	80016f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2220      	movs	r2, #32
 800172e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2220      	movs	r2, #32
 8001736:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2200      	movs	r2, #0
 800173e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e00f      	b.n	8001766 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	4013      	ands	r3, r2
 8001750:	68ba      	ldr	r2, [r7, #8]
 8001752:	429a      	cmp	r2, r3
 8001754:	bf0c      	ite	eq
 8001756:	2301      	moveq	r3, #1
 8001758:	2300      	movne	r3, #0
 800175a:	b2db      	uxtb	r3, r3
 800175c:	461a      	mov	r2, r3
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	429a      	cmp	r2, r3
 8001762:	d09f      	beq.n	80016a4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3740      	adds	r7, #64	; 0x40
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68da      	ldr	r2, [r3, #12]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	430a      	orrs	r2, r1
 800178c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689a      	ldr	r2, [r3, #8]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	431a      	orrs	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	695b      	ldr	r3, [r3, #20]
 800179c:	4313      	orrs	r3, r2
 800179e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80017aa:	f023 030c 	bic.w	r3, r3, #12
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	6812      	ldr	r2, [r2, #0]
 80017b2:	68b9      	ldr	r1, [r7, #8]
 80017b4:	430b      	orrs	r3, r1
 80017b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	699a      	ldr	r2, [r3, #24]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	430a      	orrs	r2, r1
 80017cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a2c      	ldr	r2, [pc, #176]	; (8001884 <UART_SetConfig+0x114>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d103      	bne.n	80017e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80017d8:	f7ff fe56 	bl	8001488 <HAL_RCC_GetPCLK2Freq>
 80017dc:	60f8      	str	r0, [r7, #12]
 80017de:	e002      	b.n	80017e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80017e0:	f7ff fe3e 	bl	8001460 <HAL_RCC_GetPCLK1Freq>
 80017e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	4613      	mov	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	4413      	add	r3, r2
 80017ee:	009a      	lsls	r2, r3, #2
 80017f0:	441a      	add	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fc:	4a22      	ldr	r2, [pc, #136]	; (8001888 <UART_SetConfig+0x118>)
 80017fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001802:	095b      	lsrs	r3, r3, #5
 8001804:	0119      	lsls	r1, r3, #4
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	4613      	mov	r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	4413      	add	r3, r2
 800180e:	009a      	lsls	r2, r3, #2
 8001810:	441a      	add	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	fbb2 f2f3 	udiv	r2, r2, r3
 800181c:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <UART_SetConfig+0x118>)
 800181e:	fba3 0302 	umull	r0, r3, r3, r2
 8001822:	095b      	lsrs	r3, r3, #5
 8001824:	2064      	movs	r0, #100	; 0x64
 8001826:	fb00 f303 	mul.w	r3, r0, r3
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	011b      	lsls	r3, r3, #4
 800182e:	3332      	adds	r3, #50	; 0x32
 8001830:	4a15      	ldr	r2, [pc, #84]	; (8001888 <UART_SetConfig+0x118>)
 8001832:	fba2 2303 	umull	r2, r3, r2, r3
 8001836:	095b      	lsrs	r3, r3, #5
 8001838:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800183c:	4419      	add	r1, r3
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	4613      	mov	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4413      	add	r3, r2
 8001846:	009a      	lsls	r2, r3, #2
 8001848:	441a      	add	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	fbb2 f2f3 	udiv	r2, r2, r3
 8001854:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <UART_SetConfig+0x118>)
 8001856:	fba3 0302 	umull	r0, r3, r3, r2
 800185a:	095b      	lsrs	r3, r3, #5
 800185c:	2064      	movs	r0, #100	; 0x64
 800185e:	fb00 f303 	mul.w	r3, r0, r3
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	011b      	lsls	r3, r3, #4
 8001866:	3332      	adds	r3, #50	; 0x32
 8001868:	4a07      	ldr	r2, [pc, #28]	; (8001888 <UART_SetConfig+0x118>)
 800186a:	fba2 2303 	umull	r2, r3, r2, r3
 800186e:	095b      	lsrs	r3, r3, #5
 8001870:	f003 020f 	and.w	r2, r3, #15
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	440a      	add	r2, r1
 800187a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40013800 	.word	0x40013800
 8001888:	51eb851f 	.word	0x51eb851f

0800188c <std>:
 800188c:	2300      	movs	r3, #0
 800188e:	b510      	push	{r4, lr}
 8001890:	4604      	mov	r4, r0
 8001892:	e9c0 3300 	strd	r3, r3, [r0]
 8001896:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800189a:	6083      	str	r3, [r0, #8]
 800189c:	8181      	strh	r1, [r0, #12]
 800189e:	6643      	str	r3, [r0, #100]	; 0x64
 80018a0:	81c2      	strh	r2, [r0, #14]
 80018a2:	6183      	str	r3, [r0, #24]
 80018a4:	4619      	mov	r1, r3
 80018a6:	2208      	movs	r2, #8
 80018a8:	305c      	adds	r0, #92	; 0x5c
 80018aa:	f000 f9e5 	bl	8001c78 <memset>
 80018ae:	4b0d      	ldr	r3, [pc, #52]	; (80018e4 <std+0x58>)
 80018b0:	6224      	str	r4, [r4, #32]
 80018b2:	6263      	str	r3, [r4, #36]	; 0x24
 80018b4:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <std+0x5c>)
 80018b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80018b8:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <std+0x60>)
 80018ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80018bc:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <std+0x64>)
 80018be:	6323      	str	r3, [r4, #48]	; 0x30
 80018c0:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <std+0x68>)
 80018c2:	429c      	cmp	r4, r3
 80018c4:	d006      	beq.n	80018d4 <std+0x48>
 80018c6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80018ca:	4294      	cmp	r4, r2
 80018cc:	d002      	beq.n	80018d4 <std+0x48>
 80018ce:	33d0      	adds	r3, #208	; 0xd0
 80018d0:	429c      	cmp	r4, r3
 80018d2:	d105      	bne.n	80018e0 <std+0x54>
 80018d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80018d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80018dc:	f000 ba44 	b.w	8001d68 <__retarget_lock_init_recursive>
 80018e0:	bd10      	pop	{r4, pc}
 80018e2:	bf00      	nop
 80018e4:	08001ac9 	.word	0x08001ac9
 80018e8:	08001aeb 	.word	0x08001aeb
 80018ec:	08001b23 	.word	0x08001b23
 80018f0:	08001b47 	.word	0x08001b47
 80018f4:	200000d4 	.word	0x200000d4

080018f8 <stdio_exit_handler>:
 80018f8:	4a02      	ldr	r2, [pc, #8]	; (8001904 <stdio_exit_handler+0xc>)
 80018fa:	4903      	ldr	r1, [pc, #12]	; (8001908 <stdio_exit_handler+0x10>)
 80018fc:	4803      	ldr	r0, [pc, #12]	; (800190c <stdio_exit_handler+0x14>)
 80018fe:	f000 b869 	b.w	80019d4 <_fwalk_sglue>
 8001902:	bf00      	nop
 8001904:	2000000c 	.word	0x2000000c
 8001908:	0800205d 	.word	0x0800205d
 800190c:	20000018 	.word	0x20000018

08001910 <cleanup_stdio>:
 8001910:	6841      	ldr	r1, [r0, #4]
 8001912:	4b0c      	ldr	r3, [pc, #48]	; (8001944 <cleanup_stdio+0x34>)
 8001914:	b510      	push	{r4, lr}
 8001916:	4299      	cmp	r1, r3
 8001918:	4604      	mov	r4, r0
 800191a:	d001      	beq.n	8001920 <cleanup_stdio+0x10>
 800191c:	f000 fb9e 	bl	800205c <_fflush_r>
 8001920:	68a1      	ldr	r1, [r4, #8]
 8001922:	4b09      	ldr	r3, [pc, #36]	; (8001948 <cleanup_stdio+0x38>)
 8001924:	4299      	cmp	r1, r3
 8001926:	d002      	beq.n	800192e <cleanup_stdio+0x1e>
 8001928:	4620      	mov	r0, r4
 800192a:	f000 fb97 	bl	800205c <_fflush_r>
 800192e:	68e1      	ldr	r1, [r4, #12]
 8001930:	4b06      	ldr	r3, [pc, #24]	; (800194c <cleanup_stdio+0x3c>)
 8001932:	4299      	cmp	r1, r3
 8001934:	d004      	beq.n	8001940 <cleanup_stdio+0x30>
 8001936:	4620      	mov	r0, r4
 8001938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800193c:	f000 bb8e 	b.w	800205c <_fflush_r>
 8001940:	bd10      	pop	{r4, pc}
 8001942:	bf00      	nop
 8001944:	200000d4 	.word	0x200000d4
 8001948:	2000013c 	.word	0x2000013c
 800194c:	200001a4 	.word	0x200001a4

08001950 <global_stdio_init.part.0>:
 8001950:	b510      	push	{r4, lr}
 8001952:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <global_stdio_init.part.0+0x30>)
 8001954:	4c0b      	ldr	r4, [pc, #44]	; (8001984 <global_stdio_init.part.0+0x34>)
 8001956:	4a0c      	ldr	r2, [pc, #48]	; (8001988 <global_stdio_init.part.0+0x38>)
 8001958:	4620      	mov	r0, r4
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	2104      	movs	r1, #4
 800195e:	2200      	movs	r2, #0
 8001960:	f7ff ff94 	bl	800188c <std>
 8001964:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001968:	2201      	movs	r2, #1
 800196a:	2109      	movs	r1, #9
 800196c:	f7ff ff8e 	bl	800188c <std>
 8001970:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001974:	2202      	movs	r2, #2
 8001976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800197a:	2112      	movs	r1, #18
 800197c:	f7ff bf86 	b.w	800188c <std>
 8001980:	2000020c 	.word	0x2000020c
 8001984:	200000d4 	.word	0x200000d4
 8001988:	080018f9 	.word	0x080018f9

0800198c <__sfp_lock_acquire>:
 800198c:	4801      	ldr	r0, [pc, #4]	; (8001994 <__sfp_lock_acquire+0x8>)
 800198e:	f000 b9ec 	b.w	8001d6a <__retarget_lock_acquire_recursive>
 8001992:	bf00      	nop
 8001994:	20000215 	.word	0x20000215

08001998 <__sfp_lock_release>:
 8001998:	4801      	ldr	r0, [pc, #4]	; (80019a0 <__sfp_lock_release+0x8>)
 800199a:	f000 b9e7 	b.w	8001d6c <__retarget_lock_release_recursive>
 800199e:	bf00      	nop
 80019a0:	20000215 	.word	0x20000215

080019a4 <__sinit>:
 80019a4:	b510      	push	{r4, lr}
 80019a6:	4604      	mov	r4, r0
 80019a8:	f7ff fff0 	bl	800198c <__sfp_lock_acquire>
 80019ac:	6a23      	ldr	r3, [r4, #32]
 80019ae:	b11b      	cbz	r3, 80019b8 <__sinit+0x14>
 80019b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019b4:	f7ff bff0 	b.w	8001998 <__sfp_lock_release>
 80019b8:	4b04      	ldr	r3, [pc, #16]	; (80019cc <__sinit+0x28>)
 80019ba:	6223      	str	r3, [r4, #32]
 80019bc:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <__sinit+0x2c>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1f5      	bne.n	80019b0 <__sinit+0xc>
 80019c4:	f7ff ffc4 	bl	8001950 <global_stdio_init.part.0>
 80019c8:	e7f2      	b.n	80019b0 <__sinit+0xc>
 80019ca:	bf00      	nop
 80019cc:	08001911 	.word	0x08001911
 80019d0:	2000020c 	.word	0x2000020c

080019d4 <_fwalk_sglue>:
 80019d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019d8:	4607      	mov	r7, r0
 80019da:	4688      	mov	r8, r1
 80019dc:	4614      	mov	r4, r2
 80019de:	2600      	movs	r6, #0
 80019e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80019e4:	f1b9 0901 	subs.w	r9, r9, #1
 80019e8:	d505      	bpl.n	80019f6 <_fwalk_sglue+0x22>
 80019ea:	6824      	ldr	r4, [r4, #0]
 80019ec:	2c00      	cmp	r4, #0
 80019ee:	d1f7      	bne.n	80019e0 <_fwalk_sglue+0xc>
 80019f0:	4630      	mov	r0, r6
 80019f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80019f6:	89ab      	ldrh	r3, [r5, #12]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d907      	bls.n	8001a0c <_fwalk_sglue+0x38>
 80019fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001a00:	3301      	adds	r3, #1
 8001a02:	d003      	beq.n	8001a0c <_fwalk_sglue+0x38>
 8001a04:	4629      	mov	r1, r5
 8001a06:	4638      	mov	r0, r7
 8001a08:	47c0      	blx	r8
 8001a0a:	4306      	orrs	r6, r0
 8001a0c:	3568      	adds	r5, #104	; 0x68
 8001a0e:	e7e9      	b.n	80019e4 <_fwalk_sglue+0x10>

08001a10 <_puts_r>:
 8001a10:	6a03      	ldr	r3, [r0, #32]
 8001a12:	b570      	push	{r4, r5, r6, lr}
 8001a14:	4605      	mov	r5, r0
 8001a16:	460e      	mov	r6, r1
 8001a18:	6884      	ldr	r4, [r0, #8]
 8001a1a:	b90b      	cbnz	r3, 8001a20 <_puts_r+0x10>
 8001a1c:	f7ff ffc2 	bl	80019a4 <__sinit>
 8001a20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001a22:	07db      	lsls	r3, r3, #31
 8001a24:	d405      	bmi.n	8001a32 <_puts_r+0x22>
 8001a26:	89a3      	ldrh	r3, [r4, #12]
 8001a28:	0598      	lsls	r0, r3, #22
 8001a2a:	d402      	bmi.n	8001a32 <_puts_r+0x22>
 8001a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a2e:	f000 f99c 	bl	8001d6a <__retarget_lock_acquire_recursive>
 8001a32:	89a3      	ldrh	r3, [r4, #12]
 8001a34:	0719      	lsls	r1, r3, #28
 8001a36:	d513      	bpl.n	8001a60 <_puts_r+0x50>
 8001a38:	6923      	ldr	r3, [r4, #16]
 8001a3a:	b18b      	cbz	r3, 8001a60 <_puts_r+0x50>
 8001a3c:	3e01      	subs	r6, #1
 8001a3e:	68a3      	ldr	r3, [r4, #8]
 8001a40:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001a44:	3b01      	subs	r3, #1
 8001a46:	60a3      	str	r3, [r4, #8]
 8001a48:	b9e9      	cbnz	r1, 8001a86 <_puts_r+0x76>
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	da2e      	bge.n	8001aac <_puts_r+0x9c>
 8001a4e:	4622      	mov	r2, r4
 8001a50:	210a      	movs	r1, #10
 8001a52:	4628      	mov	r0, r5
 8001a54:	f000 f87b 	bl	8001b4e <__swbuf_r>
 8001a58:	3001      	adds	r0, #1
 8001a5a:	d007      	beq.n	8001a6c <_puts_r+0x5c>
 8001a5c:	250a      	movs	r5, #10
 8001a5e:	e007      	b.n	8001a70 <_puts_r+0x60>
 8001a60:	4621      	mov	r1, r4
 8001a62:	4628      	mov	r0, r5
 8001a64:	f000 f8b0 	bl	8001bc8 <__swsetup_r>
 8001a68:	2800      	cmp	r0, #0
 8001a6a:	d0e7      	beq.n	8001a3c <_puts_r+0x2c>
 8001a6c:	f04f 35ff 	mov.w	r5, #4294967295
 8001a70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001a72:	07da      	lsls	r2, r3, #31
 8001a74:	d405      	bmi.n	8001a82 <_puts_r+0x72>
 8001a76:	89a3      	ldrh	r3, [r4, #12]
 8001a78:	059b      	lsls	r3, r3, #22
 8001a7a:	d402      	bmi.n	8001a82 <_puts_r+0x72>
 8001a7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a7e:	f000 f975 	bl	8001d6c <__retarget_lock_release_recursive>
 8001a82:	4628      	mov	r0, r5
 8001a84:	bd70      	pop	{r4, r5, r6, pc}
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	da04      	bge.n	8001a94 <_puts_r+0x84>
 8001a8a:	69a2      	ldr	r2, [r4, #24]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	dc06      	bgt.n	8001a9e <_puts_r+0x8e>
 8001a90:	290a      	cmp	r1, #10
 8001a92:	d004      	beq.n	8001a9e <_puts_r+0x8e>
 8001a94:	6823      	ldr	r3, [r4, #0]
 8001a96:	1c5a      	adds	r2, r3, #1
 8001a98:	6022      	str	r2, [r4, #0]
 8001a9a:	7019      	strb	r1, [r3, #0]
 8001a9c:	e7cf      	b.n	8001a3e <_puts_r+0x2e>
 8001a9e:	4622      	mov	r2, r4
 8001aa0:	4628      	mov	r0, r5
 8001aa2:	f000 f854 	bl	8001b4e <__swbuf_r>
 8001aa6:	3001      	adds	r0, #1
 8001aa8:	d1c9      	bne.n	8001a3e <_puts_r+0x2e>
 8001aaa:	e7df      	b.n	8001a6c <_puts_r+0x5c>
 8001aac:	250a      	movs	r5, #10
 8001aae:	6823      	ldr	r3, [r4, #0]
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	6022      	str	r2, [r4, #0]
 8001ab4:	701d      	strb	r5, [r3, #0]
 8001ab6:	e7db      	b.n	8001a70 <_puts_r+0x60>

08001ab8 <puts>:
 8001ab8:	4b02      	ldr	r3, [pc, #8]	; (8001ac4 <puts+0xc>)
 8001aba:	4601      	mov	r1, r0
 8001abc:	6818      	ldr	r0, [r3, #0]
 8001abe:	f7ff bfa7 	b.w	8001a10 <_puts_r>
 8001ac2:	bf00      	nop
 8001ac4:	20000064 	.word	0x20000064

08001ac8 <__sread>:
 8001ac8:	b510      	push	{r4, lr}
 8001aca:	460c      	mov	r4, r1
 8001acc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ad0:	f000 f8fc 	bl	8001ccc <_read_r>
 8001ad4:	2800      	cmp	r0, #0
 8001ad6:	bfab      	itete	ge
 8001ad8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001ada:	89a3      	ldrhlt	r3, [r4, #12]
 8001adc:	181b      	addge	r3, r3, r0
 8001ade:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001ae2:	bfac      	ite	ge
 8001ae4:	6563      	strge	r3, [r4, #84]	; 0x54
 8001ae6:	81a3      	strhlt	r3, [r4, #12]
 8001ae8:	bd10      	pop	{r4, pc}

08001aea <__swrite>:
 8001aea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001aee:	461f      	mov	r7, r3
 8001af0:	898b      	ldrh	r3, [r1, #12]
 8001af2:	4605      	mov	r5, r0
 8001af4:	05db      	lsls	r3, r3, #23
 8001af6:	460c      	mov	r4, r1
 8001af8:	4616      	mov	r6, r2
 8001afa:	d505      	bpl.n	8001b08 <__swrite+0x1e>
 8001afc:	2302      	movs	r3, #2
 8001afe:	2200      	movs	r2, #0
 8001b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b04:	f000 f8d0 	bl	8001ca8 <_lseek_r>
 8001b08:	89a3      	ldrh	r3, [r4, #12]
 8001b0a:	4632      	mov	r2, r6
 8001b0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001b10:	81a3      	strh	r3, [r4, #12]
 8001b12:	4628      	mov	r0, r5
 8001b14:	463b      	mov	r3, r7
 8001b16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001b1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001b1e:	f000 b8e7 	b.w	8001cf0 <_write_r>

08001b22 <__sseek>:
 8001b22:	b510      	push	{r4, lr}
 8001b24:	460c      	mov	r4, r1
 8001b26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b2a:	f000 f8bd 	bl	8001ca8 <_lseek_r>
 8001b2e:	1c43      	adds	r3, r0, #1
 8001b30:	89a3      	ldrh	r3, [r4, #12]
 8001b32:	bf15      	itete	ne
 8001b34:	6560      	strne	r0, [r4, #84]	; 0x54
 8001b36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001b3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001b3e:	81a3      	strheq	r3, [r4, #12]
 8001b40:	bf18      	it	ne
 8001b42:	81a3      	strhne	r3, [r4, #12]
 8001b44:	bd10      	pop	{r4, pc}

08001b46 <__sclose>:
 8001b46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001b4a:	f000 b89d 	b.w	8001c88 <_close_r>

08001b4e <__swbuf_r>:
 8001b4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b50:	460e      	mov	r6, r1
 8001b52:	4614      	mov	r4, r2
 8001b54:	4605      	mov	r5, r0
 8001b56:	b118      	cbz	r0, 8001b60 <__swbuf_r+0x12>
 8001b58:	6a03      	ldr	r3, [r0, #32]
 8001b5a:	b90b      	cbnz	r3, 8001b60 <__swbuf_r+0x12>
 8001b5c:	f7ff ff22 	bl	80019a4 <__sinit>
 8001b60:	69a3      	ldr	r3, [r4, #24]
 8001b62:	60a3      	str	r3, [r4, #8]
 8001b64:	89a3      	ldrh	r3, [r4, #12]
 8001b66:	071a      	lsls	r2, r3, #28
 8001b68:	d525      	bpl.n	8001bb6 <__swbuf_r+0x68>
 8001b6a:	6923      	ldr	r3, [r4, #16]
 8001b6c:	b31b      	cbz	r3, 8001bb6 <__swbuf_r+0x68>
 8001b6e:	6823      	ldr	r3, [r4, #0]
 8001b70:	6922      	ldr	r2, [r4, #16]
 8001b72:	b2f6      	uxtb	r6, r6
 8001b74:	1a98      	subs	r0, r3, r2
 8001b76:	6963      	ldr	r3, [r4, #20]
 8001b78:	4637      	mov	r7, r6
 8001b7a:	4283      	cmp	r3, r0
 8001b7c:	dc04      	bgt.n	8001b88 <__swbuf_r+0x3a>
 8001b7e:	4621      	mov	r1, r4
 8001b80:	4628      	mov	r0, r5
 8001b82:	f000 fa6b 	bl	800205c <_fflush_r>
 8001b86:	b9e0      	cbnz	r0, 8001bc2 <__swbuf_r+0x74>
 8001b88:	68a3      	ldr	r3, [r4, #8]
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	60a3      	str	r3, [r4, #8]
 8001b8e:	6823      	ldr	r3, [r4, #0]
 8001b90:	1c5a      	adds	r2, r3, #1
 8001b92:	6022      	str	r2, [r4, #0]
 8001b94:	701e      	strb	r6, [r3, #0]
 8001b96:	6962      	ldr	r2, [r4, #20]
 8001b98:	1c43      	adds	r3, r0, #1
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d004      	beq.n	8001ba8 <__swbuf_r+0x5a>
 8001b9e:	89a3      	ldrh	r3, [r4, #12]
 8001ba0:	07db      	lsls	r3, r3, #31
 8001ba2:	d506      	bpl.n	8001bb2 <__swbuf_r+0x64>
 8001ba4:	2e0a      	cmp	r6, #10
 8001ba6:	d104      	bne.n	8001bb2 <__swbuf_r+0x64>
 8001ba8:	4621      	mov	r1, r4
 8001baa:	4628      	mov	r0, r5
 8001bac:	f000 fa56 	bl	800205c <_fflush_r>
 8001bb0:	b938      	cbnz	r0, 8001bc2 <__swbuf_r+0x74>
 8001bb2:	4638      	mov	r0, r7
 8001bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001bb6:	4621      	mov	r1, r4
 8001bb8:	4628      	mov	r0, r5
 8001bba:	f000 f805 	bl	8001bc8 <__swsetup_r>
 8001bbe:	2800      	cmp	r0, #0
 8001bc0:	d0d5      	beq.n	8001b6e <__swbuf_r+0x20>
 8001bc2:	f04f 37ff 	mov.w	r7, #4294967295
 8001bc6:	e7f4      	b.n	8001bb2 <__swbuf_r+0x64>

08001bc8 <__swsetup_r>:
 8001bc8:	b538      	push	{r3, r4, r5, lr}
 8001bca:	4b2a      	ldr	r3, [pc, #168]	; (8001c74 <__swsetup_r+0xac>)
 8001bcc:	4605      	mov	r5, r0
 8001bce:	6818      	ldr	r0, [r3, #0]
 8001bd0:	460c      	mov	r4, r1
 8001bd2:	b118      	cbz	r0, 8001bdc <__swsetup_r+0x14>
 8001bd4:	6a03      	ldr	r3, [r0, #32]
 8001bd6:	b90b      	cbnz	r3, 8001bdc <__swsetup_r+0x14>
 8001bd8:	f7ff fee4 	bl	80019a4 <__sinit>
 8001bdc:	89a3      	ldrh	r3, [r4, #12]
 8001bde:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001be2:	0718      	lsls	r0, r3, #28
 8001be4:	d422      	bmi.n	8001c2c <__swsetup_r+0x64>
 8001be6:	06d9      	lsls	r1, r3, #27
 8001be8:	d407      	bmi.n	8001bfa <__swsetup_r+0x32>
 8001bea:	2309      	movs	r3, #9
 8001bec:	602b      	str	r3, [r5, #0]
 8001bee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf6:	81a3      	strh	r3, [r4, #12]
 8001bf8:	e034      	b.n	8001c64 <__swsetup_r+0x9c>
 8001bfa:	0758      	lsls	r0, r3, #29
 8001bfc:	d512      	bpl.n	8001c24 <__swsetup_r+0x5c>
 8001bfe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001c00:	b141      	cbz	r1, 8001c14 <__swsetup_r+0x4c>
 8001c02:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001c06:	4299      	cmp	r1, r3
 8001c08:	d002      	beq.n	8001c10 <__swsetup_r+0x48>
 8001c0a:	4628      	mov	r0, r5
 8001c0c:	f000 f8b0 	bl	8001d70 <_free_r>
 8001c10:	2300      	movs	r3, #0
 8001c12:	6363      	str	r3, [r4, #52]	; 0x34
 8001c14:	89a3      	ldrh	r3, [r4, #12]
 8001c16:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001c1a:	81a3      	strh	r3, [r4, #12]
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	6063      	str	r3, [r4, #4]
 8001c20:	6923      	ldr	r3, [r4, #16]
 8001c22:	6023      	str	r3, [r4, #0]
 8001c24:	89a3      	ldrh	r3, [r4, #12]
 8001c26:	f043 0308 	orr.w	r3, r3, #8
 8001c2a:	81a3      	strh	r3, [r4, #12]
 8001c2c:	6923      	ldr	r3, [r4, #16]
 8001c2e:	b94b      	cbnz	r3, 8001c44 <__swsetup_r+0x7c>
 8001c30:	89a3      	ldrh	r3, [r4, #12]
 8001c32:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c3a:	d003      	beq.n	8001c44 <__swsetup_r+0x7c>
 8001c3c:	4621      	mov	r1, r4
 8001c3e:	4628      	mov	r0, r5
 8001c40:	f000 fa59 	bl	80020f6 <__smakebuf_r>
 8001c44:	89a0      	ldrh	r0, [r4, #12]
 8001c46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001c4a:	f010 0301 	ands.w	r3, r0, #1
 8001c4e:	d00a      	beq.n	8001c66 <__swsetup_r+0x9e>
 8001c50:	2300      	movs	r3, #0
 8001c52:	60a3      	str	r3, [r4, #8]
 8001c54:	6963      	ldr	r3, [r4, #20]
 8001c56:	425b      	negs	r3, r3
 8001c58:	61a3      	str	r3, [r4, #24]
 8001c5a:	6923      	ldr	r3, [r4, #16]
 8001c5c:	b943      	cbnz	r3, 8001c70 <__swsetup_r+0xa8>
 8001c5e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001c62:	d1c4      	bne.n	8001bee <__swsetup_r+0x26>
 8001c64:	bd38      	pop	{r3, r4, r5, pc}
 8001c66:	0781      	lsls	r1, r0, #30
 8001c68:	bf58      	it	pl
 8001c6a:	6963      	ldrpl	r3, [r4, #20]
 8001c6c:	60a3      	str	r3, [r4, #8]
 8001c6e:	e7f4      	b.n	8001c5a <__swsetup_r+0x92>
 8001c70:	2000      	movs	r0, #0
 8001c72:	e7f7      	b.n	8001c64 <__swsetup_r+0x9c>
 8001c74:	20000064 	.word	0x20000064

08001c78 <memset>:
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4402      	add	r2, r0
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d100      	bne.n	8001c82 <memset+0xa>
 8001c80:	4770      	bx	lr
 8001c82:	f803 1b01 	strb.w	r1, [r3], #1
 8001c86:	e7f9      	b.n	8001c7c <memset+0x4>

08001c88 <_close_r>:
 8001c88:	b538      	push	{r3, r4, r5, lr}
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	4d05      	ldr	r5, [pc, #20]	; (8001ca4 <_close_r+0x1c>)
 8001c8e:	4604      	mov	r4, r0
 8001c90:	4608      	mov	r0, r1
 8001c92:	602b      	str	r3, [r5, #0]
 8001c94:	f7fe fbce 	bl	8000434 <_close>
 8001c98:	1c43      	adds	r3, r0, #1
 8001c9a:	d102      	bne.n	8001ca2 <_close_r+0x1a>
 8001c9c:	682b      	ldr	r3, [r5, #0]
 8001c9e:	b103      	cbz	r3, 8001ca2 <_close_r+0x1a>
 8001ca0:	6023      	str	r3, [r4, #0]
 8001ca2:	bd38      	pop	{r3, r4, r5, pc}
 8001ca4:	20000210 	.word	0x20000210

08001ca8 <_lseek_r>:
 8001ca8:	b538      	push	{r3, r4, r5, lr}
 8001caa:	4604      	mov	r4, r0
 8001cac:	4608      	mov	r0, r1
 8001cae:	4611      	mov	r1, r2
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	4d05      	ldr	r5, [pc, #20]	; (8001cc8 <_lseek_r+0x20>)
 8001cb4:	602a      	str	r2, [r5, #0]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	f7fe fbe0 	bl	800047c <_lseek>
 8001cbc:	1c43      	adds	r3, r0, #1
 8001cbe:	d102      	bne.n	8001cc6 <_lseek_r+0x1e>
 8001cc0:	682b      	ldr	r3, [r5, #0]
 8001cc2:	b103      	cbz	r3, 8001cc6 <_lseek_r+0x1e>
 8001cc4:	6023      	str	r3, [r4, #0]
 8001cc6:	bd38      	pop	{r3, r4, r5, pc}
 8001cc8:	20000210 	.word	0x20000210

08001ccc <_read_r>:
 8001ccc:	b538      	push	{r3, r4, r5, lr}
 8001cce:	4604      	mov	r4, r0
 8001cd0:	4608      	mov	r0, r1
 8001cd2:	4611      	mov	r1, r2
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	4d05      	ldr	r5, [pc, #20]	; (8001cec <_read_r+0x20>)
 8001cd8:	602a      	str	r2, [r5, #0]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	f7fe fb71 	bl	80003c2 <_read>
 8001ce0:	1c43      	adds	r3, r0, #1
 8001ce2:	d102      	bne.n	8001cea <_read_r+0x1e>
 8001ce4:	682b      	ldr	r3, [r5, #0]
 8001ce6:	b103      	cbz	r3, 8001cea <_read_r+0x1e>
 8001ce8:	6023      	str	r3, [r4, #0]
 8001cea:	bd38      	pop	{r3, r4, r5, pc}
 8001cec:	20000210 	.word	0x20000210

08001cf0 <_write_r>:
 8001cf0:	b538      	push	{r3, r4, r5, lr}
 8001cf2:	4604      	mov	r4, r0
 8001cf4:	4608      	mov	r0, r1
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	4d05      	ldr	r5, [pc, #20]	; (8001d10 <_write_r+0x20>)
 8001cfc:	602a      	str	r2, [r5, #0]
 8001cfe:	461a      	mov	r2, r3
 8001d00:	f7fe fb7c 	bl	80003fc <_write>
 8001d04:	1c43      	adds	r3, r0, #1
 8001d06:	d102      	bne.n	8001d0e <_write_r+0x1e>
 8001d08:	682b      	ldr	r3, [r5, #0]
 8001d0a:	b103      	cbz	r3, 8001d0e <_write_r+0x1e>
 8001d0c:	6023      	str	r3, [r4, #0]
 8001d0e:	bd38      	pop	{r3, r4, r5, pc}
 8001d10:	20000210 	.word	0x20000210

08001d14 <__errno>:
 8001d14:	4b01      	ldr	r3, [pc, #4]	; (8001d1c <__errno+0x8>)
 8001d16:	6818      	ldr	r0, [r3, #0]
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	20000064 	.word	0x20000064

08001d20 <__libc_init_array>:
 8001d20:	b570      	push	{r4, r5, r6, lr}
 8001d22:	2600      	movs	r6, #0
 8001d24:	4d0c      	ldr	r5, [pc, #48]	; (8001d58 <__libc_init_array+0x38>)
 8001d26:	4c0d      	ldr	r4, [pc, #52]	; (8001d5c <__libc_init_array+0x3c>)
 8001d28:	1b64      	subs	r4, r4, r5
 8001d2a:	10a4      	asrs	r4, r4, #2
 8001d2c:	42a6      	cmp	r6, r4
 8001d2e:	d109      	bne.n	8001d44 <__libc_init_array+0x24>
 8001d30:	f000 fa50 	bl	80021d4 <_init>
 8001d34:	2600      	movs	r6, #0
 8001d36:	4d0a      	ldr	r5, [pc, #40]	; (8001d60 <__libc_init_array+0x40>)
 8001d38:	4c0a      	ldr	r4, [pc, #40]	; (8001d64 <__libc_init_array+0x44>)
 8001d3a:	1b64      	subs	r4, r4, r5
 8001d3c:	10a4      	asrs	r4, r4, #2
 8001d3e:	42a6      	cmp	r6, r4
 8001d40:	d105      	bne.n	8001d4e <__libc_init_array+0x2e>
 8001d42:	bd70      	pop	{r4, r5, r6, pc}
 8001d44:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d48:	4798      	blx	r3
 8001d4a:	3601      	adds	r6, #1
 8001d4c:	e7ee      	b.n	8001d2c <__libc_init_array+0xc>
 8001d4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d52:	4798      	blx	r3
 8001d54:	3601      	adds	r6, #1
 8001d56:	e7f2      	b.n	8001d3e <__libc_init_array+0x1e>
 8001d58:	08002220 	.word	0x08002220
 8001d5c:	08002220 	.word	0x08002220
 8001d60:	08002220 	.word	0x08002220
 8001d64:	08002224 	.word	0x08002224

08001d68 <__retarget_lock_init_recursive>:
 8001d68:	4770      	bx	lr

08001d6a <__retarget_lock_acquire_recursive>:
 8001d6a:	4770      	bx	lr

08001d6c <__retarget_lock_release_recursive>:
 8001d6c:	4770      	bx	lr
	...

08001d70 <_free_r>:
 8001d70:	b538      	push	{r3, r4, r5, lr}
 8001d72:	4605      	mov	r5, r0
 8001d74:	2900      	cmp	r1, #0
 8001d76:	d040      	beq.n	8001dfa <_free_r+0x8a>
 8001d78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001d7c:	1f0c      	subs	r4, r1, #4
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	bfb8      	it	lt
 8001d82:	18e4      	addlt	r4, r4, r3
 8001d84:	f000 f8dc 	bl	8001f40 <__malloc_lock>
 8001d88:	4a1c      	ldr	r2, [pc, #112]	; (8001dfc <_free_r+0x8c>)
 8001d8a:	6813      	ldr	r3, [r2, #0]
 8001d8c:	b933      	cbnz	r3, 8001d9c <_free_r+0x2c>
 8001d8e:	6063      	str	r3, [r4, #4]
 8001d90:	6014      	str	r4, [r2, #0]
 8001d92:	4628      	mov	r0, r5
 8001d94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001d98:	f000 b8d8 	b.w	8001f4c <__malloc_unlock>
 8001d9c:	42a3      	cmp	r3, r4
 8001d9e:	d908      	bls.n	8001db2 <_free_r+0x42>
 8001da0:	6820      	ldr	r0, [r4, #0]
 8001da2:	1821      	adds	r1, r4, r0
 8001da4:	428b      	cmp	r3, r1
 8001da6:	bf01      	itttt	eq
 8001da8:	6819      	ldreq	r1, [r3, #0]
 8001daa:	685b      	ldreq	r3, [r3, #4]
 8001dac:	1809      	addeq	r1, r1, r0
 8001dae:	6021      	streq	r1, [r4, #0]
 8001db0:	e7ed      	b.n	8001d8e <_free_r+0x1e>
 8001db2:	461a      	mov	r2, r3
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	b10b      	cbz	r3, 8001dbc <_free_r+0x4c>
 8001db8:	42a3      	cmp	r3, r4
 8001dba:	d9fa      	bls.n	8001db2 <_free_r+0x42>
 8001dbc:	6811      	ldr	r1, [r2, #0]
 8001dbe:	1850      	adds	r0, r2, r1
 8001dc0:	42a0      	cmp	r0, r4
 8001dc2:	d10b      	bne.n	8001ddc <_free_r+0x6c>
 8001dc4:	6820      	ldr	r0, [r4, #0]
 8001dc6:	4401      	add	r1, r0
 8001dc8:	1850      	adds	r0, r2, r1
 8001dca:	4283      	cmp	r3, r0
 8001dcc:	6011      	str	r1, [r2, #0]
 8001dce:	d1e0      	bne.n	8001d92 <_free_r+0x22>
 8001dd0:	6818      	ldr	r0, [r3, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	4408      	add	r0, r1
 8001dd6:	6010      	str	r0, [r2, #0]
 8001dd8:	6053      	str	r3, [r2, #4]
 8001dda:	e7da      	b.n	8001d92 <_free_r+0x22>
 8001ddc:	d902      	bls.n	8001de4 <_free_r+0x74>
 8001dde:	230c      	movs	r3, #12
 8001de0:	602b      	str	r3, [r5, #0]
 8001de2:	e7d6      	b.n	8001d92 <_free_r+0x22>
 8001de4:	6820      	ldr	r0, [r4, #0]
 8001de6:	1821      	adds	r1, r4, r0
 8001de8:	428b      	cmp	r3, r1
 8001dea:	bf01      	itttt	eq
 8001dec:	6819      	ldreq	r1, [r3, #0]
 8001dee:	685b      	ldreq	r3, [r3, #4]
 8001df0:	1809      	addeq	r1, r1, r0
 8001df2:	6021      	streq	r1, [r4, #0]
 8001df4:	6063      	str	r3, [r4, #4]
 8001df6:	6054      	str	r4, [r2, #4]
 8001df8:	e7cb      	b.n	8001d92 <_free_r+0x22>
 8001dfa:	bd38      	pop	{r3, r4, r5, pc}
 8001dfc:	20000218 	.word	0x20000218

08001e00 <sbrk_aligned>:
 8001e00:	b570      	push	{r4, r5, r6, lr}
 8001e02:	4e0e      	ldr	r6, [pc, #56]	; (8001e3c <sbrk_aligned+0x3c>)
 8001e04:	460c      	mov	r4, r1
 8001e06:	6831      	ldr	r1, [r6, #0]
 8001e08:	4605      	mov	r5, r0
 8001e0a:	b911      	cbnz	r1, 8001e12 <sbrk_aligned+0x12>
 8001e0c:	f000 f9d2 	bl	80021b4 <_sbrk_r>
 8001e10:	6030      	str	r0, [r6, #0]
 8001e12:	4621      	mov	r1, r4
 8001e14:	4628      	mov	r0, r5
 8001e16:	f000 f9cd 	bl	80021b4 <_sbrk_r>
 8001e1a:	1c43      	adds	r3, r0, #1
 8001e1c:	d00a      	beq.n	8001e34 <sbrk_aligned+0x34>
 8001e1e:	1cc4      	adds	r4, r0, #3
 8001e20:	f024 0403 	bic.w	r4, r4, #3
 8001e24:	42a0      	cmp	r0, r4
 8001e26:	d007      	beq.n	8001e38 <sbrk_aligned+0x38>
 8001e28:	1a21      	subs	r1, r4, r0
 8001e2a:	4628      	mov	r0, r5
 8001e2c:	f000 f9c2 	bl	80021b4 <_sbrk_r>
 8001e30:	3001      	adds	r0, #1
 8001e32:	d101      	bne.n	8001e38 <sbrk_aligned+0x38>
 8001e34:	f04f 34ff 	mov.w	r4, #4294967295
 8001e38:	4620      	mov	r0, r4
 8001e3a:	bd70      	pop	{r4, r5, r6, pc}
 8001e3c:	2000021c 	.word	0x2000021c

08001e40 <_malloc_r>:
 8001e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e44:	1ccd      	adds	r5, r1, #3
 8001e46:	f025 0503 	bic.w	r5, r5, #3
 8001e4a:	3508      	adds	r5, #8
 8001e4c:	2d0c      	cmp	r5, #12
 8001e4e:	bf38      	it	cc
 8001e50:	250c      	movcc	r5, #12
 8001e52:	2d00      	cmp	r5, #0
 8001e54:	4607      	mov	r7, r0
 8001e56:	db01      	blt.n	8001e5c <_malloc_r+0x1c>
 8001e58:	42a9      	cmp	r1, r5
 8001e5a:	d905      	bls.n	8001e68 <_malloc_r+0x28>
 8001e5c:	230c      	movs	r3, #12
 8001e5e:	2600      	movs	r6, #0
 8001e60:	603b      	str	r3, [r7, #0]
 8001e62:	4630      	mov	r0, r6
 8001e64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001e68:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8001f3c <_malloc_r+0xfc>
 8001e6c:	f000 f868 	bl	8001f40 <__malloc_lock>
 8001e70:	f8d8 3000 	ldr.w	r3, [r8]
 8001e74:	461c      	mov	r4, r3
 8001e76:	bb5c      	cbnz	r4, 8001ed0 <_malloc_r+0x90>
 8001e78:	4629      	mov	r1, r5
 8001e7a:	4638      	mov	r0, r7
 8001e7c:	f7ff ffc0 	bl	8001e00 <sbrk_aligned>
 8001e80:	1c43      	adds	r3, r0, #1
 8001e82:	4604      	mov	r4, r0
 8001e84:	d155      	bne.n	8001f32 <_malloc_r+0xf2>
 8001e86:	f8d8 4000 	ldr.w	r4, [r8]
 8001e8a:	4626      	mov	r6, r4
 8001e8c:	2e00      	cmp	r6, #0
 8001e8e:	d145      	bne.n	8001f1c <_malloc_r+0xdc>
 8001e90:	2c00      	cmp	r4, #0
 8001e92:	d048      	beq.n	8001f26 <_malloc_r+0xe6>
 8001e94:	6823      	ldr	r3, [r4, #0]
 8001e96:	4631      	mov	r1, r6
 8001e98:	4638      	mov	r0, r7
 8001e9a:	eb04 0903 	add.w	r9, r4, r3
 8001e9e:	f000 f989 	bl	80021b4 <_sbrk_r>
 8001ea2:	4581      	cmp	r9, r0
 8001ea4:	d13f      	bne.n	8001f26 <_malloc_r+0xe6>
 8001ea6:	6821      	ldr	r1, [r4, #0]
 8001ea8:	4638      	mov	r0, r7
 8001eaa:	1a6d      	subs	r5, r5, r1
 8001eac:	4629      	mov	r1, r5
 8001eae:	f7ff ffa7 	bl	8001e00 <sbrk_aligned>
 8001eb2:	3001      	adds	r0, #1
 8001eb4:	d037      	beq.n	8001f26 <_malloc_r+0xe6>
 8001eb6:	6823      	ldr	r3, [r4, #0]
 8001eb8:	442b      	add	r3, r5
 8001eba:	6023      	str	r3, [r4, #0]
 8001ebc:	f8d8 3000 	ldr.w	r3, [r8]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d038      	beq.n	8001f36 <_malloc_r+0xf6>
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	42a2      	cmp	r2, r4
 8001ec8:	d12b      	bne.n	8001f22 <_malloc_r+0xe2>
 8001eca:	2200      	movs	r2, #0
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	e00f      	b.n	8001ef0 <_malloc_r+0xb0>
 8001ed0:	6822      	ldr	r2, [r4, #0]
 8001ed2:	1b52      	subs	r2, r2, r5
 8001ed4:	d41f      	bmi.n	8001f16 <_malloc_r+0xd6>
 8001ed6:	2a0b      	cmp	r2, #11
 8001ed8:	d917      	bls.n	8001f0a <_malloc_r+0xca>
 8001eda:	1961      	adds	r1, r4, r5
 8001edc:	42a3      	cmp	r3, r4
 8001ede:	6025      	str	r5, [r4, #0]
 8001ee0:	bf18      	it	ne
 8001ee2:	6059      	strne	r1, [r3, #4]
 8001ee4:	6863      	ldr	r3, [r4, #4]
 8001ee6:	bf08      	it	eq
 8001ee8:	f8c8 1000 	streq.w	r1, [r8]
 8001eec:	5162      	str	r2, [r4, r5]
 8001eee:	604b      	str	r3, [r1, #4]
 8001ef0:	4638      	mov	r0, r7
 8001ef2:	f104 060b 	add.w	r6, r4, #11
 8001ef6:	f000 f829 	bl	8001f4c <__malloc_unlock>
 8001efa:	f026 0607 	bic.w	r6, r6, #7
 8001efe:	1d23      	adds	r3, r4, #4
 8001f00:	1af2      	subs	r2, r6, r3
 8001f02:	d0ae      	beq.n	8001e62 <_malloc_r+0x22>
 8001f04:	1b9b      	subs	r3, r3, r6
 8001f06:	50a3      	str	r3, [r4, r2]
 8001f08:	e7ab      	b.n	8001e62 <_malloc_r+0x22>
 8001f0a:	42a3      	cmp	r3, r4
 8001f0c:	6862      	ldr	r2, [r4, #4]
 8001f0e:	d1dd      	bne.n	8001ecc <_malloc_r+0x8c>
 8001f10:	f8c8 2000 	str.w	r2, [r8]
 8001f14:	e7ec      	b.n	8001ef0 <_malloc_r+0xb0>
 8001f16:	4623      	mov	r3, r4
 8001f18:	6864      	ldr	r4, [r4, #4]
 8001f1a:	e7ac      	b.n	8001e76 <_malloc_r+0x36>
 8001f1c:	4634      	mov	r4, r6
 8001f1e:	6876      	ldr	r6, [r6, #4]
 8001f20:	e7b4      	b.n	8001e8c <_malloc_r+0x4c>
 8001f22:	4613      	mov	r3, r2
 8001f24:	e7cc      	b.n	8001ec0 <_malloc_r+0x80>
 8001f26:	230c      	movs	r3, #12
 8001f28:	4638      	mov	r0, r7
 8001f2a:	603b      	str	r3, [r7, #0]
 8001f2c:	f000 f80e 	bl	8001f4c <__malloc_unlock>
 8001f30:	e797      	b.n	8001e62 <_malloc_r+0x22>
 8001f32:	6025      	str	r5, [r4, #0]
 8001f34:	e7dc      	b.n	8001ef0 <_malloc_r+0xb0>
 8001f36:	605b      	str	r3, [r3, #4]
 8001f38:	deff      	udf	#255	; 0xff
 8001f3a:	bf00      	nop
 8001f3c:	20000218 	.word	0x20000218

08001f40 <__malloc_lock>:
 8001f40:	4801      	ldr	r0, [pc, #4]	; (8001f48 <__malloc_lock+0x8>)
 8001f42:	f7ff bf12 	b.w	8001d6a <__retarget_lock_acquire_recursive>
 8001f46:	bf00      	nop
 8001f48:	20000214 	.word	0x20000214

08001f4c <__malloc_unlock>:
 8001f4c:	4801      	ldr	r0, [pc, #4]	; (8001f54 <__malloc_unlock+0x8>)
 8001f4e:	f7ff bf0d 	b.w	8001d6c <__retarget_lock_release_recursive>
 8001f52:	bf00      	nop
 8001f54:	20000214 	.word	0x20000214

08001f58 <__sflush_r>:
 8001f58:	898a      	ldrh	r2, [r1, #12]
 8001f5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f5c:	4605      	mov	r5, r0
 8001f5e:	0710      	lsls	r0, r2, #28
 8001f60:	460c      	mov	r4, r1
 8001f62:	d457      	bmi.n	8002014 <__sflush_r+0xbc>
 8001f64:	684b      	ldr	r3, [r1, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	dc04      	bgt.n	8001f74 <__sflush_r+0x1c>
 8001f6a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	dc01      	bgt.n	8001f74 <__sflush_r+0x1c>
 8001f70:	2000      	movs	r0, #0
 8001f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001f76:	2e00      	cmp	r6, #0
 8001f78:	d0fa      	beq.n	8001f70 <__sflush_r+0x18>
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001f80:	682f      	ldr	r7, [r5, #0]
 8001f82:	6a21      	ldr	r1, [r4, #32]
 8001f84:	602b      	str	r3, [r5, #0]
 8001f86:	d032      	beq.n	8001fee <__sflush_r+0x96>
 8001f88:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001f8a:	89a3      	ldrh	r3, [r4, #12]
 8001f8c:	075a      	lsls	r2, r3, #29
 8001f8e:	d505      	bpl.n	8001f9c <__sflush_r+0x44>
 8001f90:	6863      	ldr	r3, [r4, #4]
 8001f92:	1ac0      	subs	r0, r0, r3
 8001f94:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001f96:	b10b      	cbz	r3, 8001f9c <__sflush_r+0x44>
 8001f98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f9a:	1ac0      	subs	r0, r0, r3
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001fa2:	4628      	mov	r0, r5
 8001fa4:	6a21      	ldr	r1, [r4, #32]
 8001fa6:	47b0      	blx	r6
 8001fa8:	1c43      	adds	r3, r0, #1
 8001faa:	89a3      	ldrh	r3, [r4, #12]
 8001fac:	d106      	bne.n	8001fbc <__sflush_r+0x64>
 8001fae:	6829      	ldr	r1, [r5, #0]
 8001fb0:	291d      	cmp	r1, #29
 8001fb2:	d82b      	bhi.n	800200c <__sflush_r+0xb4>
 8001fb4:	4a28      	ldr	r2, [pc, #160]	; (8002058 <__sflush_r+0x100>)
 8001fb6:	410a      	asrs	r2, r1
 8001fb8:	07d6      	lsls	r6, r2, #31
 8001fba:	d427      	bmi.n	800200c <__sflush_r+0xb4>
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	6062      	str	r2, [r4, #4]
 8001fc0:	6922      	ldr	r2, [r4, #16]
 8001fc2:	04d9      	lsls	r1, r3, #19
 8001fc4:	6022      	str	r2, [r4, #0]
 8001fc6:	d504      	bpl.n	8001fd2 <__sflush_r+0x7a>
 8001fc8:	1c42      	adds	r2, r0, #1
 8001fca:	d101      	bne.n	8001fd0 <__sflush_r+0x78>
 8001fcc:	682b      	ldr	r3, [r5, #0]
 8001fce:	b903      	cbnz	r3, 8001fd2 <__sflush_r+0x7a>
 8001fd0:	6560      	str	r0, [r4, #84]	; 0x54
 8001fd2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001fd4:	602f      	str	r7, [r5, #0]
 8001fd6:	2900      	cmp	r1, #0
 8001fd8:	d0ca      	beq.n	8001f70 <__sflush_r+0x18>
 8001fda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001fde:	4299      	cmp	r1, r3
 8001fe0:	d002      	beq.n	8001fe8 <__sflush_r+0x90>
 8001fe2:	4628      	mov	r0, r5
 8001fe4:	f7ff fec4 	bl	8001d70 <_free_r>
 8001fe8:	2000      	movs	r0, #0
 8001fea:	6360      	str	r0, [r4, #52]	; 0x34
 8001fec:	e7c1      	b.n	8001f72 <__sflush_r+0x1a>
 8001fee:	2301      	movs	r3, #1
 8001ff0:	4628      	mov	r0, r5
 8001ff2:	47b0      	blx	r6
 8001ff4:	1c41      	adds	r1, r0, #1
 8001ff6:	d1c8      	bne.n	8001f8a <__sflush_r+0x32>
 8001ff8:	682b      	ldr	r3, [r5, #0]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d0c5      	beq.n	8001f8a <__sflush_r+0x32>
 8001ffe:	2b1d      	cmp	r3, #29
 8002000:	d001      	beq.n	8002006 <__sflush_r+0xae>
 8002002:	2b16      	cmp	r3, #22
 8002004:	d101      	bne.n	800200a <__sflush_r+0xb2>
 8002006:	602f      	str	r7, [r5, #0]
 8002008:	e7b2      	b.n	8001f70 <__sflush_r+0x18>
 800200a:	89a3      	ldrh	r3, [r4, #12]
 800200c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002010:	81a3      	strh	r3, [r4, #12]
 8002012:	e7ae      	b.n	8001f72 <__sflush_r+0x1a>
 8002014:	690f      	ldr	r7, [r1, #16]
 8002016:	2f00      	cmp	r7, #0
 8002018:	d0aa      	beq.n	8001f70 <__sflush_r+0x18>
 800201a:	0793      	lsls	r3, r2, #30
 800201c:	bf18      	it	ne
 800201e:	2300      	movne	r3, #0
 8002020:	680e      	ldr	r6, [r1, #0]
 8002022:	bf08      	it	eq
 8002024:	694b      	ldreq	r3, [r1, #20]
 8002026:	1bf6      	subs	r6, r6, r7
 8002028:	600f      	str	r7, [r1, #0]
 800202a:	608b      	str	r3, [r1, #8]
 800202c:	2e00      	cmp	r6, #0
 800202e:	dd9f      	ble.n	8001f70 <__sflush_r+0x18>
 8002030:	4633      	mov	r3, r6
 8002032:	463a      	mov	r2, r7
 8002034:	4628      	mov	r0, r5
 8002036:	6a21      	ldr	r1, [r4, #32]
 8002038:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800203c:	47e0      	blx	ip
 800203e:	2800      	cmp	r0, #0
 8002040:	dc06      	bgt.n	8002050 <__sflush_r+0xf8>
 8002042:	89a3      	ldrh	r3, [r4, #12]
 8002044:	f04f 30ff 	mov.w	r0, #4294967295
 8002048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800204c:	81a3      	strh	r3, [r4, #12]
 800204e:	e790      	b.n	8001f72 <__sflush_r+0x1a>
 8002050:	4407      	add	r7, r0
 8002052:	1a36      	subs	r6, r6, r0
 8002054:	e7ea      	b.n	800202c <__sflush_r+0xd4>
 8002056:	bf00      	nop
 8002058:	dfbffffe 	.word	0xdfbffffe

0800205c <_fflush_r>:
 800205c:	b538      	push	{r3, r4, r5, lr}
 800205e:	690b      	ldr	r3, [r1, #16]
 8002060:	4605      	mov	r5, r0
 8002062:	460c      	mov	r4, r1
 8002064:	b913      	cbnz	r3, 800206c <_fflush_r+0x10>
 8002066:	2500      	movs	r5, #0
 8002068:	4628      	mov	r0, r5
 800206a:	bd38      	pop	{r3, r4, r5, pc}
 800206c:	b118      	cbz	r0, 8002076 <_fflush_r+0x1a>
 800206e:	6a03      	ldr	r3, [r0, #32]
 8002070:	b90b      	cbnz	r3, 8002076 <_fflush_r+0x1a>
 8002072:	f7ff fc97 	bl	80019a4 <__sinit>
 8002076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d0f3      	beq.n	8002066 <_fflush_r+0xa>
 800207e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002080:	07d0      	lsls	r0, r2, #31
 8002082:	d404      	bmi.n	800208e <_fflush_r+0x32>
 8002084:	0599      	lsls	r1, r3, #22
 8002086:	d402      	bmi.n	800208e <_fflush_r+0x32>
 8002088:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800208a:	f7ff fe6e 	bl	8001d6a <__retarget_lock_acquire_recursive>
 800208e:	4628      	mov	r0, r5
 8002090:	4621      	mov	r1, r4
 8002092:	f7ff ff61 	bl	8001f58 <__sflush_r>
 8002096:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002098:	4605      	mov	r5, r0
 800209a:	07da      	lsls	r2, r3, #31
 800209c:	d4e4      	bmi.n	8002068 <_fflush_r+0xc>
 800209e:	89a3      	ldrh	r3, [r4, #12]
 80020a0:	059b      	lsls	r3, r3, #22
 80020a2:	d4e1      	bmi.n	8002068 <_fflush_r+0xc>
 80020a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80020a6:	f7ff fe61 	bl	8001d6c <__retarget_lock_release_recursive>
 80020aa:	e7dd      	b.n	8002068 <_fflush_r+0xc>

080020ac <__swhatbuf_r>:
 80020ac:	b570      	push	{r4, r5, r6, lr}
 80020ae:	460c      	mov	r4, r1
 80020b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020b4:	4615      	mov	r5, r2
 80020b6:	2900      	cmp	r1, #0
 80020b8:	461e      	mov	r6, r3
 80020ba:	b096      	sub	sp, #88	; 0x58
 80020bc:	da0c      	bge.n	80020d8 <__swhatbuf_r+0x2c>
 80020be:	89a3      	ldrh	r3, [r4, #12]
 80020c0:	2100      	movs	r1, #0
 80020c2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80020c6:	bf0c      	ite	eq
 80020c8:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80020cc:	2340      	movne	r3, #64	; 0x40
 80020ce:	2000      	movs	r0, #0
 80020d0:	6031      	str	r1, [r6, #0]
 80020d2:	602b      	str	r3, [r5, #0]
 80020d4:	b016      	add	sp, #88	; 0x58
 80020d6:	bd70      	pop	{r4, r5, r6, pc}
 80020d8:	466a      	mov	r2, sp
 80020da:	f000 f849 	bl	8002170 <_fstat_r>
 80020de:	2800      	cmp	r0, #0
 80020e0:	dbed      	blt.n	80020be <__swhatbuf_r+0x12>
 80020e2:	9901      	ldr	r1, [sp, #4]
 80020e4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80020e8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80020ec:	4259      	negs	r1, r3
 80020ee:	4159      	adcs	r1, r3
 80020f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020f4:	e7eb      	b.n	80020ce <__swhatbuf_r+0x22>

080020f6 <__smakebuf_r>:
 80020f6:	898b      	ldrh	r3, [r1, #12]
 80020f8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80020fa:	079d      	lsls	r5, r3, #30
 80020fc:	4606      	mov	r6, r0
 80020fe:	460c      	mov	r4, r1
 8002100:	d507      	bpl.n	8002112 <__smakebuf_r+0x1c>
 8002102:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002106:	6023      	str	r3, [r4, #0]
 8002108:	6123      	str	r3, [r4, #16]
 800210a:	2301      	movs	r3, #1
 800210c:	6163      	str	r3, [r4, #20]
 800210e:	b002      	add	sp, #8
 8002110:	bd70      	pop	{r4, r5, r6, pc}
 8002112:	466a      	mov	r2, sp
 8002114:	ab01      	add	r3, sp, #4
 8002116:	f7ff ffc9 	bl	80020ac <__swhatbuf_r>
 800211a:	9900      	ldr	r1, [sp, #0]
 800211c:	4605      	mov	r5, r0
 800211e:	4630      	mov	r0, r6
 8002120:	f7ff fe8e 	bl	8001e40 <_malloc_r>
 8002124:	b948      	cbnz	r0, 800213a <__smakebuf_r+0x44>
 8002126:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800212a:	059a      	lsls	r2, r3, #22
 800212c:	d4ef      	bmi.n	800210e <__smakebuf_r+0x18>
 800212e:	f023 0303 	bic.w	r3, r3, #3
 8002132:	f043 0302 	orr.w	r3, r3, #2
 8002136:	81a3      	strh	r3, [r4, #12]
 8002138:	e7e3      	b.n	8002102 <__smakebuf_r+0xc>
 800213a:	89a3      	ldrh	r3, [r4, #12]
 800213c:	6020      	str	r0, [r4, #0]
 800213e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002142:	81a3      	strh	r3, [r4, #12]
 8002144:	9b00      	ldr	r3, [sp, #0]
 8002146:	6120      	str	r0, [r4, #16]
 8002148:	6163      	str	r3, [r4, #20]
 800214a:	9b01      	ldr	r3, [sp, #4]
 800214c:	b15b      	cbz	r3, 8002166 <__smakebuf_r+0x70>
 800214e:	4630      	mov	r0, r6
 8002150:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002154:	f000 f81e 	bl	8002194 <_isatty_r>
 8002158:	b128      	cbz	r0, 8002166 <__smakebuf_r+0x70>
 800215a:	89a3      	ldrh	r3, [r4, #12]
 800215c:	f023 0303 	bic.w	r3, r3, #3
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	81a3      	strh	r3, [r4, #12]
 8002166:	89a3      	ldrh	r3, [r4, #12]
 8002168:	431d      	orrs	r5, r3
 800216a:	81a5      	strh	r5, [r4, #12]
 800216c:	e7cf      	b.n	800210e <__smakebuf_r+0x18>
	...

08002170 <_fstat_r>:
 8002170:	b538      	push	{r3, r4, r5, lr}
 8002172:	2300      	movs	r3, #0
 8002174:	4d06      	ldr	r5, [pc, #24]	; (8002190 <_fstat_r+0x20>)
 8002176:	4604      	mov	r4, r0
 8002178:	4608      	mov	r0, r1
 800217a:	4611      	mov	r1, r2
 800217c:	602b      	str	r3, [r5, #0]
 800217e:	f7fe f964 	bl	800044a <_fstat>
 8002182:	1c43      	adds	r3, r0, #1
 8002184:	d102      	bne.n	800218c <_fstat_r+0x1c>
 8002186:	682b      	ldr	r3, [r5, #0]
 8002188:	b103      	cbz	r3, 800218c <_fstat_r+0x1c>
 800218a:	6023      	str	r3, [r4, #0]
 800218c:	bd38      	pop	{r3, r4, r5, pc}
 800218e:	bf00      	nop
 8002190:	20000210 	.word	0x20000210

08002194 <_isatty_r>:
 8002194:	b538      	push	{r3, r4, r5, lr}
 8002196:	2300      	movs	r3, #0
 8002198:	4d05      	ldr	r5, [pc, #20]	; (80021b0 <_isatty_r+0x1c>)
 800219a:	4604      	mov	r4, r0
 800219c:	4608      	mov	r0, r1
 800219e:	602b      	str	r3, [r5, #0]
 80021a0:	f7fe f962 	bl	8000468 <_isatty>
 80021a4:	1c43      	adds	r3, r0, #1
 80021a6:	d102      	bne.n	80021ae <_isatty_r+0x1a>
 80021a8:	682b      	ldr	r3, [r5, #0]
 80021aa:	b103      	cbz	r3, 80021ae <_isatty_r+0x1a>
 80021ac:	6023      	str	r3, [r4, #0]
 80021ae:	bd38      	pop	{r3, r4, r5, pc}
 80021b0:	20000210 	.word	0x20000210

080021b4 <_sbrk_r>:
 80021b4:	b538      	push	{r3, r4, r5, lr}
 80021b6:	2300      	movs	r3, #0
 80021b8:	4d05      	ldr	r5, [pc, #20]	; (80021d0 <_sbrk_r+0x1c>)
 80021ba:	4604      	mov	r4, r0
 80021bc:	4608      	mov	r0, r1
 80021be:	602b      	str	r3, [r5, #0]
 80021c0:	f7fe f968 	bl	8000494 <_sbrk>
 80021c4:	1c43      	adds	r3, r0, #1
 80021c6:	d102      	bne.n	80021ce <_sbrk_r+0x1a>
 80021c8:	682b      	ldr	r3, [r5, #0]
 80021ca:	b103      	cbz	r3, 80021ce <_sbrk_r+0x1a>
 80021cc:	6023      	str	r3, [r4, #0]
 80021ce:	bd38      	pop	{r3, r4, r5, pc}
 80021d0:	20000210 	.word	0x20000210

080021d4 <_init>:
 80021d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021d6:	bf00      	nop
 80021d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021da:	bc08      	pop	{r3}
 80021dc:	469e      	mov	lr, r3
 80021de:	4770      	bx	lr

080021e0 <_fini>:
 80021e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021e2:	bf00      	nop
 80021e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021e6:	bc08      	pop	{r3}
 80021e8:	469e      	mov	lr, r3
 80021ea:	4770      	bx	lr
