synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed Apr 27 05:11:20 2022


Command Line:  synthesis -f REU_impl1_lattice.synproj -gui -msgset C:/Users/garre/Repos/GW4302/cpld/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-640HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-640HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = REU.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/garre/Repos/GW4302/cpld (searchpath added)
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/garre/Repos/GW4302/cpld/impl1 (searchpath added)
-p C:/Users/garre/Repos/GW4302/cpld (searchpath added)
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/RAM.v
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/Reg.v
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/DMASeq.v
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/Glue.v
Verilog design file = C:/Users/garre/Repos/GW4302/cpld/REU.v
NGD file = REU_impl1.ngd
-sdc option: SDC file input is C:/Users/garre/Repos/GW4302/cpld/REU.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/ram.v. VERI-1482
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/reg.v. VERI-1482
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/dmaseq.v. VERI-1482
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/glue.v. VERI-1482
Analyzing Verilog file c:/users/garre/repos/gw4302/cpld/reu.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): REU
INFO - synthesis: c:/users/garre/repos/gw4302/cpld/reu.v(1): compiling module REU. VERI-1018
INFO - synthesis: c:/users/garre/repos/gw4302/cpld/reg.v(1): compiling module REUReg. VERI-1018
INFO - synthesis: c:/users/garre/repos/gw4302/cpld/ram.v(1): compiling module RAM. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1601): compiling module ODDRXE. VERI-1018
INFO - synthesis: c:/users/garre/repos/gw4302/cpld/dmaseq.v(1): compiling module DMASeq. VERI-1018
INFO - synthesis: c:/users/garre/repos/gw4302/cpld/glue.v(1): compiling module Glue. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = REU.
WARNING - synthesis: Bit 0 of Register \ram/RA is stuck at Zero



GSR will not be inferred because no asynchronous signal was found in the netlist.
Writing LPF file REU_impl1.lpf.
Results of NGD DRC are available in REU_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file REU_impl1.ngd.

################### Begin Area Report (REU)######################
Number of register bits => 184 of 877 (20 % )
BB => 32
CCU2D => 33
FD1P3AX => 44
FD1P3IX => 39
FD1P3JX => 16
FD1S3AX => 29
FD1S3IX => 52
FD1S3JX => 4
GSR => 1
IB => 6
INV => 2
L6MUX21 => 3
LUT4 => 300
OB => 31
ODDRXE => 1
PFUMX => 20
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : C8M_c, loads : 43
  Net : PHI2_c, loads : 4
Clock Enable Nets
Number of Clock Enables: 21
Top 10 highest fanout Clock Enables:
  Net : ram/S_2, loads : 20
  Net : reureg/PHI2_N_548_enable_56, loads : 9
  Net : reureg/PHI2_N_548_enable_24, loads : 8
  Net : reureg/PHI2_N_548_enable_53, loads : 8
  Net : reureg/PHI2_N_548_enable_75, loads : 8
  Net : reureg/PHI2_N_548_enable_77, loads : 8
  Net : reureg/PHI2_N_548_enable_72, loads : 8
  Net : reureg/PHI2_N_548_enable_71, loads : 8
  Net : reureg/PHI2_N_548_enable_85, loads : 8
  Net : reureg/PHI2_N_548_enable_82, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : PHI2_N_548, loads : 141
  Net : dmaseq/n3811, loads : 49
  Net : A_out_0, loads : 47
  Net : dmaseq/DMA, loads : 39
  Net : A_out_1, loads : 37
  Net : dmaseq/RegReset, loads : 35
  Net : A_out_3, loads : 28
  Net : ram/S_0, loads : 27
  Net : dmaseq/n3559, loads : 21
  Net : dmaseq/n3810, loads : 21
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 976.000000         |             |             |
-waveform { 0.000000 488.000000 } -name |             |             |
PHI2 [ get_ports { PHI2 } ]             |    1.024 MHz|   51.419 MHz|    13  
                                        |             |             |
create_clock -period 122.000000         |             |             |
-waveform { 0.000000 61.000000 } -name  |             |             |
C8M [ get_ports { C8M } ]               |    8.196 MHz|  100.261 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 61.988  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.797  secs
--------------------------------------------------------------
