// AUM SHREE GANESHAAYA NAMAH||
// Experiment_1 - Design basic NAND, NOR, NOT (CMOS directly compatible) (>=2 inputs)
// Experimetn_2 - Design AND, OR, XOR, XNOR ann Full_adder  (>=2 inputs)
// Experiment_3 - Other combinational logic you may think of
// Experoment_4 - Sequential design: Clock (varying duty cycle), JKFF, DFF, TFF with reset button
// Experiment_5 - Full addition using no/busses, ripple_carry_adder (no complex algo), then search for a complex algo to add
// Experiment_6 - Subtraction made possible using addition itself
// Experiment_7 - Multiplexer, encoder, decoder (rigorous analysis).
// Experiment_8 - Multiplier / Divider.


// Do learn and test syntaxes by yourself.