
IO_Tile_1_17

 (0 0)  (41 272)  (41 272)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (17 2)  (23 275)  (23 275)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (41 274)  (41 274)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (23 274)  (23 274)  IOB_0 IO Functioning bit
 (2 6)  (44 279)  (44 279)  IO control bit: IOUP_REN_0

 (16 9)  (22 281)  (22 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (23 281)  (23 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 11)  (41 282)  (41 282)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (2 1)  (98 273)  (98 273)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (17 1)  (77 273)  (77 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (77 275)  (77 275)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (77 274)  (77 274)  IOB_0 IO Functioning bit
 (2 6)  (98 279)  (98 279)  IO control bit: IOUP_REN_0

 (1 8)  (97 280)  (97 280)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (16 9)  (76 281)  (76 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (13 0)  (161 272)  (161 272)  routing T_3_17.span4_horz_r_0 <X> T_3_17.span4_vert_1
 (14 0)  (162 272)  (162 272)  routing T_3_17.span4_horz_r_0 <X> T_3_17.span4_vert_1
 (1 1)  (151 273)  (151 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_8
 (2 1)  (152 273)  (152 273)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (0 3)  (149 274)  (149 274)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (131 274)  (131 274)  IOB_0 IO Functioning bit
 (2 6)  (152 279)  (152 279)  IO control bit: IOUP_REN_0

 (1 8)  (151 280)  (151 280)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (1 9)  (151 281)  (151 281)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (2 11)  (152 282)  (152 282)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_14
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (0 1)  (191 273)  (191 273)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_0
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (0 2)  (191 275)  (191 275)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (0 3)  (191 274)  (191 274)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (0 9)  (191 281)  (191 281)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (1 9)  (193 281)  (193 281)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (2 9)  (194 281)  (194 281)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (17 9)  (173 281)  (173 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (4 2)  (238 275)  (238 275)  routing T_5_17.span4_vert_10 <X> T_5_17.lc_trk_g0_2
 (4 3)  (238 274)  (238 274)  routing T_5_17.span4_vert_10 <X> T_5_17.lc_trk_g0_2
 (6 3)  (240 274)  (240 274)  routing T_5_17.span4_vert_10 <X> T_5_17.lc_trk_g0_2
 (7 3)  (241 274)  (241 274)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (12 5)  (256 277)  (256 277)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (5 9)  (239 281)  (239 281)  routing T_5_17.span4_vert_16 <X> T_5_17.lc_trk_g1_0
 (6 9)  (240 281)  (240 281)  routing T_5_17.span4_vert_16 <X> T_5_17.lc_trk_g1_0
 (7 9)  (241 281)  (241 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (12 10)  (256 283)  (256 283)  routing T_5_17.lc_trk_g1_0 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit


IO_Tile_6_17

 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit


IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_1_16

 (6 0)  (24 256)  (24 256)  routing T_1_16.sp4_v_t_44 <X> T_1_16.sp4_v_b_0
 (5 1)  (23 257)  (23 257)  routing T_1_16.sp4_v_t_44 <X> T_1_16.sp4_v_b_0
 (11 8)  (29 264)  (29 264)  routing T_1_16.sp4_v_t_40 <X> T_1_16.sp4_v_b_8
 (12 9)  (30 265)  (30 265)  routing T_1_16.sp4_v_t_40 <X> T_1_16.sp4_v_b_8


RAM_Tile_3_16

 (11 8)  (137 264)  (137 264)  routing T_3_16.sp4_v_t_40 <X> T_3_16.sp4_v_b_8
 (12 9)  (138 265)  (138 265)  routing T_3_16.sp4_v_t_40 <X> T_3_16.sp4_v_b_8


LogicTile_4_16

 (9 1)  (177 257)  (177 257)  routing T_4_16.sp4_v_t_40 <X> T_4_16.sp4_v_b_1
 (10 1)  (178 257)  (178 257)  routing T_4_16.sp4_v_t_40 <X> T_4_16.sp4_v_b_1
 (4 12)  (172 268)  (172 268)  routing T_4_16.sp4_v_t_36 <X> T_4_16.sp4_v_b_9
 (6 12)  (174 268)  (174 268)  routing T_4_16.sp4_v_t_36 <X> T_4_16.sp4_v_b_9


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_2_15

 (9 5)  (81 245)  (81 245)  routing T_2_15.sp4_v_t_41 <X> T_2_15.sp4_v_b_4
 (11 12)  (83 252)  (83 252)  routing T_2_15.sp4_v_t_45 <X> T_2_15.sp4_v_b_11
 (12 13)  (84 253)  (84 253)  routing T_2_15.sp4_v_t_45 <X> T_2_15.sp4_v_b_11


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control

 (8 9)  (134 249)  (134 249)  routing T_3_15.sp4_v_t_41 <X> T_3_15.sp4_v_b_7
 (10 9)  (136 249)  (136 249)  routing T_3_15.sp4_v_t_41 <X> T_3_15.sp4_v_b_7
 (11 12)  (137 252)  (137 252)  routing T_3_15.sp4_v_t_45 <X> T_3_15.sp4_v_b_11
 (12 13)  (138 253)  (138 253)  routing T_3_15.sp4_v_t_45 <X> T_3_15.sp4_v_b_11


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (1 0)  (16 224)  (16 224)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (2 1)  (15 225)  (15 225)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 227)  (0 227)  IOB_0 IO Functioning bit
 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (1 9)  (16 233)  (16 233)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_12
 (0 11)  (17 235)  (17 235)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit


LogicTile_1_14

 (32 0)  (50 224)  (50 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 224)  (54 224)  LC_0 Logic Functioning bit
 (37 0)  (55 224)  (55 224)  LC_0 Logic Functioning bit
 (38 0)  (56 224)  (56 224)  LC_0 Logic Functioning bit
 (39 0)  (57 224)  (57 224)  LC_0 Logic Functioning bit
 (36 1)  (54 225)  (54 225)  LC_0 Logic Functioning bit
 (37 1)  (55 225)  (55 225)  LC_0 Logic Functioning bit
 (38 1)  (56 225)  (56 225)  LC_0 Logic Functioning bit
 (39 1)  (57 225)  (57 225)  LC_0 Logic Functioning bit
 (46 1)  (64 225)  (64 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (66 225)  (66 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (67 225)  (67 225)  Carry_In_Mux bit 

 (4 4)  (22 228)  (22 228)  routing T_1_14.sp4_h_l_44 <X> T_1_14.sp4_v_b_3
 (6 4)  (24 228)  (24 228)  routing T_1_14.sp4_h_l_44 <X> T_1_14.sp4_v_b_3
 (13 4)  (31 228)  (31 228)  routing T_1_14.sp4_v_t_40 <X> T_1_14.sp4_v_b_5
 (5 5)  (23 229)  (23 229)  routing T_1_14.sp4_h_l_44 <X> T_1_14.sp4_v_b_3
 (19 6)  (37 230)  (37 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_2_14

 (4 0)  (76 224)  (76 224)  routing T_2_14.sp4_h_l_37 <X> T_2_14.sp4_v_b_0
 (5 1)  (77 225)  (77 225)  routing T_2_14.sp4_h_l_37 <X> T_2_14.sp4_v_b_0
 (13 8)  (85 232)  (85 232)  routing T_2_14.sp4_h_l_45 <X> T_2_14.sp4_v_b_8
 (12 9)  (84 233)  (84 233)  routing T_2_14.sp4_h_l_45 <X> T_2_14.sp4_v_b_8


RAM_Tile_3_14

 (8 1)  (134 225)  (134 225)  routing T_3_14.sp4_h_l_36 <X> T_3_14.sp4_v_b_1
 (9 1)  (135 225)  (135 225)  routing T_3_14.sp4_h_l_36 <X> T_3_14.sp4_v_b_1
 (8 9)  (134 233)  (134 233)  routing T_3_14.sp4_h_l_36 <X> T_3_14.sp4_v_b_7
 (9 9)  (135 233)  (135 233)  routing T_3_14.sp4_h_l_36 <X> T_3_14.sp4_v_b_7
 (10 9)  (136 233)  (136 233)  routing T_3_14.sp4_h_l_36 <X> T_3_14.sp4_v_b_7
 (4 12)  (130 236)  (130 236)  routing T_3_14.sp4_v_t_36 <X> T_3_14.sp4_v_b_9
 (6 12)  (132 236)  (132 236)  routing T_3_14.sp4_v_t_36 <X> T_3_14.sp4_v_b_9


LogicTile_4_14

 (4 12)  (172 236)  (172 236)  routing T_4_14.sp4_v_t_36 <X> T_4_14.sp4_v_b_9
 (6 12)  (174 236)  (174 236)  routing T_4_14.sp4_v_t_36 <X> T_4_14.sp4_v_b_9


LogicTile_5_14

 (11 6)  (233 230)  (233 230)  routing T_5_14.sp4_h_l_37 <X> T_5_14.sp4_v_t_40


IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (2 1)  (15 209)  (15 209)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (14 6)  (3 214)  (3 214)  routing T_0_13.span4_vert_t_14 <X> T_0_13.span4_horz_13
 (11 7)  (6 215)  (6 215)  routing T_0_13.span4_vert_t_14 <X> T_0_13.span4_horz_37
 (0 8)  (17 216)  (17 216)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (1 8)  (16 216)  (16 216)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit


LogicTile_1_13

 (14 0)  (32 208)  (32 208)  routing T_1_13.lft_op_0 <X> T_1_13.lc_trk_g0_0
 (15 0)  (33 208)  (33 208)  routing T_1_13.sp4_h_l_4 <X> T_1_13.lc_trk_g0_1
 (16 0)  (34 208)  (34 208)  routing T_1_13.sp4_h_l_4 <X> T_1_13.lc_trk_g0_1
 (17 0)  (35 208)  (35 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (36 208)  (36 208)  routing T_1_13.sp4_h_l_4 <X> T_1_13.lc_trk_g0_1
 (25 0)  (43 208)  (43 208)  routing T_1_13.wire_logic_cluster/lc_2/out <X> T_1_13.lc_trk_g0_2
 (27 0)  (45 208)  (45 208)  routing T_1_13.lc_trk_g1_0 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 208)  (47 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (55 208)  (55 208)  LC_0 Logic Functioning bit
 (39 0)  (57 208)  (57 208)  LC_0 Logic Functioning bit
 (40 0)  (58 208)  (58 208)  LC_0 Logic Functioning bit
 (42 0)  (60 208)  (60 208)  LC_0 Logic Functioning bit
 (44 0)  (62 208)  (62 208)  LC_0 Logic Functioning bit
 (15 1)  (33 209)  (33 209)  routing T_1_13.lft_op_0 <X> T_1_13.lc_trk_g0_0
 (17 1)  (35 209)  (35 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (36 209)  (36 209)  routing T_1_13.sp4_h_l_4 <X> T_1_13.lc_trk_g0_1
 (22 1)  (40 209)  (40 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (44 209)  (44 209)  routing T_1_13.lc_trk_g2_2 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 209)  (46 209)  routing T_1_13.lc_trk_g2_2 <X> T_1_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 209)  (47 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 209)  (50 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 209)  (52 209)  routing T_1_13.lc_trk_g1_1 <X> T_1_13.input_2_0
 (36 1)  (54 209)  (54 209)  LC_0 Logic Functioning bit
 (38 1)  (56 209)  (56 209)  LC_0 Logic Functioning bit
 (41 1)  (59 209)  (59 209)  LC_0 Logic Functioning bit
 (43 1)  (61 209)  (61 209)  LC_0 Logic Functioning bit
 (15 2)  (33 210)  (33 210)  routing T_1_13.sp4_h_r_13 <X> T_1_13.lc_trk_g0_5
 (16 2)  (34 210)  (34 210)  routing T_1_13.sp4_h_r_13 <X> T_1_13.lc_trk_g0_5
 (17 2)  (35 210)  (35 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (36 210)  (36 210)  routing T_1_13.sp4_h_r_13 <X> T_1_13.lc_trk_g0_5
 (27 2)  (45 210)  (45 210)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 210)  (46 210)  routing T_1_13.lc_trk_g3_1 <X> T_1_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 210)  (47 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 210)  (50 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 210)  (51 210)  routing T_1_13.lc_trk_g2_0 <X> T_1_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (58 210)  (58 210)  LC_1 Logic Functioning bit
 (41 2)  (59 210)  (59 210)  LC_1 Logic Functioning bit
 (42 2)  (60 210)  (60 210)  LC_1 Logic Functioning bit
 (43 2)  (61 210)  (61 210)  LC_1 Logic Functioning bit
 (44 2)  (62 210)  (62 210)  LC_1 Logic Functioning bit
 (14 3)  (32 211)  (32 211)  routing T_1_13.sp4_r_v_b_28 <X> T_1_13.lc_trk_g0_4
 (17 3)  (35 211)  (35 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (32 3)  (50 211)  (50 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 211)  (51 211)  routing T_1_13.lc_trk_g2_1 <X> T_1_13.input_2_1
 (40 3)  (58 211)  (58 211)  LC_1 Logic Functioning bit
 (41 3)  (59 211)  (59 211)  LC_1 Logic Functioning bit
 (42 3)  (60 211)  (60 211)  LC_1 Logic Functioning bit
 (43 3)  (61 211)  (61 211)  LC_1 Logic Functioning bit
 (14 4)  (32 212)  (32 212)  routing T_1_13.wire_logic_cluster/lc_0/out <X> T_1_13.lc_trk_g1_0
 (17 4)  (35 212)  (35 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (39 212)  (39 212)  routing T_1_13.wire_logic_cluster/lc_3/out <X> T_1_13.lc_trk_g1_3
 (22 4)  (40 212)  (40 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 212)  (43 212)  routing T_1_13.lft_op_2 <X> T_1_13.lc_trk_g1_2
 (26 4)  (44 212)  (44 212)  routing T_1_13.lc_trk_g0_4 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 212)  (45 212)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 212)  (46 212)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 212)  (47 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 212)  (48 212)  routing T_1_13.lc_trk_g3_4 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (37 4)  (55 212)  (55 212)  LC_2 Logic Functioning bit
 (39 4)  (57 212)  (57 212)  LC_2 Logic Functioning bit
 (40 4)  (58 212)  (58 212)  LC_2 Logic Functioning bit
 (42 4)  (60 212)  (60 212)  LC_2 Logic Functioning bit
 (44 4)  (62 212)  (62 212)  LC_2 Logic Functioning bit
 (17 5)  (35 213)  (35 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (36 213)  (36 213)  routing T_1_13.sp4_r_v_b_25 <X> T_1_13.lc_trk_g1_1
 (22 5)  (40 213)  (40 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (42 213)  (42 213)  routing T_1_13.lft_op_2 <X> T_1_13.lc_trk_g1_2
 (29 5)  (47 213)  (47 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (50 213)  (50 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (53 213)  (53 213)  routing T_1_13.lc_trk_g0_2 <X> T_1_13.input_2_2
 (36 5)  (54 213)  (54 213)  LC_2 Logic Functioning bit
 (38 5)  (56 213)  (56 213)  LC_2 Logic Functioning bit
 (41 5)  (59 213)  (59 213)  LC_2 Logic Functioning bit
 (43 5)  (61 213)  (61 213)  LC_2 Logic Functioning bit
 (14 6)  (32 214)  (32 214)  routing T_1_13.wire_logic_cluster/lc_4/out <X> T_1_13.lc_trk_g1_4
 (17 6)  (35 214)  (35 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 214)  (36 214)  routing T_1_13.wire_logic_cluster/lc_5/out <X> T_1_13.lc_trk_g1_5
 (25 6)  (43 214)  (43 214)  routing T_1_13.wire_logic_cluster/lc_6/out <X> T_1_13.lc_trk_g1_6
 (26 6)  (44 214)  (44 214)  routing T_1_13.lc_trk_g0_5 <X> T_1_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 214)  (45 214)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 214)  (47 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (37 6)  (55 214)  (55 214)  LC_3 Logic Functioning bit
 (39 6)  (57 214)  (57 214)  LC_3 Logic Functioning bit
 (40 6)  (58 214)  (58 214)  LC_3 Logic Functioning bit
 (42 6)  (60 214)  (60 214)  LC_3 Logic Functioning bit
 (44 6)  (62 214)  (62 214)  LC_3 Logic Functioning bit
 (17 7)  (35 215)  (35 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (40 215)  (40 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (47 215)  (47 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 215)  (48 215)  routing T_1_13.lc_trk_g1_3 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 215)  (50 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (51 215)  (51 215)  routing T_1_13.lc_trk_g2_3 <X> T_1_13.input_2_3
 (35 7)  (53 215)  (53 215)  routing T_1_13.lc_trk_g2_3 <X> T_1_13.input_2_3
 (36 7)  (54 215)  (54 215)  LC_3 Logic Functioning bit
 (38 7)  (56 215)  (56 215)  LC_3 Logic Functioning bit
 (41 7)  (59 215)  (59 215)  LC_3 Logic Functioning bit
 (43 7)  (61 215)  (61 215)  LC_3 Logic Functioning bit
 (4 8)  (22 216)  (22 216)  routing T_1_13.sp4_h_l_37 <X> T_1_13.sp4_v_b_6
 (6 8)  (24 216)  (24 216)  routing T_1_13.sp4_h_l_37 <X> T_1_13.sp4_v_b_6
 (17 8)  (35 216)  (35 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (36 216)  (36 216)  routing T_1_13.wire_logic_cluster/lc_1/out <X> T_1_13.lc_trk_g2_1
 (22 8)  (40 216)  (40 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (45 216)  (45 216)  routing T_1_13.lc_trk_g1_4 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 216)  (47 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 216)  (48 216)  routing T_1_13.lc_trk_g1_4 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 216)  (50 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 216)  (52 216)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 216)  (53 216)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.input_2_4
 (40 8)  (58 216)  (58 216)  LC_4 Logic Functioning bit
 (41 8)  (59 216)  (59 216)  LC_4 Logic Functioning bit
 (42 8)  (60 216)  (60 216)  LC_4 Logic Functioning bit
 (43 8)  (61 216)  (61 216)  LC_4 Logic Functioning bit
 (44 8)  (62 216)  (62 216)  LC_4 Logic Functioning bit
 (5 9)  (23 217)  (23 217)  routing T_1_13.sp4_h_l_37 <X> T_1_13.sp4_v_b_6
 (14 9)  (32 217)  (32 217)  routing T_1_13.sp4_h_r_24 <X> T_1_13.lc_trk_g2_0
 (15 9)  (33 217)  (33 217)  routing T_1_13.sp4_h_r_24 <X> T_1_13.lc_trk_g2_0
 (16 9)  (34 217)  (34 217)  routing T_1_13.sp4_h_r_24 <X> T_1_13.lc_trk_g2_0
 (17 9)  (35 217)  (35 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (39 217)  (39 217)  routing T_1_13.sp4_r_v_b_35 <X> T_1_13.lc_trk_g2_3
 (22 9)  (40 217)  (40 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (41 217)  (41 217)  routing T_1_13.sp4_h_l_15 <X> T_1_13.lc_trk_g2_2
 (24 9)  (42 217)  (42 217)  routing T_1_13.sp4_h_l_15 <X> T_1_13.lc_trk_g2_2
 (25 9)  (43 217)  (43 217)  routing T_1_13.sp4_h_l_15 <X> T_1_13.lc_trk_g2_2
 (31 9)  (49 217)  (49 217)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 217)  (50 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (51 217)  (51 217)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.input_2_4
 (34 9)  (52 217)  (52 217)  routing T_1_13.lc_trk_g3_5 <X> T_1_13.input_2_4
 (40 9)  (58 217)  (58 217)  LC_4 Logic Functioning bit
 (41 9)  (59 217)  (59 217)  LC_4 Logic Functioning bit
 (42 9)  (60 217)  (60 217)  LC_4 Logic Functioning bit
 (43 9)  (61 217)  (61 217)  LC_4 Logic Functioning bit
 (27 10)  (45 218)  (45 218)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 218)  (47 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 218)  (48 218)  routing T_1_13.lc_trk_g1_5 <X> T_1_13.wire_logic_cluster/lc_5/in_1
 (37 10)  (55 218)  (55 218)  LC_5 Logic Functioning bit
 (39 10)  (57 218)  (57 218)  LC_5 Logic Functioning bit
 (40 10)  (58 218)  (58 218)  LC_5 Logic Functioning bit
 (42 10)  (60 218)  (60 218)  LC_5 Logic Functioning bit
 (44 10)  (62 218)  (62 218)  LC_5 Logic Functioning bit
 (14 11)  (32 219)  (32 219)  routing T_1_13.tnl_op_4 <X> T_1_13.lc_trk_g2_4
 (15 11)  (33 219)  (33 219)  routing T_1_13.tnl_op_4 <X> T_1_13.lc_trk_g2_4
 (17 11)  (35 219)  (35 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (40 219)  (40 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (42 219)  (42 219)  routing T_1_13.tnl_op_6 <X> T_1_13.lc_trk_g2_6
 (25 11)  (43 219)  (43 219)  routing T_1_13.tnl_op_6 <X> T_1_13.lc_trk_g2_6
 (29 11)  (47 219)  (47 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 219)  (50 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (51 219)  (51 219)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.input_2_5
 (34 11)  (52 219)  (52 219)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.input_2_5
 (35 11)  (53 219)  (53 219)  routing T_1_13.lc_trk_g3_2 <X> T_1_13.input_2_5
 (36 11)  (54 219)  (54 219)  LC_5 Logic Functioning bit
 (38 11)  (56 219)  (56 219)  LC_5 Logic Functioning bit
 (41 11)  (59 219)  (59 219)  LC_5 Logic Functioning bit
 (43 11)  (61 219)  (61 219)  LC_5 Logic Functioning bit
 (16 12)  (34 220)  (34 220)  routing T_1_13.sp4_v_t_12 <X> T_1_13.lc_trk_g3_1
 (17 12)  (35 220)  (35 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (36 220)  (36 220)  routing T_1_13.sp4_v_t_12 <X> T_1_13.lc_trk_g3_1
 (25 12)  (43 220)  (43 220)  routing T_1_13.bnl_op_2 <X> T_1_13.lc_trk_g3_2
 (26 12)  (44 220)  (44 220)  routing T_1_13.lc_trk_g2_4 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 220)  (45 220)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 220)  (47 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 220)  (48 220)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (37 12)  (55 220)  (55 220)  LC_6 Logic Functioning bit
 (39 12)  (57 220)  (57 220)  LC_6 Logic Functioning bit
 (40 12)  (58 220)  (58 220)  LC_6 Logic Functioning bit
 (42 12)  (60 220)  (60 220)  LC_6 Logic Functioning bit
 (44 12)  (62 220)  (62 220)  LC_6 Logic Functioning bit
 (14 13)  (32 221)  (32 221)  routing T_1_13.sp12_v_b_16 <X> T_1_13.lc_trk_g3_0
 (16 13)  (34 221)  (34 221)  routing T_1_13.sp12_v_b_16 <X> T_1_13.lc_trk_g3_0
 (17 13)  (35 221)  (35 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (40 221)  (40 221)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (43 221)  (43 221)  routing T_1_13.bnl_op_2 <X> T_1_13.lc_trk_g3_2
 (28 13)  (46 221)  (46 221)  routing T_1_13.lc_trk_g2_4 <X> T_1_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 221)  (47 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 221)  (48 221)  routing T_1_13.lc_trk_g1_6 <X> T_1_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 221)  (50 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (54 221)  (54 221)  LC_6 Logic Functioning bit
 (38 13)  (56 221)  (56 221)  LC_6 Logic Functioning bit
 (41 13)  (59 221)  (59 221)  LC_6 Logic Functioning bit
 (43 13)  (61 221)  (61 221)  LC_6 Logic Functioning bit
 (17 14)  (35 222)  (35 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (39 222)  (39 222)  routing T_1_13.wire_logic_cluster/lc_7/out <X> T_1_13.lc_trk_g3_7
 (22 14)  (40 222)  (40 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 222)  (45 222)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 222)  (46 222)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 222)  (47 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 222)  (48 222)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 222)  (49 222)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 222)  (50 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 222)  (51 222)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (40 14)  (58 222)  (58 222)  LC_7 Logic Functioning bit
 (41 14)  (59 222)  (59 222)  LC_7 Logic Functioning bit
 (42 14)  (60 222)  (60 222)  LC_7 Logic Functioning bit
 (43 14)  (61 222)  (61 222)  LC_7 Logic Functioning bit
 (44 14)  (62 222)  (62 222)  LC_7 Logic Functioning bit
 (14 15)  (32 223)  (32 223)  routing T_1_13.sp12_v_b_20 <X> T_1_13.lc_trk_g3_4
 (16 15)  (34 223)  (34 223)  routing T_1_13.sp12_v_b_20 <X> T_1_13.lc_trk_g3_4
 (17 15)  (35 223)  (35 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (36 223)  (36 223)  routing T_1_13.sp4_r_v_b_45 <X> T_1_13.lc_trk_g3_5
 (30 15)  (48 223)  (48 223)  routing T_1_13.lc_trk_g3_7 <X> T_1_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 223)  (49 223)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 223)  (50 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (51 223)  (51 223)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.input_2_7
 (34 15)  (52 223)  (52 223)  routing T_1_13.lc_trk_g3_0 <X> T_1_13.input_2_7
 (40 15)  (58 223)  (58 223)  LC_7 Logic Functioning bit
 (41 15)  (59 223)  (59 223)  LC_7 Logic Functioning bit
 (42 15)  (60 223)  (60 223)  LC_7 Logic Functioning bit
 (43 15)  (61 223)  (61 223)  LC_7 Logic Functioning bit


LogicTile_2_13

 (11 0)  (83 208)  (83 208)  routing T_2_13.sp4_h_l_45 <X> T_2_13.sp4_v_b_2
 (13 0)  (85 208)  (85 208)  routing T_2_13.sp4_h_l_45 <X> T_2_13.sp4_v_b_2
 (32 0)  (104 208)  (104 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 208)  (108 208)  LC_0 Logic Functioning bit
 (37 0)  (109 208)  (109 208)  LC_0 Logic Functioning bit
 (38 0)  (110 208)  (110 208)  LC_0 Logic Functioning bit
 (39 0)  (111 208)  (111 208)  LC_0 Logic Functioning bit
 (46 0)  (118 208)  (118 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (84 209)  (84 209)  routing T_2_13.sp4_h_l_45 <X> T_2_13.sp4_v_b_2
 (36 1)  (108 209)  (108 209)  LC_0 Logic Functioning bit
 (37 1)  (109 209)  (109 209)  LC_0 Logic Functioning bit
 (38 1)  (110 209)  (110 209)  LC_0 Logic Functioning bit
 (39 1)  (111 209)  (111 209)  LC_0 Logic Functioning bit
 (49 1)  (121 209)  (121 209)  Carry_In_Mux bit 

 (8 13)  (80 221)  (80 221)  routing T_2_13.sp4_h_l_41 <X> T_2_13.sp4_v_b_10
 (9 13)  (81 221)  (81 221)  routing T_2_13.sp4_h_l_41 <X> T_2_13.sp4_v_b_10
 (10 13)  (82 221)  (82 221)  routing T_2_13.sp4_h_l_41 <X> T_2_13.sp4_v_b_10


RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (135 209)  (135 209)  routing T_3_13.sp4_v_t_36 <X> T_3_13.sp4_v_b_1
 (12 2)  (138 210)  (138 210)  routing T_3_13.sp4_v_t_45 <X> T_3_13.sp4_h_l_39
 (11 3)  (137 211)  (137 211)  routing T_3_13.sp4_v_t_45 <X> T_3_13.sp4_h_l_39
 (13 3)  (139 211)  (139 211)  routing T_3_13.sp4_v_t_45 <X> T_3_13.sp4_h_l_39
 (4 4)  (130 212)  (130 212)  routing T_3_13.sp4_h_l_44 <X> T_3_13.sp4_v_b_3
 (6 4)  (132 212)  (132 212)  routing T_3_13.sp4_h_l_44 <X> T_3_13.sp4_v_b_3
 (5 5)  (131 213)  (131 213)  routing T_3_13.sp4_h_l_44 <X> T_3_13.sp4_v_b_3
 (13 8)  (139 216)  (139 216)  routing T_3_13.sp4_v_t_45 <X> T_3_13.sp4_v_b_8


LogicTile_4_13

 (4 0)  (172 208)  (172 208)  routing T_4_13.sp4_v_t_41 <X> T_4_13.sp4_v_b_0
 (6 0)  (174 208)  (174 208)  routing T_4_13.sp4_v_t_41 <X> T_4_13.sp4_v_b_0
 (5 2)  (173 210)  (173 210)  routing T_4_13.sp4_v_t_37 <X> T_4_13.sp4_h_l_37
 (6 3)  (174 211)  (174 211)  routing T_4_13.sp4_v_t_37 <X> T_4_13.sp4_h_l_37
 (8 6)  (176 214)  (176 214)  routing T_4_13.sp4_v_t_41 <X> T_4_13.sp4_h_l_41
 (9 6)  (177 214)  (177 214)  routing T_4_13.sp4_v_t_41 <X> T_4_13.sp4_h_l_41


LogicTile_5_13

 (10 15)  (232 223)  (232 223)  routing T_5_13.sp4_h_l_40 <X> T_5_13.sp4_v_t_47


LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (0 0)  (17 192)  (17 192)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (2 1)  (15 193)  (15 193)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (11 3)  (6 195)  (6 195)  routing T_0_12.span4_horz_7 <X> T_0_12.span4_horz_31
 (12 3)  (5 195)  (5 195)  routing T_0_12.span4_horz_7 <X> T_0_12.span4_horz_31
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (9 5)  (8 197)  (8 197)  Column buffer control bit: BIOLEFT_half_column_clock_enable_4

 (2 6)  (15 198)  (15 198)  IO control bit: BIOLEFT_REN_0

 (1 8)  (16 200)  (16 200)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (16 9)  (1 201)  (1 201)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_1_12

 (5 0)  (23 192)  (23 192)  routing T_1_12.sp4_v_t_37 <X> T_1_12.sp4_h_r_0
 (10 0)  (28 192)  (28 192)  routing T_1_12.sp4_v_t_45 <X> T_1_12.sp4_h_r_1
 (26 0)  (44 192)  (44 192)  routing T_1_12.lc_trk_g1_5 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 192)  (45 192)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 192)  (47 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 192)  (48 192)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 192)  (50 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (55 192)  (55 192)  LC_0 Logic Functioning bit
 (39 0)  (57 192)  (57 192)  LC_0 Logic Functioning bit
 (52 0)  (70 192)  (70 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (45 193)  (45 193)  routing T_1_12.lc_trk_g1_5 <X> T_1_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 193)  (47 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 193)  (48 193)  routing T_1_12.lc_trk_g1_6 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 193)  (50 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (51 193)  (51 193)  routing T_1_12.lc_trk_g2_0 <X> T_1_12.input_2_0
 (37 1)  (55 193)  (55 193)  LC_0 Logic Functioning bit
 (42 1)  (60 193)  (60 193)  LC_0 Logic Functioning bit
 (49 1)  (67 193)  (67 193)  Carry_In_Mux bit 

 (16 6)  (34 198)  (34 198)  routing T_1_12.sp4_v_b_5 <X> T_1_12.lc_trk_g1_5
 (17 6)  (35 198)  (35 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (36 198)  (36 198)  routing T_1_12.sp4_v_b_5 <X> T_1_12.lc_trk_g1_5
 (25 6)  (43 198)  (43 198)  routing T_1_12.sp4_v_b_6 <X> T_1_12.lc_trk_g1_6
 (22 7)  (40 199)  (40 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (41 199)  (41 199)  routing T_1_12.sp4_v_b_6 <X> T_1_12.lc_trk_g1_6
 (15 9)  (33 201)  (33 201)  routing T_1_12.sp4_v_t_29 <X> T_1_12.lc_trk_g2_0
 (16 9)  (34 201)  (34 201)  routing T_1_12.sp4_v_t_29 <X> T_1_12.lc_trk_g2_0
 (17 9)  (35 201)  (35 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (19 10)  (37 202)  (37 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_2_12

 (14 0)  (86 192)  (86 192)  routing T_2_12.wire_logic_cluster/lc_0/out <X> T_2_12.lc_trk_g0_0
 (26 0)  (98 192)  (98 192)  routing T_2_12.lc_trk_g2_4 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 192)  (99 192)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 192)  (100 192)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 192)  (101 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 192)  (102 192)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (37 0)  (109 192)  (109 192)  LC_0 Logic Functioning bit
 (39 0)  (111 192)  (111 192)  LC_0 Logic Functioning bit
 (40 0)  (112 192)  (112 192)  LC_0 Logic Functioning bit
 (42 0)  (114 192)  (114 192)  LC_0 Logic Functioning bit
 (44 0)  (116 192)  (116 192)  LC_0 Logic Functioning bit
 (17 1)  (89 193)  (89 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (100 193)  (100 193)  routing T_2_12.lc_trk_g2_4 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 193)  (101 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 193)  (102 193)  routing T_2_12.lc_trk_g3_6 <X> T_2_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 193)  (104 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 193)  (108 193)  LC_0 Logic Functioning bit
 (38 1)  (110 193)  (110 193)  LC_0 Logic Functioning bit
 (41 1)  (113 193)  (113 193)  LC_0 Logic Functioning bit
 (43 1)  (115 193)  (115 193)  LC_0 Logic Functioning bit
 (15 2)  (87 194)  (87 194)  routing T_2_12.sp4_h_r_13 <X> T_2_12.lc_trk_g0_5
 (16 2)  (88 194)  (88 194)  routing T_2_12.sp4_h_r_13 <X> T_2_12.lc_trk_g0_5
 (17 2)  (89 194)  (89 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (90 194)  (90 194)  routing T_2_12.sp4_h_r_13 <X> T_2_12.lc_trk_g0_5
 (22 2)  (94 194)  (94 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (99 194)  (99 194)  routing T_2_12.lc_trk_g1_1 <X> T_2_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 194)  (101 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 194)  (104 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 194)  (105 194)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 194)  (106 194)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (112 194)  (112 194)  LC_1 Logic Functioning bit
 (41 2)  (113 194)  (113 194)  LC_1 Logic Functioning bit
 (42 2)  (114 194)  (114 194)  LC_1 Logic Functioning bit
 (43 2)  (115 194)  (115 194)  LC_1 Logic Functioning bit
 (44 2)  (116 194)  (116 194)  LC_1 Logic Functioning bit
 (21 3)  (93 195)  (93 195)  routing T_2_12.sp4_r_v_b_31 <X> T_2_12.lc_trk_g0_7
 (31 3)  (103 195)  (103 195)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 195)  (104 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (105 195)  (105 195)  routing T_2_12.lc_trk_g3_2 <X> T_2_12.input_2_1
 (34 3)  (106 195)  (106 195)  routing T_2_12.lc_trk_g3_2 <X> T_2_12.input_2_1
 (35 3)  (107 195)  (107 195)  routing T_2_12.lc_trk_g3_2 <X> T_2_12.input_2_1
 (40 3)  (112 195)  (112 195)  LC_1 Logic Functioning bit
 (41 3)  (113 195)  (113 195)  LC_1 Logic Functioning bit
 (42 3)  (114 195)  (114 195)  LC_1 Logic Functioning bit
 (43 3)  (115 195)  (115 195)  LC_1 Logic Functioning bit
 (17 4)  (89 196)  (89 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (90 196)  (90 196)  routing T_2_12.wire_logic_cluster/lc_1/out <X> T_2_12.lc_trk_g1_1
 (21 4)  (93 196)  (93 196)  routing T_2_12.wire_logic_cluster/lc_3/out <X> T_2_12.lc_trk_g1_3
 (22 4)  (94 196)  (94 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 196)  (97 196)  routing T_2_12.wire_logic_cluster/lc_2/out <X> T_2_12.lc_trk_g1_2
 (27 4)  (99 196)  (99 196)  routing T_2_12.lc_trk_g1_2 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 196)  (101 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 196)  (103 196)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 196)  (104 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (112 196)  (112 196)  LC_2 Logic Functioning bit
 (41 4)  (113 196)  (113 196)  LC_2 Logic Functioning bit
 (42 4)  (114 196)  (114 196)  LC_2 Logic Functioning bit
 (43 4)  (115 196)  (115 196)  LC_2 Logic Functioning bit
 (44 4)  (116 196)  (116 196)  LC_2 Logic Functioning bit
 (8 5)  (80 197)  (80 197)  routing T_2_12.sp4_h_l_41 <X> T_2_12.sp4_v_b_4
 (9 5)  (81 197)  (81 197)  routing T_2_12.sp4_h_l_41 <X> T_2_12.sp4_v_b_4
 (16 5)  (88 197)  (88 197)  routing T_2_12.sp12_h_r_8 <X> T_2_12.lc_trk_g1_0
 (17 5)  (89 197)  (89 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (94 197)  (94 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 197)  (102 197)  routing T_2_12.lc_trk_g1_2 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 197)  (104 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (105 197)  (105 197)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.input_2_2
 (34 5)  (106 197)  (106 197)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.input_2_2
 (40 5)  (112 197)  (112 197)  LC_2 Logic Functioning bit
 (41 5)  (113 197)  (113 197)  LC_2 Logic Functioning bit
 (42 5)  (114 197)  (114 197)  LC_2 Logic Functioning bit
 (43 5)  (115 197)  (115 197)  LC_2 Logic Functioning bit
 (14 6)  (86 198)  (86 198)  routing T_2_12.sp4_h_l_1 <X> T_2_12.lc_trk_g1_4
 (17 6)  (89 198)  (89 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 198)  (90 198)  routing T_2_12.wire_logic_cluster/lc_5/out <X> T_2_12.lc_trk_g1_5
 (21 6)  (93 198)  (93 198)  routing T_2_12.sp4_v_b_15 <X> T_2_12.lc_trk_g1_7
 (22 6)  (94 198)  (94 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (95 198)  (95 198)  routing T_2_12.sp4_v_b_15 <X> T_2_12.lc_trk_g1_7
 (25 6)  (97 198)  (97 198)  routing T_2_12.wire_logic_cluster/lc_6/out <X> T_2_12.lc_trk_g1_6
 (27 6)  (99 198)  (99 198)  routing T_2_12.lc_trk_g1_3 <X> T_2_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 198)  (101 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (35 6)  (107 198)  (107 198)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.input_2_3
 (37 6)  (109 198)  (109 198)  LC_3 Logic Functioning bit
 (39 6)  (111 198)  (111 198)  LC_3 Logic Functioning bit
 (40 6)  (112 198)  (112 198)  LC_3 Logic Functioning bit
 (42 6)  (114 198)  (114 198)  LC_3 Logic Functioning bit
 (44 6)  (116 198)  (116 198)  LC_3 Logic Functioning bit
 (15 7)  (87 199)  (87 199)  routing T_2_12.sp4_h_l_1 <X> T_2_12.lc_trk_g1_4
 (16 7)  (88 199)  (88 199)  routing T_2_12.sp4_h_l_1 <X> T_2_12.lc_trk_g1_4
 (17 7)  (89 199)  (89 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (93 199)  (93 199)  routing T_2_12.sp4_v_b_15 <X> T_2_12.lc_trk_g1_7
 (22 7)  (94 199)  (94 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (98 199)  (98 199)  routing T_2_12.lc_trk_g2_3 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 199)  (100 199)  routing T_2_12.lc_trk_g2_3 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 199)  (101 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 199)  (102 199)  routing T_2_12.lc_trk_g1_3 <X> T_2_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 199)  (104 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (105 199)  (105 199)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.input_2_3
 (35 7)  (107 199)  (107 199)  routing T_2_12.lc_trk_g2_7 <X> T_2_12.input_2_3
 (36 7)  (108 199)  (108 199)  LC_3 Logic Functioning bit
 (38 7)  (110 199)  (110 199)  LC_3 Logic Functioning bit
 (41 7)  (113 199)  (113 199)  LC_3 Logic Functioning bit
 (43 7)  (115 199)  (115 199)  LC_3 Logic Functioning bit
 (13 8)  (85 200)  (85 200)  routing T_2_12.sp4_h_l_45 <X> T_2_12.sp4_v_b_8
 (14 8)  (86 200)  (86 200)  routing T_2_12.sp4_v_b_24 <X> T_2_12.lc_trk_g2_0
 (15 8)  (87 200)  (87 200)  routing T_2_12.sp4_h_r_33 <X> T_2_12.lc_trk_g2_1
 (16 8)  (88 200)  (88 200)  routing T_2_12.sp4_h_r_33 <X> T_2_12.lc_trk_g2_1
 (17 8)  (89 200)  (89 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (90 200)  (90 200)  routing T_2_12.sp4_h_r_33 <X> T_2_12.lc_trk_g2_1
 (22 8)  (94 200)  (94 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (95 200)  (95 200)  routing T_2_12.sp12_v_b_19 <X> T_2_12.lc_trk_g2_3
 (27 8)  (99 200)  (99 200)  routing T_2_12.lc_trk_g3_4 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 200)  (100 200)  routing T_2_12.lc_trk_g3_4 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 200)  (101 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 200)  (102 200)  routing T_2_12.lc_trk_g3_4 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 200)  (104 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 200)  (105 200)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 200)  (106 200)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 200)  (107 200)  routing T_2_12.lc_trk_g2_6 <X> T_2_12.input_2_4
 (40 8)  (112 200)  (112 200)  LC_4 Logic Functioning bit
 (41 8)  (113 200)  (113 200)  LC_4 Logic Functioning bit
 (42 8)  (114 200)  (114 200)  LC_4 Logic Functioning bit
 (43 8)  (115 200)  (115 200)  LC_4 Logic Functioning bit
 (44 8)  (116 200)  (116 200)  LC_4 Logic Functioning bit
 (8 9)  (80 201)  (80 201)  routing T_2_12.sp4_h_l_42 <X> T_2_12.sp4_v_b_7
 (9 9)  (81 201)  (81 201)  routing T_2_12.sp4_h_l_42 <X> T_2_12.sp4_v_b_7
 (12 9)  (84 201)  (84 201)  routing T_2_12.sp4_h_l_45 <X> T_2_12.sp4_v_b_8
 (16 9)  (88 201)  (88 201)  routing T_2_12.sp4_v_b_24 <X> T_2_12.lc_trk_g2_0
 (17 9)  (89 201)  (89 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (93 201)  (93 201)  routing T_2_12.sp12_v_b_19 <X> T_2_12.lc_trk_g2_3
 (32 9)  (104 201)  (104 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (105 201)  (105 201)  routing T_2_12.lc_trk_g2_6 <X> T_2_12.input_2_4
 (35 9)  (107 201)  (107 201)  routing T_2_12.lc_trk_g2_6 <X> T_2_12.input_2_4
 (40 9)  (112 201)  (112 201)  LC_4 Logic Functioning bit
 (41 9)  (113 201)  (113 201)  LC_4 Logic Functioning bit
 (42 9)  (114 201)  (114 201)  LC_4 Logic Functioning bit
 (43 9)  (115 201)  (115 201)  LC_4 Logic Functioning bit
 (14 10)  (86 202)  (86 202)  routing T_2_12.sp4_v_b_36 <X> T_2_12.lc_trk_g2_4
 (22 10)  (94 202)  (94 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (95 202)  (95 202)  routing T_2_12.sp4_h_r_31 <X> T_2_12.lc_trk_g2_7
 (24 10)  (96 202)  (96 202)  routing T_2_12.sp4_h_r_31 <X> T_2_12.lc_trk_g2_7
 (27 10)  (99 202)  (99 202)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 202)  (101 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 202)  (102 202)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (37 10)  (109 202)  (109 202)  LC_5 Logic Functioning bit
 (39 10)  (111 202)  (111 202)  LC_5 Logic Functioning bit
 (40 10)  (112 202)  (112 202)  LC_5 Logic Functioning bit
 (42 10)  (114 202)  (114 202)  LC_5 Logic Functioning bit
 (44 10)  (116 202)  (116 202)  LC_5 Logic Functioning bit
 (12 11)  (84 203)  (84 203)  routing T_2_12.sp4_h_l_45 <X> T_2_12.sp4_v_t_45
 (14 11)  (86 203)  (86 203)  routing T_2_12.sp4_v_b_36 <X> T_2_12.lc_trk_g2_4
 (16 11)  (88 203)  (88 203)  routing T_2_12.sp4_v_b_36 <X> T_2_12.lc_trk_g2_4
 (17 11)  (89 203)  (89 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (93 203)  (93 203)  routing T_2_12.sp4_h_r_31 <X> T_2_12.lc_trk_g2_7
 (22 11)  (94 203)  (94 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (99 203)  (99 203)  routing T_2_12.lc_trk_g1_0 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 203)  (101 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 203)  (104 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (105 203)  (105 203)  routing T_2_12.lc_trk_g2_1 <X> T_2_12.input_2_5
 (36 11)  (108 203)  (108 203)  LC_5 Logic Functioning bit
 (38 11)  (110 203)  (110 203)  LC_5 Logic Functioning bit
 (41 11)  (113 203)  (113 203)  LC_5 Logic Functioning bit
 (43 11)  (115 203)  (115 203)  LC_5 Logic Functioning bit
 (14 12)  (86 204)  (86 204)  routing T_2_12.sp4_h_r_40 <X> T_2_12.lc_trk_g3_0
 (15 12)  (87 204)  (87 204)  routing T_2_12.sp4_v_t_28 <X> T_2_12.lc_trk_g3_1
 (16 12)  (88 204)  (88 204)  routing T_2_12.sp4_v_t_28 <X> T_2_12.lc_trk_g3_1
 (17 12)  (89 204)  (89 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (94 204)  (94 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (98 204)  (98 204)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 204)  (99 204)  routing T_2_12.lc_trk_g1_6 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 204)  (101 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 204)  (102 204)  routing T_2_12.lc_trk_g1_6 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (37 12)  (109 204)  (109 204)  LC_6 Logic Functioning bit
 (39 12)  (111 204)  (111 204)  LC_6 Logic Functioning bit
 (40 12)  (112 204)  (112 204)  LC_6 Logic Functioning bit
 (42 12)  (114 204)  (114 204)  LC_6 Logic Functioning bit
 (44 12)  (116 204)  (116 204)  LC_6 Logic Functioning bit
 (14 13)  (86 205)  (86 205)  routing T_2_12.sp4_h_r_40 <X> T_2_12.lc_trk_g3_0
 (15 13)  (87 205)  (87 205)  routing T_2_12.sp4_h_r_40 <X> T_2_12.lc_trk_g3_0
 (16 13)  (88 205)  (88 205)  routing T_2_12.sp4_h_r_40 <X> T_2_12.lc_trk_g3_0
 (17 13)  (89 205)  (89 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (93 205)  (93 205)  routing T_2_12.sp4_r_v_b_43 <X> T_2_12.lc_trk_g3_3
 (22 13)  (94 205)  (94 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (97 205)  (97 205)  routing T_2_12.sp4_r_v_b_42 <X> T_2_12.lc_trk_g3_2
 (26 13)  (98 205)  (98 205)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 205)  (99 205)  routing T_2_12.lc_trk_g1_7 <X> T_2_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 205)  (101 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 205)  (102 205)  routing T_2_12.lc_trk_g1_6 <X> T_2_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 205)  (104 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (105 205)  (105 205)  routing T_2_12.lc_trk_g2_0 <X> T_2_12.input_2_6
 (36 13)  (108 205)  (108 205)  LC_6 Logic Functioning bit
 (38 13)  (110 205)  (110 205)  LC_6 Logic Functioning bit
 (41 13)  (113 205)  (113 205)  LC_6 Logic Functioning bit
 (43 13)  (115 205)  (115 205)  LC_6 Logic Functioning bit
 (14 14)  (86 206)  (86 206)  routing T_2_12.wire_logic_cluster/lc_4/out <X> T_2_12.lc_trk_g3_4
 (21 14)  (93 206)  (93 206)  routing T_2_12.wire_logic_cluster/lc_7/out <X> T_2_12.lc_trk_g3_7
 (22 14)  (94 206)  (94 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (98 206)  (98 206)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 206)  (99 206)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 206)  (100 206)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 206)  (101 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 206)  (102 206)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.wire_logic_cluster/lc_7/in_1
 (35 14)  (107 206)  (107 206)  routing T_2_12.lc_trk_g0_7 <X> T_2_12.input_2_7
 (37 14)  (109 206)  (109 206)  LC_7 Logic Functioning bit
 (39 14)  (111 206)  (111 206)  LC_7 Logic Functioning bit
 (40 14)  (112 206)  (112 206)  LC_7 Logic Functioning bit
 (42 14)  (114 206)  (114 206)  LC_7 Logic Functioning bit
 (44 14)  (116 206)  (116 206)  LC_7 Logic Functioning bit
 (17 15)  (89 207)  (89 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (94 207)  (94 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (97 207)  (97 207)  routing T_2_12.sp4_r_v_b_46 <X> T_2_12.lc_trk_g3_6
 (27 15)  (99 207)  (99 207)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 207)  (101 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 207)  (102 207)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 207)  (104 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (107 207)  (107 207)  routing T_2_12.lc_trk_g0_7 <X> T_2_12.input_2_7
 (36 15)  (108 207)  (108 207)  LC_7 Logic Functioning bit
 (38 15)  (110 207)  (110 207)  LC_7 Logic Functioning bit
 (41 15)  (113 207)  (113 207)  LC_7 Logic Functioning bit
 (43 15)  (115 207)  (115 207)  LC_7 Logic Functioning bit


RAM_Tile_3_12

 (13 8)  (139 200)  (139 200)  routing T_3_12.sp4_v_t_45 <X> T_3_12.sp4_v_b_8
 (11 12)  (137 204)  (137 204)  routing T_3_12.sp4_v_t_45 <X> T_3_12.sp4_v_b_11
 (12 13)  (138 205)  (138 205)  routing T_3_12.sp4_v_t_45 <X> T_3_12.sp4_v_b_11


LogicTile_4_12

 (9 1)  (177 193)  (177 193)  routing T_4_12.sp4_v_t_36 <X> T_4_12.sp4_v_b_1
 (8 10)  (176 202)  (176 202)  routing T_4_12.sp4_v_t_36 <X> T_4_12.sp4_h_l_42
 (9 10)  (177 202)  (177 202)  routing T_4_12.sp4_v_t_36 <X> T_4_12.sp4_h_l_42
 (10 10)  (178 202)  (178 202)  routing T_4_12.sp4_v_t_36 <X> T_4_12.sp4_h_l_42
 (5 14)  (173 206)  (173 206)  routing T_4_12.sp4_v_t_44 <X> T_4_12.sp4_h_l_44
 (6 15)  (174 207)  (174 207)  routing T_4_12.sp4_v_t_44 <X> T_4_12.sp4_h_l_44


LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (2 1)  (15 177)  (15 177)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 177)  (14 177)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (1 9)  (16 185)  (16 185)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_12
 (2 9)  (15 185)  (15 185)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_1_11

 (22 0)  (40 176)  (40 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (41 176)  (41 176)  routing T_1_11.sp12_h_l_16 <X> T_1_11.lc_trk_g0_3
 (25 0)  (43 176)  (43 176)  routing T_1_11.lft_op_2 <X> T_1_11.lc_trk_g0_2
 (27 0)  (45 176)  (45 176)  routing T_1_11.lc_trk_g1_0 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 176)  (47 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (62 176)  (62 176)  LC_0 Logic Functioning bit
 (8 1)  (26 177)  (26 177)  routing T_1_11.sp4_h_l_36 <X> T_1_11.sp4_v_b_1
 (9 1)  (27 177)  (27 177)  routing T_1_11.sp4_h_l_36 <X> T_1_11.sp4_v_b_1
 (21 1)  (39 177)  (39 177)  routing T_1_11.sp12_h_l_16 <X> T_1_11.lc_trk_g0_3
 (22 1)  (40 177)  (40 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (42 177)  (42 177)  routing T_1_11.lft_op_2 <X> T_1_11.lc_trk_g0_2
 (32 1)  (50 177)  (50 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (51 177)  (51 177)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.input_2_0
 (34 1)  (52 177)  (52 177)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.input_2_0
 (35 1)  (53 177)  (53 177)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.input_2_0
 (29 2)  (47 178)  (47 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 178)  (50 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (53 178)  (53 178)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.input_2_1
 (36 2)  (54 178)  (54 178)  LC_1 Logic Functioning bit
 (39 2)  (57 178)  (57 178)  LC_1 Logic Functioning bit
 (41 2)  (59 178)  (59 178)  LC_1 Logic Functioning bit
 (42 2)  (60 178)  (60 178)  LC_1 Logic Functioning bit
 (44 2)  (62 178)  (62 178)  LC_1 Logic Functioning bit
 (8 3)  (26 179)  (26 179)  routing T_1_11.sp4_h_l_36 <X> T_1_11.sp4_v_t_36
 (30 3)  (48 179)  (48 179)  routing T_1_11.lc_trk_g0_2 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 179)  (50 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (51 179)  (51 179)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.input_2_1
 (35 3)  (53 179)  (53 179)  routing T_1_11.lc_trk_g2_7 <X> T_1_11.input_2_1
 (36 3)  (54 179)  (54 179)  LC_1 Logic Functioning bit
 (39 3)  (57 179)  (57 179)  LC_1 Logic Functioning bit
 (41 3)  (59 179)  (59 179)  LC_1 Logic Functioning bit
 (42 3)  (60 179)  (60 179)  LC_1 Logic Functioning bit
 (14 4)  (32 180)  (32 180)  routing T_1_11.lft_op_0 <X> T_1_11.lc_trk_g1_0
 (28 4)  (46 180)  (46 180)  routing T_1_11.lc_trk_g2_1 <X> T_1_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 180)  (47 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 180)  (50 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 180)  (54 180)  LC_2 Logic Functioning bit
 (39 4)  (57 180)  (57 180)  LC_2 Logic Functioning bit
 (41 4)  (59 180)  (59 180)  LC_2 Logic Functioning bit
 (42 4)  (60 180)  (60 180)  LC_2 Logic Functioning bit
 (44 4)  (62 180)  (62 180)  LC_2 Logic Functioning bit
 (15 5)  (33 181)  (33 181)  routing T_1_11.lft_op_0 <X> T_1_11.lc_trk_g1_0
 (17 5)  (35 181)  (35 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (40 181)  (40 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (43 181)  (43 181)  routing T_1_11.sp4_r_v_b_26 <X> T_1_11.lc_trk_g1_2
 (32 5)  (50 181)  (50 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (51 181)  (51 181)  routing T_1_11.lc_trk_g2_0 <X> T_1_11.input_2_2
 (36 5)  (54 181)  (54 181)  LC_2 Logic Functioning bit
 (39 5)  (57 181)  (57 181)  LC_2 Logic Functioning bit
 (41 5)  (59 181)  (59 181)  LC_2 Logic Functioning bit
 (42 5)  (60 181)  (60 181)  LC_2 Logic Functioning bit
 (22 6)  (40 182)  (40 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (45 182)  (45 182)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 182)  (47 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 182)  (48 182)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 182)  (50 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 182)  (54 182)  LC_3 Logic Functioning bit
 (39 6)  (57 182)  (57 182)  LC_3 Logic Functioning bit
 (41 6)  (59 182)  (59 182)  LC_3 Logic Functioning bit
 (42 6)  (60 182)  (60 182)  LC_3 Logic Functioning bit
 (44 6)  (62 182)  (62 182)  LC_3 Logic Functioning bit
 (30 7)  (48 183)  (48 183)  routing T_1_11.lc_trk_g1_7 <X> T_1_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 183)  (50 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (51 183)  (51 183)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.input_2_3
 (34 7)  (52 183)  (52 183)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.input_2_3
 (35 7)  (53 183)  (53 183)  routing T_1_11.lc_trk_g3_2 <X> T_1_11.input_2_3
 (36 7)  (54 183)  (54 183)  LC_3 Logic Functioning bit
 (39 7)  (57 183)  (57 183)  LC_3 Logic Functioning bit
 (41 7)  (59 183)  (59 183)  LC_3 Logic Functioning bit
 (42 7)  (60 183)  (60 183)  LC_3 Logic Functioning bit
 (5 8)  (23 184)  (23 184)  routing T_1_11.sp4_v_t_43 <X> T_1_11.sp4_h_r_6
 (15 8)  (33 184)  (33 184)  routing T_1_11.sp4_h_r_41 <X> T_1_11.lc_trk_g2_1
 (16 8)  (34 184)  (34 184)  routing T_1_11.sp4_h_r_41 <X> T_1_11.lc_trk_g2_1
 (17 8)  (35 184)  (35 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (36 184)  (36 184)  routing T_1_11.sp4_h_r_41 <X> T_1_11.lc_trk_g2_1
 (27 8)  (45 184)  (45 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 184)  (46 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 184)  (47 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 184)  (48 184)  routing T_1_11.lc_trk_g3_4 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 184)  (50 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 184)  (54 184)  LC_4 Logic Functioning bit
 (39 8)  (57 184)  (57 184)  LC_4 Logic Functioning bit
 (41 8)  (59 184)  (59 184)  LC_4 Logic Functioning bit
 (42 8)  (60 184)  (60 184)  LC_4 Logic Functioning bit
 (44 8)  (62 184)  (62 184)  LC_4 Logic Functioning bit
 (14 9)  (32 185)  (32 185)  routing T_1_11.sp12_v_b_16 <X> T_1_11.lc_trk_g2_0
 (16 9)  (34 185)  (34 185)  routing T_1_11.sp12_v_b_16 <X> T_1_11.lc_trk_g2_0
 (17 9)  (35 185)  (35 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (36 185)  (36 185)  routing T_1_11.sp4_h_r_41 <X> T_1_11.lc_trk_g2_1
 (22 9)  (40 185)  (40 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (43 185)  (43 185)  routing T_1_11.sp4_r_v_b_34 <X> T_1_11.lc_trk_g2_2
 (32 9)  (50 185)  (50 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (51 185)  (51 185)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.input_2_4
 (35 9)  (53 185)  (53 185)  routing T_1_11.lc_trk_g2_2 <X> T_1_11.input_2_4
 (36 9)  (54 185)  (54 185)  LC_4 Logic Functioning bit
 (39 9)  (57 185)  (57 185)  LC_4 Logic Functioning bit
 (41 9)  (59 185)  (59 185)  LC_4 Logic Functioning bit
 (42 9)  (60 185)  (60 185)  LC_4 Logic Functioning bit
 (22 10)  (40 186)  (40 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (41 186)  (41 186)  routing T_1_11.sp4_h_r_31 <X> T_1_11.lc_trk_g2_7
 (24 10)  (42 186)  (42 186)  routing T_1_11.sp4_h_r_31 <X> T_1_11.lc_trk_g2_7
 (28 10)  (46 186)  (46 186)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 186)  (47 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 186)  (48 186)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 186)  (50 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 186)  (54 186)  LC_5 Logic Functioning bit
 (39 10)  (57 186)  (57 186)  LC_5 Logic Functioning bit
 (41 10)  (59 186)  (59 186)  LC_5 Logic Functioning bit
 (42 10)  (60 186)  (60 186)  LC_5 Logic Functioning bit
 (44 10)  (62 186)  (62 186)  LC_5 Logic Functioning bit
 (14 11)  (32 187)  (32 187)  routing T_1_11.sp12_v_b_20 <X> T_1_11.lc_trk_g2_4
 (16 11)  (34 187)  (34 187)  routing T_1_11.sp12_v_b_20 <X> T_1_11.lc_trk_g2_4
 (17 11)  (35 187)  (35 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (39 187)  (39 187)  routing T_1_11.sp4_h_r_31 <X> T_1_11.lc_trk_g2_7
 (22 11)  (40 187)  (40 187)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (42 187)  (42 187)  routing T_1_11.tnl_op_6 <X> T_1_11.lc_trk_g2_6
 (25 11)  (43 187)  (43 187)  routing T_1_11.tnl_op_6 <X> T_1_11.lc_trk_g2_6
 (30 11)  (48 187)  (48 187)  routing T_1_11.lc_trk_g2_6 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 187)  (50 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (53 187)  (53 187)  routing T_1_11.lc_trk_g0_3 <X> T_1_11.input_2_5
 (36 11)  (54 187)  (54 187)  LC_5 Logic Functioning bit
 (39 11)  (57 187)  (57 187)  LC_5 Logic Functioning bit
 (41 11)  (59 187)  (59 187)  LC_5 Logic Functioning bit
 (42 11)  (60 187)  (60 187)  LC_5 Logic Functioning bit
 (21 12)  (39 188)  (39 188)  routing T_1_11.sp4_h_r_35 <X> T_1_11.lc_trk_g3_3
 (22 12)  (40 188)  (40 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (41 188)  (41 188)  routing T_1_11.sp4_h_r_35 <X> T_1_11.lc_trk_g3_3
 (24 12)  (42 188)  (42 188)  routing T_1_11.sp4_h_r_35 <X> T_1_11.lc_trk_g3_3
 (27 12)  (45 188)  (45 188)  routing T_1_11.lc_trk_g1_2 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 188)  (47 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 188)  (50 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (53 188)  (53 188)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.input_2_6
 (36 12)  (54 188)  (54 188)  LC_6 Logic Functioning bit
 (39 12)  (57 188)  (57 188)  LC_6 Logic Functioning bit
 (41 12)  (59 188)  (59 188)  LC_6 Logic Functioning bit
 (42 12)  (60 188)  (60 188)  LC_6 Logic Functioning bit
 (44 12)  (62 188)  (62 188)  LC_6 Logic Functioning bit
 (22 13)  (40 189)  (40 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (48 189)  (48 189)  routing T_1_11.lc_trk_g1_2 <X> T_1_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 189)  (50 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (51 189)  (51 189)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.input_2_6
 (34 13)  (52 189)  (52 189)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.input_2_6
 (36 13)  (54 189)  (54 189)  LC_6 Logic Functioning bit
 (39 13)  (57 189)  (57 189)  LC_6 Logic Functioning bit
 (41 13)  (59 189)  (59 189)  LC_6 Logic Functioning bit
 (42 13)  (60 189)  (60 189)  LC_6 Logic Functioning bit
 (17 14)  (35 190)  (35 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (43 190)  (43 190)  routing T_1_11.sp4_v_b_38 <X> T_1_11.lc_trk_g3_6
 (28 14)  (46 190)  (46 190)  routing T_1_11.lc_trk_g2_4 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 190)  (47 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 190)  (48 190)  routing T_1_11.lc_trk_g2_4 <X> T_1_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 190)  (50 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (53 190)  (53 190)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.input_2_7
 (36 14)  (54 190)  (54 190)  LC_7 Logic Functioning bit
 (39 14)  (57 190)  (57 190)  LC_7 Logic Functioning bit
 (41 14)  (59 190)  (59 190)  LC_7 Logic Functioning bit
 (42 14)  (60 190)  (60 190)  LC_7 Logic Functioning bit
 (44 14)  (62 190)  (62 190)  LC_7 Logic Functioning bit
 (14 15)  (32 191)  (32 191)  routing T_1_11.tnl_op_4 <X> T_1_11.lc_trk_g3_4
 (15 15)  (33 191)  (33 191)  routing T_1_11.tnl_op_4 <X> T_1_11.lc_trk_g3_4
 (17 15)  (35 191)  (35 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (36 191)  (36 191)  routing T_1_11.sp4_r_v_b_45 <X> T_1_11.lc_trk_g3_5
 (22 15)  (40 191)  (40 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (41 191)  (41 191)  routing T_1_11.sp4_v_b_38 <X> T_1_11.lc_trk_g3_6
 (25 15)  (43 191)  (43 191)  routing T_1_11.sp4_v_b_38 <X> T_1_11.lc_trk_g3_6
 (32 15)  (50 191)  (50 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (51 191)  (51 191)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.input_2_7
 (34 15)  (52 191)  (52 191)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.input_2_7
 (35 15)  (53 191)  (53 191)  routing T_1_11.lc_trk_g3_6 <X> T_1_11.input_2_7
 (36 15)  (54 191)  (54 191)  LC_7 Logic Functioning bit
 (39 15)  (57 191)  (57 191)  LC_7 Logic Functioning bit
 (41 15)  (59 191)  (59 191)  LC_7 Logic Functioning bit
 (42 15)  (60 191)  (60 191)  LC_7 Logic Functioning bit


LogicTile_2_11

 (4 0)  (76 176)  (76 176)  routing T_2_11.sp4_v_t_41 <X> T_2_11.sp4_v_b_0
 (6 0)  (78 176)  (78 176)  routing T_2_11.sp4_v_t_41 <X> T_2_11.sp4_v_b_0
 (11 0)  (83 176)  (83 176)  routing T_2_11.sp4_h_l_45 <X> T_2_11.sp4_v_b_2
 (13 0)  (85 176)  (85 176)  routing T_2_11.sp4_h_l_45 <X> T_2_11.sp4_v_b_2
 (14 0)  (86 176)  (86 176)  routing T_2_11.sp4_v_b_0 <X> T_2_11.lc_trk_g0_0
 (17 0)  (89 176)  (89 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (93 176)  (93 176)  routing T_2_11.sp4_h_r_19 <X> T_2_11.lc_trk_g0_3
 (22 0)  (94 176)  (94 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (95 176)  (95 176)  routing T_2_11.sp4_h_r_19 <X> T_2_11.lc_trk_g0_3
 (24 0)  (96 176)  (96 176)  routing T_2_11.sp4_h_r_19 <X> T_2_11.lc_trk_g0_3
 (27 0)  (99 176)  (99 176)  routing T_2_11.lc_trk_g1_0 <X> T_2_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 176)  (101 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (116 176)  (116 176)  LC_0 Logic Functioning bit
 (12 1)  (84 177)  (84 177)  routing T_2_11.sp4_h_l_45 <X> T_2_11.sp4_v_b_2
 (16 1)  (88 177)  (88 177)  routing T_2_11.sp4_v_b_0 <X> T_2_11.lc_trk_g0_0
 (17 1)  (89 177)  (89 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (93 177)  (93 177)  routing T_2_11.sp4_h_r_19 <X> T_2_11.lc_trk_g0_3
 (32 1)  (104 177)  (104 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 177)  (105 177)  routing T_2_11.lc_trk_g2_0 <X> T_2_11.input_2_0
 (50 1)  (122 177)  (122 177)  Carry_In_Mux bit 

 (19 2)  (91 178)  (91 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (99 178)  (99 178)  routing T_2_11.lc_trk_g1_1 <X> T_2_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 178)  (101 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 178)  (104 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (107 178)  (107 178)  routing T_2_11.lc_trk_g3_4 <X> T_2_11.input_2_1
 (36 2)  (108 178)  (108 178)  LC_1 Logic Functioning bit
 (39 2)  (111 178)  (111 178)  LC_1 Logic Functioning bit
 (41 2)  (113 178)  (113 178)  LC_1 Logic Functioning bit
 (42 2)  (114 178)  (114 178)  LC_1 Logic Functioning bit
 (44 2)  (116 178)  (116 178)  LC_1 Logic Functioning bit
 (10 3)  (82 179)  (82 179)  routing T_2_11.sp4_h_l_45 <X> T_2_11.sp4_v_t_36
 (14 3)  (86 179)  (86 179)  routing T_2_11.top_op_4 <X> T_2_11.lc_trk_g0_4
 (15 3)  (87 179)  (87 179)  routing T_2_11.top_op_4 <X> T_2_11.lc_trk_g0_4
 (17 3)  (89 179)  (89 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (32 3)  (104 179)  (104 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (105 179)  (105 179)  routing T_2_11.lc_trk_g3_4 <X> T_2_11.input_2_1
 (34 3)  (106 179)  (106 179)  routing T_2_11.lc_trk_g3_4 <X> T_2_11.input_2_1
 (36 3)  (108 179)  (108 179)  LC_1 Logic Functioning bit
 (39 3)  (111 179)  (111 179)  LC_1 Logic Functioning bit
 (41 3)  (113 179)  (113 179)  LC_1 Logic Functioning bit
 (42 3)  (114 179)  (114 179)  LC_1 Logic Functioning bit
 (15 4)  (87 180)  (87 180)  routing T_2_11.top_op_1 <X> T_2_11.lc_trk_g1_1
 (17 4)  (89 180)  (89 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (94 180)  (94 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 180)  (96 180)  routing T_2_11.top_op_3 <X> T_2_11.lc_trk_g1_3
 (27 4)  (99 180)  (99 180)  routing T_2_11.lc_trk_g1_2 <X> T_2_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 180)  (101 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 180)  (104 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 180)  (108 180)  LC_2 Logic Functioning bit
 (39 4)  (111 180)  (111 180)  LC_2 Logic Functioning bit
 (41 4)  (113 180)  (113 180)  LC_2 Logic Functioning bit
 (42 4)  (114 180)  (114 180)  LC_2 Logic Functioning bit
 (44 4)  (116 180)  (116 180)  LC_2 Logic Functioning bit
 (14 5)  (86 181)  (86 181)  routing T_2_11.top_op_0 <X> T_2_11.lc_trk_g1_0
 (15 5)  (87 181)  (87 181)  routing T_2_11.top_op_0 <X> T_2_11.lc_trk_g1_0
 (17 5)  (89 181)  (89 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (90 181)  (90 181)  routing T_2_11.top_op_1 <X> T_2_11.lc_trk_g1_1
 (21 5)  (93 181)  (93 181)  routing T_2_11.top_op_3 <X> T_2_11.lc_trk_g1_3
 (22 5)  (94 181)  (94 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (96 181)  (96 181)  routing T_2_11.top_op_2 <X> T_2_11.lc_trk_g1_2
 (25 5)  (97 181)  (97 181)  routing T_2_11.top_op_2 <X> T_2_11.lc_trk_g1_2
 (30 5)  (102 181)  (102 181)  routing T_2_11.lc_trk_g1_2 <X> T_2_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 181)  (104 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (108 181)  (108 181)  LC_2 Logic Functioning bit
 (39 5)  (111 181)  (111 181)  LC_2 Logic Functioning bit
 (41 5)  (113 181)  (113 181)  LC_2 Logic Functioning bit
 (42 5)  (114 181)  (114 181)  LC_2 Logic Functioning bit
 (8 6)  (80 182)  (80 182)  routing T_2_11.sp4_v_t_41 <X> T_2_11.sp4_h_l_41
 (9 6)  (81 182)  (81 182)  routing T_2_11.sp4_v_t_41 <X> T_2_11.sp4_h_l_41
 (15 6)  (87 182)  (87 182)  routing T_2_11.top_op_5 <X> T_2_11.lc_trk_g1_5
 (17 6)  (89 182)  (89 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (99 182)  (99 182)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 182)  (101 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 182)  (104 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 182)  (108 182)  LC_3 Logic Functioning bit
 (39 6)  (111 182)  (111 182)  LC_3 Logic Functioning bit
 (41 6)  (113 182)  (113 182)  LC_3 Logic Functioning bit
 (42 6)  (114 182)  (114 182)  LC_3 Logic Functioning bit
 (44 6)  (116 182)  (116 182)  LC_3 Logic Functioning bit
 (14 7)  (86 183)  (86 183)  routing T_2_11.sp12_h_r_20 <X> T_2_11.lc_trk_g1_4
 (16 7)  (88 183)  (88 183)  routing T_2_11.sp12_h_r_20 <X> T_2_11.lc_trk_g1_4
 (17 7)  (89 183)  (89 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (90 183)  (90 183)  routing T_2_11.top_op_5 <X> T_2_11.lc_trk_g1_5
 (22 7)  (94 183)  (94 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 183)  (96 183)  routing T_2_11.top_op_6 <X> T_2_11.lc_trk_g1_6
 (25 7)  (97 183)  (97 183)  routing T_2_11.top_op_6 <X> T_2_11.lc_trk_g1_6
 (30 7)  (102 183)  (102 183)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 183)  (104 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (108 183)  (108 183)  LC_3 Logic Functioning bit
 (39 7)  (111 183)  (111 183)  LC_3 Logic Functioning bit
 (41 7)  (113 183)  (113 183)  LC_3 Logic Functioning bit
 (42 7)  (114 183)  (114 183)  LC_3 Logic Functioning bit
 (13 8)  (85 184)  (85 184)  routing T_2_11.sp4_h_l_45 <X> T_2_11.sp4_v_b_8
 (27 8)  (99 184)  (99 184)  routing T_2_11.lc_trk_g3_2 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 184)  (100 184)  routing T_2_11.lc_trk_g3_2 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 184)  (101 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 184)  (104 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (107 184)  (107 184)  routing T_2_11.lc_trk_g0_4 <X> T_2_11.input_2_4
 (36 8)  (108 184)  (108 184)  LC_4 Logic Functioning bit
 (39 8)  (111 184)  (111 184)  LC_4 Logic Functioning bit
 (41 8)  (113 184)  (113 184)  LC_4 Logic Functioning bit
 (42 8)  (114 184)  (114 184)  LC_4 Logic Functioning bit
 (44 8)  (116 184)  (116 184)  LC_4 Logic Functioning bit
 (9 9)  (81 185)  (81 185)  routing T_2_11.sp4_v_t_46 <X> T_2_11.sp4_v_b_7
 (10 9)  (82 185)  (82 185)  routing T_2_11.sp4_v_t_46 <X> T_2_11.sp4_v_b_7
 (12 9)  (84 185)  (84 185)  routing T_2_11.sp4_h_l_45 <X> T_2_11.sp4_v_b_8
 (14 9)  (86 185)  (86 185)  routing T_2_11.sp4_r_v_b_32 <X> T_2_11.lc_trk_g2_0
 (17 9)  (89 185)  (89 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (30 9)  (102 185)  (102 185)  routing T_2_11.lc_trk_g3_2 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 185)  (104 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (108 185)  (108 185)  LC_4 Logic Functioning bit
 (39 9)  (111 185)  (111 185)  LC_4 Logic Functioning bit
 (41 9)  (113 185)  (113 185)  LC_4 Logic Functioning bit
 (42 9)  (114 185)  (114 185)  LC_4 Logic Functioning bit
 (27 10)  (99 186)  (99 186)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 186)  (101 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 186)  (102 186)  routing T_2_11.lc_trk_g1_5 <X> T_2_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 186)  (104 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (107 186)  (107 186)  routing T_2_11.lc_trk_g1_4 <X> T_2_11.input_2_5
 (36 10)  (108 186)  (108 186)  LC_5 Logic Functioning bit
 (39 10)  (111 186)  (111 186)  LC_5 Logic Functioning bit
 (41 10)  (113 186)  (113 186)  LC_5 Logic Functioning bit
 (42 10)  (114 186)  (114 186)  LC_5 Logic Functioning bit
 (44 10)  (116 186)  (116 186)  LC_5 Logic Functioning bit
 (14 11)  (86 187)  (86 187)  routing T_2_11.sp4_r_v_b_36 <X> T_2_11.lc_trk_g2_4
 (17 11)  (89 187)  (89 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (32 11)  (104 187)  (104 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (106 187)  (106 187)  routing T_2_11.lc_trk_g1_4 <X> T_2_11.input_2_5
 (36 11)  (108 187)  (108 187)  LC_5 Logic Functioning bit
 (39 11)  (111 187)  (111 187)  LC_5 Logic Functioning bit
 (41 11)  (113 187)  (113 187)  LC_5 Logic Functioning bit
 (42 11)  (114 187)  (114 187)  LC_5 Logic Functioning bit
 (25 12)  (97 188)  (97 188)  routing T_2_11.sp4_v_t_23 <X> T_2_11.lc_trk_g3_2
 (27 12)  (99 188)  (99 188)  routing T_2_11.lc_trk_g1_6 <X> T_2_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 188)  (101 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 188)  (102 188)  routing T_2_11.lc_trk_g1_6 <X> T_2_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 188)  (104 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (107 188)  (107 188)  routing T_2_11.lc_trk_g3_5 <X> T_2_11.input_2_6
 (36 12)  (108 188)  (108 188)  LC_6 Logic Functioning bit
 (39 12)  (111 188)  (111 188)  LC_6 Logic Functioning bit
 (41 12)  (113 188)  (113 188)  LC_6 Logic Functioning bit
 (42 12)  (114 188)  (114 188)  LC_6 Logic Functioning bit
 (44 12)  (116 188)  (116 188)  LC_6 Logic Functioning bit
 (22 13)  (94 189)  (94 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 189)  (95 189)  routing T_2_11.sp4_v_t_23 <X> T_2_11.lc_trk_g3_2
 (25 13)  (97 189)  (97 189)  routing T_2_11.sp4_v_t_23 <X> T_2_11.lc_trk_g3_2
 (30 13)  (102 189)  (102 189)  routing T_2_11.lc_trk_g1_6 <X> T_2_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 189)  (104 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (105 189)  (105 189)  routing T_2_11.lc_trk_g3_5 <X> T_2_11.input_2_6
 (34 13)  (106 189)  (106 189)  routing T_2_11.lc_trk_g3_5 <X> T_2_11.input_2_6
 (36 13)  (108 189)  (108 189)  LC_6 Logic Functioning bit
 (39 13)  (111 189)  (111 189)  LC_6 Logic Functioning bit
 (41 13)  (113 189)  (113 189)  LC_6 Logic Functioning bit
 (42 13)  (114 189)  (114 189)  LC_6 Logic Functioning bit
 (15 14)  (87 190)  (87 190)  routing T_2_11.sp4_v_t_32 <X> T_2_11.lc_trk_g3_5
 (16 14)  (88 190)  (88 190)  routing T_2_11.sp4_v_t_32 <X> T_2_11.lc_trk_g3_5
 (17 14)  (89 190)  (89 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (28 14)  (100 190)  (100 190)  routing T_2_11.lc_trk_g2_4 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 190)  (101 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 190)  (102 190)  routing T_2_11.lc_trk_g2_4 <X> T_2_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 190)  (104 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (40 14)  (112 190)  (112 190)  LC_7 Logic Functioning bit
 (41 14)  (113 190)  (113 190)  LC_7 Logic Functioning bit
 (42 14)  (114 190)  (114 190)  LC_7 Logic Functioning bit
 (43 14)  (115 190)  (115 190)  LC_7 Logic Functioning bit
 (14 15)  (86 191)  (86 191)  routing T_2_11.sp4_r_v_b_44 <X> T_2_11.lc_trk_g3_4
 (17 15)  (89 191)  (89 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (98 191)  (98 191)  routing T_2_11.lc_trk_g0_3 <X> T_2_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 191)  (101 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (108 191)  (108 191)  LC_7 Logic Functioning bit
 (37 15)  (109 191)  (109 191)  LC_7 Logic Functioning bit
 (38 15)  (110 191)  (110 191)  LC_7 Logic Functioning bit
 (39 15)  (111 191)  (111 191)  LC_7 Logic Functioning bit


RAM_Tile_3_11

 (11 0)  (137 176)  (137 176)  routing T_3_11.sp4_v_t_46 <X> T_3_11.sp4_v_b_2
 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (134 177)  (134 177)  routing T_3_11.sp4_h_l_36 <X> T_3_11.sp4_v_b_1
 (9 1)  (135 177)  (135 177)  routing T_3_11.sp4_h_l_36 <X> T_3_11.sp4_v_b_1
 (12 1)  (138 177)  (138 177)  routing T_3_11.sp4_v_t_46 <X> T_3_11.sp4_v_b_2
 (6 10)  (132 186)  (132 186)  routing T_3_11.sp4_h_l_36 <X> T_3_11.sp4_v_t_43
 (8 10)  (134 186)  (134 186)  routing T_3_11.sp4_v_t_42 <X> T_3_11.sp4_h_l_42
 (9 10)  (135 186)  (135 186)  routing T_3_11.sp4_v_t_42 <X> T_3_11.sp4_h_l_42
 (8 13)  (134 189)  (134 189)  routing T_3_11.sp4_v_t_42 <X> T_3_11.sp4_v_b_10
 (10 13)  (136 189)  (136 189)  routing T_3_11.sp4_v_t_42 <X> T_3_11.sp4_v_b_10
 (12 14)  (138 190)  (138 190)  routing T_3_11.sp4_v_t_46 <X> T_3_11.sp4_h_l_46
 (11 15)  (137 191)  (137 191)  routing T_3_11.sp4_v_t_46 <X> T_3_11.sp4_h_l_46


LogicTile_4_11

 (3 2)  (171 178)  (171 178)  routing T_4_11.sp12_v_t_23 <X> T_4_11.sp12_h_l_23


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (17 0)  (0 160)  (0 160)  IOB_0 IO Functioning bit
 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (6 1)  (11 161)  (11 161)  routing T_0_10.span12_horz_8 <X> T_0_10.lc_trk_g0_0
 (7 1)  (10 161)  (10 161)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (17 3)  (0 163)  (0 163)  IOB_0 IO Functioning bit
 (16 4)  (1 164)  (1 164)  IOB_0 IO Functioning bit
 (13 5)  (4 165)  (4 165)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (7 6)  (10 166)  (10 166)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_rgt_7 lc_trk_g0_7
 (8 6)  (9 166)  (9 166)  routing T_0_10.logic_op_rgt_7 <X> T_0_10.lc_trk_g0_7
 (8 7)  (9 167)  (9 167)  routing T_0_10.logic_op_rgt_7 <X> T_0_10.lc_trk_g0_7
 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 170)  (4 170)  routing T_0_10.lc_trk_g0_7 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (0 170)  (0 170)  IOB_1 IO Functioning bit
 (12 11)  (5 171)  (5 171)  routing T_0_10.lc_trk_g0_7 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 171)  (4 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 173)  (0 173)  IOB_1 IO Functioning bit
 (14 14)  (3 174)  (3 174)  routing T_0_10.glb_netwk_4 <X> T_0_10.wire_io_cluster/io_1/outclk
 (16 14)  (1 174)  (1 174)  IOB_1 IO Functioning bit
 (15 15)  (2 175)  (2 175)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


LogicTile_1_10

 (17 0)  (35 160)  (35 160)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 160)  (36 160)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g0_1
 (28 0)  (46 160)  (46 160)  routing T_1_10.lc_trk_g2_1 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 160)  (47 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 160)  (49 160)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 160)  (50 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 160)  (51 160)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 160)  (54 160)  LC_0 Logic Functioning bit
 (38 0)  (56 160)  (56 160)  LC_0 Logic Functioning bit
 (41 0)  (59 160)  (59 160)  LC_0 Logic Functioning bit
 (43 0)  (61 160)  (61 160)  LC_0 Logic Functioning bit
 (52 0)  (70 160)  (70 160)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (36 161)  (36 161)  routing T_1_10.bnr_op_1 <X> T_1_10.lc_trk_g0_1
 (22 1)  (40 161)  (40 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (45 161)  (45 161)  routing T_1_10.lc_trk_g1_1 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 161)  (47 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 161)  (54 161)  LC_0 Logic Functioning bit
 (38 1)  (56 161)  (56 161)  LC_0 Logic Functioning bit
 (40 1)  (58 161)  (58 161)  LC_0 Logic Functioning bit
 (42 1)  (60 161)  (60 161)  LC_0 Logic Functioning bit
 (15 2)  (33 162)  (33 162)  routing T_1_10.top_op_5 <X> T_1_10.lc_trk_g0_5
 (17 2)  (35 162)  (35 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (44 162)  (44 162)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 162)  (45 162)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 162)  (46 162)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 162)  (47 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 162)  (50 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 162)  (52 162)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 162)  (54 162)  LC_1 Logic Functioning bit
 (37 2)  (55 162)  (55 162)  LC_1 Logic Functioning bit
 (38 2)  (56 162)  (56 162)  LC_1 Logic Functioning bit
 (39 2)  (57 162)  (57 162)  LC_1 Logic Functioning bit
 (41 2)  (59 162)  (59 162)  LC_1 Logic Functioning bit
 (43 2)  (61 162)  (61 162)  LC_1 Logic Functioning bit
 (14 3)  (32 163)  (32 163)  routing T_1_10.top_op_4 <X> T_1_10.lc_trk_g0_4
 (15 3)  (33 163)  (33 163)  routing T_1_10.top_op_4 <X> T_1_10.lc_trk_g0_4
 (17 3)  (35 163)  (35 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (36 163)  (36 163)  routing T_1_10.top_op_5 <X> T_1_10.lc_trk_g0_5
 (28 3)  (46 163)  (46 163)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 163)  (47 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 163)  (48 163)  routing T_1_10.lc_trk_g3_3 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 163)  (49 163)  routing T_1_10.lc_trk_g1_3 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 163)  (54 163)  LC_1 Logic Functioning bit
 (38 3)  (56 163)  (56 163)  LC_1 Logic Functioning bit
 (15 4)  (33 164)  (33 164)  routing T_1_10.top_op_1 <X> T_1_10.lc_trk_g1_1
 (17 4)  (35 164)  (35 164)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (40 164)  (40 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 164)  (42 164)  routing T_1_10.top_op_3 <X> T_1_10.lc_trk_g1_3
 (29 4)  (47 164)  (47 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 164)  (49 164)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 164)  (50 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 164)  (51 164)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 164)  (52 164)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 164)  (54 164)  LC_2 Logic Functioning bit
 (38 4)  (56 164)  (56 164)  LC_2 Logic Functioning bit
 (41 4)  (59 164)  (59 164)  LC_2 Logic Functioning bit
 (42 4)  (60 164)  (60 164)  LC_2 Logic Functioning bit
 (43 4)  (61 164)  (61 164)  LC_2 Logic Functioning bit
 (50 4)  (68 164)  (68 164)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (36 165)  (36 165)  routing T_1_10.top_op_1 <X> T_1_10.lc_trk_g1_1
 (21 5)  (39 165)  (39 165)  routing T_1_10.top_op_3 <X> T_1_10.lc_trk_g1_3
 (26 5)  (44 165)  (44 165)  routing T_1_10.lc_trk_g0_2 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 165)  (47 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 165)  (49 165)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (43 5)  (61 165)  (61 165)  LC_2 Logic Functioning bit
 (51 5)  (69 165)  (69 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (40 166)  (40 166)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 166)  (42 166)  routing T_1_10.top_op_7 <X> T_1_10.lc_trk_g1_7
 (21 7)  (39 167)  (39 167)  routing T_1_10.top_op_7 <X> T_1_10.lc_trk_g1_7
 (15 8)  (33 168)  (33 168)  routing T_1_10.tnr_op_1 <X> T_1_10.lc_trk_g2_1
 (17 8)  (35 168)  (35 168)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (44 168)  (44 168)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 168)  (45 168)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 168)  (46 168)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 168)  (47 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 168)  (48 168)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 168)  (49 168)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 168)  (50 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 168)  (51 168)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 168)  (53 168)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.input_2_4
 (42 8)  (60 168)  (60 168)  LC_4 Logic Functioning bit
 (13 9)  (31 169)  (31 169)  routing T_1_10.sp4_v_t_38 <X> T_1_10.sp4_h_r_8
 (28 9)  (46 169)  (46 169)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 169)  (47 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 169)  (48 169)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 169)  (50 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (55 169)  (55 169)  LC_4 Logic Functioning bit
 (39 9)  (57 169)  (57 169)  LC_4 Logic Functioning bit
 (42 9)  (60 169)  (60 169)  LC_4 Logic Functioning bit
 (16 10)  (34 170)  (34 170)  routing T_1_10.sp4_v_t_16 <X> T_1_10.lc_trk_g2_5
 (17 10)  (35 170)  (35 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (36 170)  (36 170)  routing T_1_10.sp4_v_t_16 <X> T_1_10.lc_trk_g2_5
 (22 10)  (40 170)  (40 170)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (42 170)  (42 170)  routing T_1_10.tnr_op_7 <X> T_1_10.lc_trk_g2_7
 (25 10)  (43 170)  (43 170)  routing T_1_10.sp4_v_b_30 <X> T_1_10.lc_trk_g2_6
 (26 10)  (44 170)  (44 170)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 170)  (45 170)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 170)  (46 170)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 170)  (47 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 170)  (48 170)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 170)  (49 170)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 170)  (50 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 170)  (51 170)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 170)  (53 170)  routing T_1_10.lc_trk_g0_5 <X> T_1_10.input_2_5
 (41 10)  (59 170)  (59 170)  LC_5 Logic Functioning bit
 (42 10)  (60 170)  (60 170)  LC_5 Logic Functioning bit
 (43 10)  (61 170)  (61 170)  LC_5 Logic Functioning bit
 (15 11)  (33 171)  (33 171)  routing T_1_10.tnr_op_4 <X> T_1_10.lc_trk_g2_4
 (17 11)  (35 171)  (35 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (40 171)  (40 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (41 171)  (41 171)  routing T_1_10.sp4_v_b_30 <X> T_1_10.lc_trk_g2_6
 (28 11)  (46 171)  (46 171)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 171)  (47 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 171)  (49 171)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 171)  (50 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (43 11)  (61 171)  (61 171)  LC_5 Logic Functioning bit
 (10 12)  (28 172)  (28 172)  routing T_1_10.sp4_v_t_40 <X> T_1_10.sp4_h_r_10
 (22 12)  (40 172)  (40 172)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (42 172)  (42 172)  routing T_1_10.tnr_op_3 <X> T_1_10.lc_trk_g3_3
 (26 12)  (44 172)  (44 172)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 172)  (46 172)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 172)  (47 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 172)  (48 172)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 172)  (49 172)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 172)  (50 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 172)  (51 172)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 172)  (53 172)  routing T_1_10.lc_trk_g1_7 <X> T_1_10.input_2_6
 (42 12)  (60 172)  (60 172)  LC_6 Logic Functioning bit
 (26 13)  (44 173)  (44 173)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 173)  (46 173)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 173)  (47 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 173)  (48 173)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 173)  (50 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (52 173)  (52 173)  routing T_1_10.lc_trk_g1_7 <X> T_1_10.input_2_6
 (35 13)  (53 173)  (53 173)  routing T_1_10.lc_trk_g1_7 <X> T_1_10.input_2_6
 (36 13)  (54 173)  (54 173)  LC_6 Logic Functioning bit
 (38 13)  (56 173)  (56 173)  LC_6 Logic Functioning bit
 (43 13)  (61 173)  (61 173)  LC_6 Logic Functioning bit
 (14 14)  (32 174)  (32 174)  routing T_1_10.rgt_op_4 <X> T_1_10.lc_trk_g3_4
 (15 14)  (33 174)  (33 174)  routing T_1_10.tnr_op_5 <X> T_1_10.lc_trk_g3_5
 (17 14)  (35 174)  (35 174)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (43 174)  (43 174)  routing T_1_10.sp4_v_b_30 <X> T_1_10.lc_trk_g3_6
 (26 14)  (44 174)  (44 174)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_7/in_0
 (32 14)  (50 174)  (50 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (54 174)  (54 174)  LC_7 Logic Functioning bit
 (38 14)  (56 174)  (56 174)  LC_7 Logic Functioning bit
 (42 14)  (60 174)  (60 174)  LC_7 Logic Functioning bit
 (43 14)  (61 174)  (61 174)  LC_7 Logic Functioning bit
 (50 14)  (68 174)  (68 174)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (33 175)  (33 175)  routing T_1_10.rgt_op_4 <X> T_1_10.lc_trk_g3_4
 (17 15)  (35 175)  (35 175)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (40 175)  (40 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (41 175)  (41 175)  routing T_1_10.sp4_v_b_30 <X> T_1_10.lc_trk_g3_6
 (27 15)  (45 175)  (45 175)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 175)  (46 175)  routing T_1_10.lc_trk_g3_4 <X> T_1_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 175)  (47 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 175)  (49 175)  routing T_1_10.lc_trk_g0_2 <X> T_1_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (55 175)  (55 175)  LC_7 Logic Functioning bit
 (39 15)  (57 175)  (57 175)  LC_7 Logic Functioning bit
 (42 15)  (60 175)  (60 175)  LC_7 Logic Functioning bit
 (43 15)  (61 175)  (61 175)  LC_7 Logic Functioning bit


LogicTile_2_10

 (14 0)  (86 160)  (86 160)  routing T_2_10.sp4_h_r_8 <X> T_2_10.lc_trk_g0_0
 (26 0)  (98 160)  (98 160)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 160)  (100 160)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 160)  (101 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 160)  (102 160)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 160)  (103 160)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 160)  (104 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 160)  (108 160)  LC_0 Logic Functioning bit
 (40 0)  (112 160)  (112 160)  LC_0 Logic Functioning bit
 (15 1)  (87 161)  (87 161)  routing T_2_10.sp4_h_r_8 <X> T_2_10.lc_trk_g0_0
 (16 1)  (88 161)  (88 161)  routing T_2_10.sp4_h_r_8 <X> T_2_10.lc_trk_g0_0
 (17 1)  (89 161)  (89 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (94 161)  (94 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (96 161)  (96 161)  routing T_2_10.top_op_2 <X> T_2_10.lc_trk_g0_2
 (25 1)  (97 161)  (97 161)  routing T_2_10.top_op_2 <X> T_2_10.lc_trk_g0_2
 (26 1)  (98 161)  (98 161)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 161)  (99 161)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 161)  (101 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 161)  (102 161)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 161)  (104 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (111 161)  (111 161)  LC_0 Logic Functioning bit
 (43 1)  (115 161)  (115 161)  LC_0 Logic Functioning bit
 (15 2)  (87 162)  (87 162)  routing T_2_10.sp4_h_r_21 <X> T_2_10.lc_trk_g0_5
 (16 2)  (88 162)  (88 162)  routing T_2_10.sp4_h_r_21 <X> T_2_10.lc_trk_g0_5
 (17 2)  (89 162)  (89 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (90 162)  (90 162)  routing T_2_10.sp4_h_r_21 <X> T_2_10.lc_trk_g0_5
 (21 2)  (93 162)  (93 162)  routing T_2_10.wire_logic_cluster/lc_7/out <X> T_2_10.lc_trk_g0_7
 (22 2)  (94 162)  (94 162)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (98 162)  (98 162)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 162)  (101 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 162)  (105 162)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 162)  (108 162)  LC_1 Logic Functioning bit
 (37 2)  (109 162)  (109 162)  LC_1 Logic Functioning bit
 (38 2)  (110 162)  (110 162)  LC_1 Logic Functioning bit
 (39 2)  (111 162)  (111 162)  LC_1 Logic Functioning bit
 (41 2)  (113 162)  (113 162)  LC_1 Logic Functioning bit
 (43 2)  (115 162)  (115 162)  LC_1 Logic Functioning bit
 (18 3)  (90 163)  (90 163)  routing T_2_10.sp4_h_r_21 <X> T_2_10.lc_trk_g0_5
 (22 3)  (94 163)  (94 163)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 163)  (96 163)  routing T_2_10.top_op_6 <X> T_2_10.lc_trk_g0_6
 (25 3)  (97 163)  (97 163)  routing T_2_10.top_op_6 <X> T_2_10.lc_trk_g0_6
 (28 3)  (100 163)  (100 163)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 163)  (101 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 163)  (102 163)  routing T_2_10.lc_trk_g0_2 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 163)  (103 163)  routing T_2_10.lc_trk_g2_2 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 163)  (108 163)  LC_1 Logic Functioning bit
 (38 3)  (110 163)  (110 163)  LC_1 Logic Functioning bit
 (16 4)  (88 164)  (88 164)  routing T_2_10.sp4_v_b_1 <X> T_2_10.lc_trk_g1_1
 (17 4)  (89 164)  (89 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (90 164)  (90 164)  routing T_2_10.sp4_v_b_1 <X> T_2_10.lc_trk_g1_1
 (26 4)  (98 164)  (98 164)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 164)  (99 164)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 164)  (100 164)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 164)  (101 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 164)  (103 164)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 164)  (104 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 164)  (108 164)  LC_2 Logic Functioning bit
 (38 4)  (110 164)  (110 164)  LC_2 Logic Functioning bit
 (47 4)  (119 164)  (119 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (94 165)  (94 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (97 165)  (97 165)  routing T_2_10.sp4_r_v_b_26 <X> T_2_10.lc_trk_g1_2
 (27 5)  (99 165)  (99 165)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 165)  (101 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 165)  (103 165)  routing T_2_10.lc_trk_g0_7 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 165)  (108 165)  LC_2 Logic Functioning bit
 (37 5)  (109 165)  (109 165)  LC_2 Logic Functioning bit
 (38 5)  (110 165)  (110 165)  LC_2 Logic Functioning bit
 (39 5)  (111 165)  (111 165)  LC_2 Logic Functioning bit
 (40 5)  (112 165)  (112 165)  LC_2 Logic Functioning bit
 (42 5)  (114 165)  (114 165)  LC_2 Logic Functioning bit
 (14 6)  (86 166)  (86 166)  routing T_2_10.sp4_v_b_4 <X> T_2_10.lc_trk_g1_4
 (17 6)  (89 166)  (89 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 166)  (90 166)  routing T_2_10.wire_logic_cluster/lc_5/out <X> T_2_10.lc_trk_g1_5
 (21 6)  (93 166)  (93 166)  routing T_2_10.sp4_h_l_10 <X> T_2_10.lc_trk_g1_7
 (22 6)  (94 166)  (94 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (95 166)  (95 166)  routing T_2_10.sp4_h_l_10 <X> T_2_10.lc_trk_g1_7
 (24 6)  (96 166)  (96 166)  routing T_2_10.sp4_h_l_10 <X> T_2_10.lc_trk_g1_7
 (27 6)  (99 166)  (99 166)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 166)  (100 166)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 166)  (101 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 166)  (102 166)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 166)  (103 166)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 166)  (106 166)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 166)  (107 166)  routing T_2_10.lc_trk_g0_5 <X> T_2_10.input_2_3
 (37 6)  (109 166)  (109 166)  LC_3 Logic Functioning bit
 (41 6)  (113 166)  (113 166)  LC_3 Logic Functioning bit
 (43 6)  (115 166)  (115 166)  LC_3 Logic Functioning bit
 (16 7)  (88 167)  (88 167)  routing T_2_10.sp4_v_b_4 <X> T_2_10.lc_trk_g1_4
 (17 7)  (89 167)  (89 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (93 167)  (93 167)  routing T_2_10.sp4_h_l_10 <X> T_2_10.lc_trk_g1_7
 (26 7)  (98 167)  (98 167)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 167)  (99 167)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 167)  (101 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 167)  (103 167)  routing T_2_10.lc_trk_g1_7 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 167)  (104 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (110 167)  (110 167)  LC_3 Logic Functioning bit
 (40 7)  (112 167)  (112 167)  LC_3 Logic Functioning bit
 (42 7)  (114 167)  (114 167)  LC_3 Logic Functioning bit
 (43 7)  (115 167)  (115 167)  LC_3 Logic Functioning bit
 (12 8)  (84 168)  (84 168)  routing T_2_10.sp4_v_t_45 <X> T_2_10.sp4_h_r_8
 (27 8)  (99 168)  (99 168)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 168)  (101 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 168)  (103 168)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 168)  (104 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 168)  (106 168)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 168)  (108 168)  LC_4 Logic Functioning bit
 (38 8)  (110 168)  (110 168)  LC_4 Logic Functioning bit
 (42 8)  (114 168)  (114 168)  LC_4 Logic Functioning bit
 (43 8)  (115 168)  (115 168)  LC_4 Logic Functioning bit
 (50 8)  (122 168)  (122 168)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (94 169)  (94 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (96 169)  (96 169)  routing T_2_10.tnl_op_2 <X> T_2_10.lc_trk_g2_2
 (25 9)  (97 169)  (97 169)  routing T_2_10.tnl_op_2 <X> T_2_10.lc_trk_g2_2
 (29 9)  (101 169)  (101 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 169)  (102 169)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (42 9)  (114 169)  (114 169)  LC_4 Logic Functioning bit
 (43 9)  (115 169)  (115 169)  LC_4 Logic Functioning bit
 (16 10)  (88 170)  (88 170)  routing T_2_10.sp4_v_t_16 <X> T_2_10.lc_trk_g2_5
 (17 10)  (89 170)  (89 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (90 170)  (90 170)  routing T_2_10.sp4_v_t_16 <X> T_2_10.lc_trk_g2_5
 (21 10)  (93 170)  (93 170)  routing T_2_10.sp4_v_t_26 <X> T_2_10.lc_trk_g2_7
 (22 10)  (94 170)  (94 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (95 170)  (95 170)  routing T_2_10.sp4_v_t_26 <X> T_2_10.lc_trk_g2_7
 (26 10)  (98 170)  (98 170)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 170)  (101 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 170)  (102 170)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 170)  (103 170)  routing T_2_10.lc_trk_g2_6 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 170)  (104 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 170)  (105 170)  routing T_2_10.lc_trk_g2_6 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (38 10)  (110 170)  (110 170)  LC_5 Logic Functioning bit
 (39 10)  (111 170)  (111 170)  LC_5 Logic Functioning bit
 (41 10)  (113 170)  (113 170)  LC_5 Logic Functioning bit
 (21 11)  (93 171)  (93 171)  routing T_2_10.sp4_v_t_26 <X> T_2_10.lc_trk_g2_7
 (22 11)  (94 171)  (94 171)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (96 171)  (96 171)  routing T_2_10.tnl_op_6 <X> T_2_10.lc_trk_g2_6
 (25 11)  (97 171)  (97 171)  routing T_2_10.tnl_op_6 <X> T_2_10.lc_trk_g2_6
 (28 11)  (100 171)  (100 171)  routing T_2_10.lc_trk_g2_5 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 171)  (101 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 171)  (102 171)  routing T_2_10.lc_trk_g0_6 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 171)  (103 171)  routing T_2_10.lc_trk_g2_6 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 171)  (104 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (106 171)  (106 171)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.input_2_5
 (35 11)  (107 171)  (107 171)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.input_2_5
 (38 11)  (110 171)  (110 171)  LC_5 Logic Functioning bit
 (15 12)  (87 172)  (87 172)  routing T_2_10.sp4_h_r_33 <X> T_2_10.lc_trk_g3_1
 (16 12)  (88 172)  (88 172)  routing T_2_10.sp4_h_r_33 <X> T_2_10.lc_trk_g3_1
 (17 12)  (89 172)  (89 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (90 172)  (90 172)  routing T_2_10.sp4_h_r_33 <X> T_2_10.lc_trk_g3_1
 (27 12)  (99 172)  (99 172)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 172)  (101 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 172)  (103 172)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 172)  (104 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 172)  (105 172)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 172)  (107 172)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.input_2_6
 (37 12)  (109 172)  (109 172)  LC_6 Logic Functioning bit
 (41 12)  (113 172)  (113 172)  LC_6 Logic Functioning bit
 (43 12)  (115 172)  (115 172)  LC_6 Logic Functioning bit
 (16 13)  (88 173)  (88 173)  routing T_2_10.sp12_v_b_8 <X> T_2_10.lc_trk_g3_0
 (17 13)  (89 173)  (89 173)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (29 13)  (101 173)  (101 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 173)  (102 173)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 173)  (103 173)  routing T_2_10.lc_trk_g2_7 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 173)  (104 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (105 173)  (105 173)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.input_2_6
 (34 13)  (106 173)  (106 173)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.input_2_6
 (39 13)  (111 173)  (111 173)  LC_6 Logic Functioning bit
 (41 13)  (113 173)  (113 173)  LC_6 Logic Functioning bit
 (42 13)  (114 173)  (114 173)  LC_6 Logic Functioning bit
 (43 13)  (115 173)  (115 173)  LC_6 Logic Functioning bit
 (16 14)  (88 174)  (88 174)  routing T_2_10.sp4_v_t_16 <X> T_2_10.lc_trk_g3_5
 (17 14)  (89 174)  (89 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (90 174)  (90 174)  routing T_2_10.sp4_v_t_16 <X> T_2_10.lc_trk_g3_5
 (27 14)  (99 174)  (99 174)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 174)  (100 174)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 174)  (101 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 174)  (104 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 174)  (106 174)  routing T_2_10.lc_trk_g1_1 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 174)  (108 174)  LC_7 Logic Functioning bit
 (38 14)  (110 174)  (110 174)  LC_7 Logic Functioning bit
 (42 14)  (114 174)  (114 174)  LC_7 Logic Functioning bit
 (43 14)  (115 174)  (115 174)  LC_7 Logic Functioning bit
 (50 14)  (122 174)  (122 174)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (98 175)  (98 175)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 175)  (99 175)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 175)  (101 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (42 15)  (114 175)  (114 175)  LC_7 Logic Functioning bit
 (43 15)  (115 175)  (115 175)  LC_7 Logic Functioning bit


LogicTile_4_10

 (5 14)  (173 174)  (173 174)  routing T_4_10.sp4_v_t_44 <X> T_4_10.sp4_h_l_44
 (6 15)  (174 175)  (174 175)  routing T_4_10.sp4_v_t_44 <X> T_4_10.sp4_h_l_44


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (13 3)  (4 147)  (4 147)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_b_1
 (14 3)  (3 147)  (3 147)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_b_1
 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (7 6)  (10 150)  (10 150)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_rgt_7 lc_trk_g0_7
 (8 6)  (9 150)  (9 150)  routing T_0_9.logic_op_rgt_7 <X> T_0_9.lc_trk_g0_7
 (8 7)  (9 151)  (9 151)  routing T_0_9.logic_op_rgt_7 <X> T_0_9.lc_trk_g0_7
 (13 7)  (4 151)  (4 151)  routing T_0_9.span4_horz_13 <X> T_0_9.span4_vert_b_2
 (14 7)  (3 151)  (3 151)  routing T_0_9.span4_horz_13 <X> T_0_9.span4_vert_b_2
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (13 10)  (4 154)  (4 154)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (0 154)  (0 154)  IOB_1 IO Functioning bit
 (12 11)  (5 155)  (5 155)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 155)  (4 155)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 157)  (0 157)  IOB_1 IO Functioning bit
 (14 14)  (3 158)  (3 158)  routing T_0_9.glb_netwk_4 <X> T_0_9.wire_io_cluster/io_1/outclk
 (16 14)  (1 158)  (1 158)  IOB_1 IO Functioning bit
 (15 15)  (2 159)  (2 159)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


LogicTile_1_9

 (11 0)  (29 144)  (29 144)  routing T_1_9.sp4_v_t_43 <X> T_1_9.sp4_v_b_2
 (13 0)  (31 144)  (31 144)  routing T_1_9.sp4_v_t_43 <X> T_1_9.sp4_v_b_2
 (21 0)  (39 144)  (39 144)  routing T_1_9.sp4_h_r_19 <X> T_1_9.lc_trk_g0_3
 (22 0)  (40 144)  (40 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (41 144)  (41 144)  routing T_1_9.sp4_h_r_19 <X> T_1_9.lc_trk_g0_3
 (24 0)  (42 144)  (42 144)  routing T_1_9.sp4_h_r_19 <X> T_1_9.lc_trk_g0_3
 (29 0)  (47 144)  (47 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 144)  (50 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 144)  (51 144)  routing T_1_9.lc_trk_g2_1 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 144)  (53 144)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.input_2_0
 (36 0)  (54 144)  (54 144)  LC_0 Logic Functioning bit
 (37 0)  (55 144)  (55 144)  LC_0 Logic Functioning bit
 (40 0)  (58 144)  (58 144)  LC_0 Logic Functioning bit
 (41 0)  (59 144)  (59 144)  LC_0 Logic Functioning bit
 (9 1)  (27 145)  (27 145)  routing T_1_9.sp4_v_t_36 <X> T_1_9.sp4_v_b_1
 (21 1)  (39 145)  (39 145)  routing T_1_9.sp4_h_r_19 <X> T_1_9.lc_trk_g0_3
 (27 1)  (45 145)  (45 145)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 145)  (46 145)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 145)  (47 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 145)  (48 145)  routing T_1_9.lc_trk_g0_3 <X> T_1_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 145)  (50 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (51 145)  (51 145)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.input_2_0
 (34 1)  (52 145)  (52 145)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.input_2_0
 (14 2)  (32 146)  (32 146)  routing T_1_9.sp4_v_t_1 <X> T_1_9.lc_trk_g0_4
 (26 2)  (44 146)  (44 146)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_1/in_0
 (28 2)  (46 146)  (46 146)  routing T_1_9.lc_trk_g2_0 <X> T_1_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 146)  (47 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 146)  (50 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 146)  (52 146)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 146)  (54 146)  LC_1 Logic Functioning bit
 (46 2)  (64 146)  (64 146)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (68 146)  (68 146)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (32 147)  (32 147)  routing T_1_9.sp4_v_t_1 <X> T_1_9.lc_trk_g0_4
 (16 3)  (34 147)  (34 147)  routing T_1_9.sp4_v_t_1 <X> T_1_9.lc_trk_g0_4
 (17 3)  (35 147)  (35 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (45 147)  (45 147)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 147)  (46 147)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 147)  (47 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 147)  (49 147)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (22 4)  (40 148)  (40 148)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (42 148)  (42 148)  routing T_1_9.bot_op_3 <X> T_1_9.lc_trk_g1_3
 (26 4)  (44 148)  (44 148)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 148)  (45 148)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 148)  (46 148)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 148)  (47 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 148)  (50 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 148)  (51 148)  routing T_1_9.lc_trk_g2_1 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 148)  (53 148)  routing T_1_9.lc_trk_g2_4 <X> T_1_9.input_2_2
 (37 4)  (55 148)  (55 148)  LC_2 Logic Functioning bit
 (27 5)  (45 149)  (45 149)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 149)  (46 149)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 149)  (47 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 149)  (48 149)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 149)  (50 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (51 149)  (51 149)  routing T_1_9.lc_trk_g2_4 <X> T_1_9.input_2_2
 (36 5)  (54 149)  (54 149)  LC_2 Logic Functioning bit
 (38 5)  (56 149)  (56 149)  LC_2 Logic Functioning bit
 (39 5)  (57 149)  (57 149)  LC_2 Logic Functioning bit
 (41 5)  (59 149)  (59 149)  LC_2 Logic Functioning bit
 (42 5)  (60 149)  (60 149)  LC_2 Logic Functioning bit
 (43 5)  (61 149)  (61 149)  LC_2 Logic Functioning bit
 (15 6)  (33 150)  (33 150)  routing T_1_9.top_op_5 <X> T_1_9.lc_trk_g1_5
 (17 6)  (35 150)  (35 150)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (47 150)  (47 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 150)  (48 150)  routing T_1_9.lc_trk_g0_4 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 150)  (49 150)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 150)  (50 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 150)  (51 150)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 150)  (52 150)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 150)  (54 150)  LC_3 Logic Functioning bit
 (37 6)  (55 150)  (55 150)  LC_3 Logic Functioning bit
 (38 6)  (56 150)  (56 150)  LC_3 Logic Functioning bit
 (42 6)  (60 150)  (60 150)  LC_3 Logic Functioning bit
 (50 6)  (68 150)  (68 150)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (32 151)  (32 151)  routing T_1_9.top_op_4 <X> T_1_9.lc_trk_g1_4
 (15 7)  (33 151)  (33 151)  routing T_1_9.top_op_4 <X> T_1_9.lc_trk_g1_4
 (17 7)  (35 151)  (35 151)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (36 151)  (36 151)  routing T_1_9.top_op_5 <X> T_1_9.lc_trk_g1_5
 (26 7)  (44 151)  (44 151)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 151)  (45 151)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 151)  (46 151)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 151)  (47 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 151)  (49 151)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (37 7)  (55 151)  (55 151)  LC_3 Logic Functioning bit
 (42 7)  (60 151)  (60 151)  LC_3 Logic Functioning bit
 (11 8)  (29 152)  (29 152)  routing T_1_9.sp4_h_r_3 <X> T_1_9.sp4_v_b_8
 (15 8)  (33 152)  (33 152)  routing T_1_9.sp4_h_r_41 <X> T_1_9.lc_trk_g2_1
 (16 8)  (34 152)  (34 152)  routing T_1_9.sp4_h_r_41 <X> T_1_9.lc_trk_g2_1
 (17 8)  (35 152)  (35 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (36 152)  (36 152)  routing T_1_9.sp4_h_r_41 <X> T_1_9.lc_trk_g2_1
 (28 8)  (46 152)  (46 152)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 152)  (47 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 152)  (48 152)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 152)  (49 152)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 152)  (50 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 152)  (52 152)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 152)  (54 152)  LC_4 Logic Functioning bit
 (37 8)  (55 152)  (55 152)  LC_4 Logic Functioning bit
 (39 8)  (57 152)  (57 152)  LC_4 Logic Functioning bit
 (43 8)  (61 152)  (61 152)  LC_4 Logic Functioning bit
 (46 8)  (64 152)  (64 152)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (68 152)  (68 152)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (33 153)  (33 153)  routing T_1_9.tnr_op_0 <X> T_1_9.lc_trk_g2_0
 (17 9)  (35 153)  (35 153)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (36 153)  (36 153)  routing T_1_9.sp4_h_r_41 <X> T_1_9.lc_trk_g2_1
 (30 9)  (48 153)  (48 153)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 153)  (54 153)  LC_4 Logic Functioning bit
 (37 9)  (55 153)  (55 153)  LC_4 Logic Functioning bit
 (39 9)  (57 153)  (57 153)  LC_4 Logic Functioning bit
 (43 9)  (61 153)  (61 153)  LC_4 Logic Functioning bit
 (14 10)  (32 154)  (32 154)  routing T_1_9.bnl_op_4 <X> T_1_9.lc_trk_g2_4
 (22 10)  (40 154)  (40 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (46 154)  (46 154)  routing T_1_9.lc_trk_g2_4 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 154)  (47 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 154)  (48 154)  routing T_1_9.lc_trk_g2_4 <X> T_1_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 154)  (50 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 154)  (51 154)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 154)  (52 154)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (55 154)  (55 154)  LC_5 Logic Functioning bit
 (41 10)  (59 154)  (59 154)  LC_5 Logic Functioning bit
 (43 10)  (61 154)  (61 154)  LC_5 Logic Functioning bit
 (14 11)  (32 155)  (32 155)  routing T_1_9.bnl_op_4 <X> T_1_9.lc_trk_g2_4
 (17 11)  (35 155)  (35 155)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (39 155)  (39 155)  routing T_1_9.sp4_r_v_b_39 <X> T_1_9.lc_trk_g2_7
 (26 11)  (44 155)  (44 155)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 155)  (45 155)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 155)  (46 155)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 155)  (47 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 155)  (50 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (53 155)  (53 155)  routing T_1_9.lc_trk_g0_3 <X> T_1_9.input_2_5
 (38 11)  (56 155)  (56 155)  LC_5 Logic Functioning bit
 (40 11)  (58 155)  (58 155)  LC_5 Logic Functioning bit
 (42 11)  (60 155)  (60 155)  LC_5 Logic Functioning bit
 (43 11)  (61 155)  (61 155)  LC_5 Logic Functioning bit
 (9 12)  (27 156)  (27 156)  routing T_1_9.sp4_v_t_47 <X> T_1_9.sp4_h_r_10
 (17 12)  (35 156)  (35 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (43 156)  (43 156)  routing T_1_9.bnl_op_2 <X> T_1_9.lc_trk_g3_2
 (26 12)  (44 156)  (44 156)  routing T_1_9.lc_trk_g0_4 <X> T_1_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 156)  (46 156)  routing T_1_9.lc_trk_g2_1 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 156)  (47 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 156)  (50 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 156)  (51 156)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 156)  (52 156)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 156)  (54 156)  LC_6 Logic Functioning bit
 (37 12)  (55 156)  (55 156)  LC_6 Logic Functioning bit
 (38 12)  (56 156)  (56 156)  LC_6 Logic Functioning bit
 (42 12)  (60 156)  (60 156)  LC_6 Logic Functioning bit
 (50 12)  (68 156)  (68 156)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (36 157)  (36 157)  routing T_1_9.sp4_r_v_b_41 <X> T_1_9.lc_trk_g3_1
 (22 13)  (40 157)  (40 157)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (43 157)  (43 157)  routing T_1_9.bnl_op_2 <X> T_1_9.lc_trk_g3_2
 (29 13)  (47 157)  (47 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 157)  (49 157)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 157)  (54 157)  LC_6 Logic Functioning bit
 (43 13)  (61 157)  (61 157)  LC_6 Logic Functioning bit
 (14 14)  (32 158)  (32 158)  routing T_1_9.rgt_op_4 <X> T_1_9.lc_trk_g3_4
 (17 14)  (35 158)  (35 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (40 158)  (40 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (41 158)  (41 158)  routing T_1_9.sp4_h_r_31 <X> T_1_9.lc_trk_g3_7
 (24 14)  (42 158)  (42 158)  routing T_1_9.sp4_h_r_31 <X> T_1_9.lc_trk_g3_7
 (26 14)  (44 158)  (44 158)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (31 14)  (49 158)  (49 158)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 158)  (50 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 158)  (52 158)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 158)  (54 158)  LC_7 Logic Functioning bit
 (37 14)  (55 158)  (55 158)  LC_7 Logic Functioning bit
 (39 14)  (57 158)  (57 158)  LC_7 Logic Functioning bit
 (43 14)  (61 158)  (61 158)  LC_7 Logic Functioning bit
 (50 14)  (68 158)  (68 158)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (33 159)  (33 159)  routing T_1_9.rgt_op_4 <X> T_1_9.lc_trk_g3_4
 (17 15)  (35 159)  (35 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (36 159)  (36 159)  routing T_1_9.sp4_r_v_b_45 <X> T_1_9.lc_trk_g3_5
 (21 15)  (39 159)  (39 159)  routing T_1_9.sp4_h_r_31 <X> T_1_9.lc_trk_g3_7
 (26 15)  (44 159)  (44 159)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 159)  (46 159)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 159)  (47 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (54 159)  (54 159)  LC_7 Logic Functioning bit
 (37 15)  (55 159)  (55 159)  LC_7 Logic Functioning bit
 (38 15)  (56 159)  (56 159)  LC_7 Logic Functioning bit
 (42 15)  (60 159)  (60 159)  LC_7 Logic Functioning bit


LogicTile_2_9

 (17 0)  (89 144)  (89 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (28 0)  (100 144)  (100 144)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 144)  (101 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 144)  (102 144)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 144)  (103 144)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 144)  (104 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 144)  (105 144)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 144)  (106 144)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 144)  (108 144)  LC_0 Logic Functioning bit
 (37 0)  (109 144)  (109 144)  LC_0 Logic Functioning bit
 (38 0)  (110 144)  (110 144)  LC_0 Logic Functioning bit
 (42 0)  (114 144)  (114 144)  LC_0 Logic Functioning bit
 (18 1)  (90 145)  (90 145)  routing T_2_9.sp4_r_v_b_34 <X> T_2_9.lc_trk_g0_1
 (22 1)  (94 145)  (94 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (100 145)  (100 145)  routing T_2_9.lc_trk_g2_0 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 145)  (101 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 145)  (102 145)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 145)  (104 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 145)  (107 145)  routing T_2_9.lc_trk_g0_2 <X> T_2_9.input_2_0
 (36 1)  (108 145)  (108 145)  LC_0 Logic Functioning bit
 (37 1)  (109 145)  (109 145)  LC_0 Logic Functioning bit
 (38 1)  (110 145)  (110 145)  LC_0 Logic Functioning bit
 (39 1)  (111 145)  (111 145)  LC_0 Logic Functioning bit
 (14 2)  (86 146)  (86 146)  routing T_2_9.sp4_v_t_1 <X> T_2_9.lc_trk_g0_4
 (27 2)  (99 146)  (99 146)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 146)  (101 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 146)  (103 146)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 146)  (104 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 146)  (108 146)  LC_1 Logic Functioning bit
 (37 2)  (109 146)  (109 146)  LC_1 Logic Functioning bit
 (41 2)  (113 146)  (113 146)  LC_1 Logic Functioning bit
 (43 2)  (115 146)  (115 146)  LC_1 Logic Functioning bit
 (50 2)  (122 146)  (122 146)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (86 147)  (86 147)  routing T_2_9.sp4_v_t_1 <X> T_2_9.lc_trk_g0_4
 (16 3)  (88 147)  (88 147)  routing T_2_9.sp4_v_t_1 <X> T_2_9.lc_trk_g0_4
 (17 3)  (89 147)  (89 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (30 3)  (102 147)  (102 147)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (108 147)  (108 147)  LC_1 Logic Functioning bit
 (37 3)  (109 147)  (109 147)  LC_1 Logic Functioning bit
 (41 3)  (113 147)  (113 147)  LC_1 Logic Functioning bit
 (43 3)  (115 147)  (115 147)  LC_1 Logic Functioning bit
 (15 4)  (87 148)  (87 148)  routing T_2_9.top_op_1 <X> T_2_9.lc_trk_g1_1
 (17 4)  (89 148)  (89 148)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (93 148)  (93 148)  routing T_2_9.wire_logic_cluster/lc_3/out <X> T_2_9.lc_trk_g1_3
 (22 4)  (94 148)  (94 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (100 148)  (100 148)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 148)  (101 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 148)  (102 148)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 148)  (103 148)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 148)  (104 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 148)  (105 148)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 148)  (106 148)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 148)  (107 148)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.input_2_2
 (37 4)  (109 148)  (109 148)  LC_2 Logic Functioning bit
 (38 4)  (110 148)  (110 148)  LC_2 Logic Functioning bit
 (41 4)  (113 148)  (113 148)  LC_2 Logic Functioning bit
 (18 5)  (90 149)  (90 149)  routing T_2_9.top_op_1 <X> T_2_9.lc_trk_g1_1
 (28 5)  (100 149)  (100 149)  routing T_2_9.lc_trk_g2_0 <X> T_2_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 149)  (101 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 149)  (102 149)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 149)  (104 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (106 149)  (106 149)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.input_2_2
 (35 5)  (107 149)  (107 149)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.input_2_2
 (38 5)  (110 149)  (110 149)  LC_2 Logic Functioning bit
 (39 5)  (111 149)  (111 149)  LC_2 Logic Functioning bit
 (41 5)  (113 149)  (113 149)  LC_2 Logic Functioning bit
 (42 5)  (114 149)  (114 149)  LC_2 Logic Functioning bit
 (8 6)  (80 150)  (80 150)  routing T_2_9.sp4_v_t_47 <X> T_2_9.sp4_h_l_41
 (9 6)  (81 150)  (81 150)  routing T_2_9.sp4_v_t_47 <X> T_2_9.sp4_h_l_41
 (10 6)  (82 150)  (82 150)  routing T_2_9.sp4_v_t_47 <X> T_2_9.sp4_h_l_41
 (21 6)  (93 150)  (93 150)  routing T_2_9.sp4_h_l_10 <X> T_2_9.lc_trk_g1_7
 (22 6)  (94 150)  (94 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (95 150)  (95 150)  routing T_2_9.sp4_h_l_10 <X> T_2_9.lc_trk_g1_7
 (24 6)  (96 150)  (96 150)  routing T_2_9.sp4_h_l_10 <X> T_2_9.lc_trk_g1_7
 (26 6)  (98 150)  (98 150)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (100 150)  (100 150)  routing T_2_9.lc_trk_g2_0 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 150)  (101 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 150)  (104 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 150)  (105 150)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 150)  (109 150)  LC_3 Logic Functioning bit
 (38 6)  (110 150)  (110 150)  LC_3 Logic Functioning bit
 (41 6)  (113 150)  (113 150)  LC_3 Logic Functioning bit
 (21 7)  (93 151)  (93 151)  routing T_2_9.sp4_h_l_10 <X> T_2_9.lc_trk_g1_7
 (26 7)  (98 151)  (98 151)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 151)  (100 151)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 151)  (101 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 151)  (103 151)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 151)  (104 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (105 151)  (105 151)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.input_2_3
 (34 7)  (106 151)  (106 151)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.input_2_3
 (38 7)  (110 151)  (110 151)  LC_3 Logic Functioning bit
 (39 7)  (111 151)  (111 151)  LC_3 Logic Functioning bit
 (40 7)  (112 151)  (112 151)  LC_3 Logic Functioning bit
 (43 7)  (115 151)  (115 151)  LC_3 Logic Functioning bit
 (27 8)  (99 152)  (99 152)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 152)  (100 152)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 152)  (101 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 152)  (103 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 152)  (104 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 152)  (105 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 152)  (106 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 152)  (107 152)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.input_2_4
 (36 8)  (108 152)  (108 152)  LC_4 Logic Functioning bit
 (37 8)  (109 152)  (109 152)  LC_4 Logic Functioning bit
 (40 8)  (112 152)  (112 152)  LC_4 Logic Functioning bit
 (41 8)  (113 152)  (113 152)  LC_4 Logic Functioning bit
 (15 9)  (87 153)  (87 153)  routing T_2_9.sp4_v_t_29 <X> T_2_9.lc_trk_g2_0
 (16 9)  (88 153)  (88 153)  routing T_2_9.sp4_v_t_29 <X> T_2_9.lc_trk_g2_0
 (17 9)  (89 153)  (89 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (94 153)  (94 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (95 153)  (95 153)  routing T_2_9.sp4_v_b_42 <X> T_2_9.lc_trk_g2_2
 (24 9)  (96 153)  (96 153)  routing T_2_9.sp4_v_b_42 <X> T_2_9.lc_trk_g2_2
 (26 9)  (98 153)  (98 153)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 153)  (100 153)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 153)  (101 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 153)  (104 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (106 153)  (106 153)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.input_2_4
 (35 9)  (107 153)  (107 153)  routing T_2_9.lc_trk_g1_7 <X> T_2_9.input_2_4
 (22 10)  (94 154)  (94 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (98 154)  (98 154)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 154)  (100 154)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 154)  (101 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 154)  (104 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 154)  (105 154)  routing T_2_9.lc_trk_g2_0 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 154)  (108 154)  LC_5 Logic Functioning bit
 (37 10)  (109 154)  (109 154)  LC_5 Logic Functioning bit
 (43 10)  (115 154)  (115 154)  LC_5 Logic Functioning bit
 (21 11)  (93 155)  (93 155)  routing T_2_9.sp4_r_v_b_39 <X> T_2_9.lc_trk_g2_7
 (26 11)  (98 155)  (98 155)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 155)  (100 155)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 155)  (101 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 155)  (102 155)  routing T_2_9.lc_trk_g2_2 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (32 11)  (104 155)  (104 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (108 155)  (108 155)  LC_5 Logic Functioning bit
 (37 11)  (109 155)  (109 155)  LC_5 Logic Functioning bit
 (41 11)  (113 155)  (113 155)  LC_5 Logic Functioning bit
 (42 11)  (114 155)  (114 155)  LC_5 Logic Functioning bit
 (43 11)  (115 155)  (115 155)  LC_5 Logic Functioning bit
 (22 12)  (94 156)  (94 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (95 156)  (95 156)  routing T_2_9.sp12_v_b_11 <X> T_2_9.lc_trk_g3_3
 (25 12)  (97 156)  (97 156)  routing T_2_9.wire_logic_cluster/lc_2/out <X> T_2_9.lc_trk_g3_2
 (26 12)  (98 156)  (98 156)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_6/in_0
 (32 12)  (104 156)  (104 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 156)  (105 156)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 156)  (106 156)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 156)  (108 156)  LC_6 Logic Functioning bit
 (37 12)  (109 156)  (109 156)  LC_6 Logic Functioning bit
 (39 12)  (111 156)  (111 156)  LC_6 Logic Functioning bit
 (43 12)  (115 156)  (115 156)  LC_6 Logic Functioning bit
 (50 12)  (122 156)  (122 156)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (86 157)  (86 157)  routing T_2_9.sp12_v_b_16 <X> T_2_9.lc_trk_g3_0
 (16 13)  (88 157)  (88 157)  routing T_2_9.sp12_v_b_16 <X> T_2_9.lc_trk_g3_0
 (17 13)  (89 157)  (89 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (94 157)  (94 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (101 157)  (101 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 157)  (103 157)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 157)  (108 157)  LC_6 Logic Functioning bit
 (37 13)  (109 157)  (109 157)  LC_6 Logic Functioning bit
 (38 13)  (110 157)  (110 157)  LC_6 Logic Functioning bit
 (42 13)  (114 157)  (114 157)  LC_6 Logic Functioning bit
 (26 14)  (98 158)  (98 158)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 158)  (99 158)  routing T_2_9.lc_trk_g1_1 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 158)  (101 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 158)  (104 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 158)  (105 158)  routing T_2_9.lc_trk_g3_3 <X> T_2_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 158)  (106 158)  routing T_2_9.lc_trk_g3_3 <X> T_2_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 158)  (108 158)  LC_7 Logic Functioning bit
 (37 14)  (109 158)  (109 158)  LC_7 Logic Functioning bit
 (50 14)  (122 158)  (122 158)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (86 159)  (86 159)  routing T_2_9.sp12_v_b_20 <X> T_2_9.lc_trk_g3_4
 (16 15)  (88 159)  (88 159)  routing T_2_9.sp12_v_b_20 <X> T_2_9.lc_trk_g3_4
 (17 15)  (89 159)  (89 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (26 15)  (98 159)  (98 159)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 159)  (100 159)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 159)  (101 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 159)  (103 159)  routing T_2_9.lc_trk_g3_3 <X> T_2_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 159)  (108 159)  LC_7 Logic Functioning bit
 (37 15)  (109 159)  (109 159)  LC_7 Logic Functioning bit
 (41 15)  (113 159)  (113 159)  LC_7 Logic Functioning bit
 (43 15)  (115 159)  (115 159)  LC_7 Logic Functioning bit
 (46 15)  (118 159)  (118 159)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control

 (13 8)  (139 152)  (139 152)  routing T_3_9.sp4_v_t_45 <X> T_3_9.sp4_v_b_8
 (8 10)  (134 154)  (134 154)  routing T_3_9.sp4_v_t_36 <X> T_3_9.sp4_h_l_42
 (9 10)  (135 154)  (135 154)  routing T_3_9.sp4_v_t_36 <X> T_3_9.sp4_h_l_42
 (10 10)  (136 154)  (136 154)  routing T_3_9.sp4_v_t_36 <X> T_3_9.sp4_h_l_42


LogicTile_4_9

 (5 10)  (173 154)  (173 154)  routing T_4_9.sp4_v_t_37 <X> T_4_9.sp4_h_l_43
 (4 11)  (172 155)  (172 155)  routing T_4_9.sp4_v_t_37 <X> T_4_9.sp4_h_l_43
 (6 11)  (174 155)  (174 155)  routing T_4_9.sp4_v_t_37 <X> T_4_9.sp4_h_l_43


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (1 0)  (16 128)  (16 128)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (0 1)  (17 129)  (17 129)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (0 3)  (17 131)  (17 131)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (0 8)  (17 136)  (17 136)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (2 9)  (15 137)  (15 137)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (13 13)  (4 141)  (4 141)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_b_3
 (14 13)  (3 141)  (3 141)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_b_3
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_1_8

 (3 0)  (21 128)  (21 128)  routing T_1_8.sp12_v_t_23 <X> T_1_8.sp12_v_b_0
 (25 0)  (43 128)  (43 128)  routing T_1_8.lft_op_2 <X> T_1_8.lc_trk_g0_2
 (22 1)  (40 129)  (40 129)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (42 129)  (42 129)  routing T_1_8.lft_op_2 <X> T_1_8.lc_trk_g0_2
 (14 2)  (32 130)  (32 130)  routing T_1_8.lft_op_4 <X> T_1_8.lc_trk_g0_4
 (29 2)  (47 130)  (47 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 130)  (49 130)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 130)  (50 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 130)  (52 130)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 130)  (53 130)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.input_2_1
 (39 2)  (57 130)  (57 130)  LC_1 Logic Functioning bit
 (15 3)  (33 131)  (33 131)  routing T_1_8.lft_op_4 <X> T_1_8.lc_trk_g0_4
 (17 3)  (35 131)  (35 131)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (44 131)  (44 131)  routing T_1_8.lc_trk_g1_2 <X> T_1_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 131)  (45 131)  routing T_1_8.lc_trk_g1_2 <X> T_1_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 131)  (47 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 131)  (48 131)  routing T_1_8.lc_trk_g0_2 <X> T_1_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 131)  (49 131)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 131)  (50 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (52 131)  (52 131)  routing T_1_8.lc_trk_g1_4 <X> T_1_8.input_2_1
 (37 3)  (55 131)  (55 131)  LC_1 Logic Functioning bit
 (39 3)  (57 131)  (57 131)  LC_1 Logic Functioning bit
 (42 3)  (60 131)  (60 131)  LC_1 Logic Functioning bit
 (25 4)  (43 132)  (43 132)  routing T_1_8.sp4_h_l_7 <X> T_1_8.lc_trk_g1_2
 (26 4)  (44 132)  (44 132)  routing T_1_8.lc_trk_g0_4 <X> T_1_8.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 132)  (46 132)  routing T_1_8.lc_trk_g2_3 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 132)  (47 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 132)  (50 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 132)  (51 132)  routing T_1_8.lc_trk_g2_3 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 132)  (53 132)  routing T_1_8.lc_trk_g3_5 <X> T_1_8.input_2_2
 (37 4)  (55 132)  (55 132)  LC_2 Logic Functioning bit
 (38 4)  (56 132)  (56 132)  LC_2 Logic Functioning bit
 (42 4)  (60 132)  (60 132)  LC_2 Logic Functioning bit
 (43 4)  (61 132)  (61 132)  LC_2 Logic Functioning bit
 (22 5)  (40 133)  (40 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (41 133)  (41 133)  routing T_1_8.sp4_h_l_7 <X> T_1_8.lc_trk_g1_2
 (24 5)  (42 133)  (42 133)  routing T_1_8.sp4_h_l_7 <X> T_1_8.lc_trk_g1_2
 (25 5)  (43 133)  (43 133)  routing T_1_8.sp4_h_l_7 <X> T_1_8.lc_trk_g1_2
 (29 5)  (47 133)  (47 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 133)  (48 133)  routing T_1_8.lc_trk_g2_3 <X> T_1_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 133)  (49 133)  routing T_1_8.lc_trk_g2_3 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 133)  (50 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (51 133)  (51 133)  routing T_1_8.lc_trk_g3_5 <X> T_1_8.input_2_2
 (34 5)  (52 133)  (52 133)  routing T_1_8.lc_trk_g3_5 <X> T_1_8.input_2_2
 (38 5)  (56 133)  (56 133)  LC_2 Logic Functioning bit
 (39 5)  (57 133)  (57 133)  LC_2 Logic Functioning bit
 (41 5)  (59 133)  (59 133)  LC_2 Logic Functioning bit
 (42 5)  (60 133)  (60 133)  LC_2 Logic Functioning bit
 (14 6)  (32 134)  (32 134)  routing T_1_8.lft_op_4 <X> T_1_8.lc_trk_g1_4
 (21 6)  (39 134)  (39 134)  routing T_1_8.sp4_v_b_15 <X> T_1_8.lc_trk_g1_7
 (22 6)  (40 134)  (40 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (41 134)  (41 134)  routing T_1_8.sp4_v_b_15 <X> T_1_8.lc_trk_g1_7
 (26 6)  (44 134)  (44 134)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 134)  (45 134)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 134)  (47 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 134)  (48 134)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 134)  (50 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 134)  (51 134)  routing T_1_8.lc_trk_g2_0 <X> T_1_8.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 134)  (53 134)  routing T_1_8.lc_trk_g2_7 <X> T_1_8.input_2_3
 (36 6)  (54 134)  (54 134)  LC_3 Logic Functioning bit
 (37 6)  (55 134)  (55 134)  LC_3 Logic Functioning bit
 (40 6)  (58 134)  (58 134)  LC_3 Logic Functioning bit
 (41 6)  (59 134)  (59 134)  LC_3 Logic Functioning bit
 (12 7)  (30 135)  (30 135)  routing T_1_8.sp4_h_l_40 <X> T_1_8.sp4_v_t_40
 (15 7)  (33 135)  (33 135)  routing T_1_8.lft_op_4 <X> T_1_8.lc_trk_g1_4
 (17 7)  (35 135)  (35 135)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (39 135)  (39 135)  routing T_1_8.sp4_v_b_15 <X> T_1_8.lc_trk_g1_7
 (22 7)  (40 135)  (40 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 7)  (45 135)  (45 135)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 135)  (46 135)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 135)  (47 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 135)  (48 135)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 135)  (50 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (51 135)  (51 135)  routing T_1_8.lc_trk_g2_7 <X> T_1_8.input_2_3
 (35 7)  (53 135)  (53 135)  routing T_1_8.lc_trk_g2_7 <X> T_1_8.input_2_3
 (14 8)  (32 136)  (32 136)  routing T_1_8.sp4_h_l_21 <X> T_1_8.lc_trk_g2_0
 (16 8)  (34 136)  (34 136)  routing T_1_8.sp4_v_t_12 <X> T_1_8.lc_trk_g2_1
 (17 8)  (35 136)  (35 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (36 136)  (36 136)  routing T_1_8.sp4_v_t_12 <X> T_1_8.lc_trk_g2_1
 (21 8)  (39 136)  (39 136)  routing T_1_8.sp4_h_r_35 <X> T_1_8.lc_trk_g2_3
 (22 8)  (40 136)  (40 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (41 136)  (41 136)  routing T_1_8.sp4_h_r_35 <X> T_1_8.lc_trk_g2_3
 (24 8)  (42 136)  (42 136)  routing T_1_8.sp4_h_r_35 <X> T_1_8.lc_trk_g2_3
 (25 8)  (43 136)  (43 136)  routing T_1_8.wire_logic_cluster/lc_2/out <X> T_1_8.lc_trk_g2_2
 (27 8)  (45 136)  (45 136)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 136)  (47 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 136)  (48 136)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 136)  (50 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 136)  (51 136)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 136)  (52 136)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 136)  (53 136)  routing T_1_8.lc_trk_g2_4 <X> T_1_8.input_2_4
 (36 8)  (54 136)  (54 136)  LC_4 Logic Functioning bit
 (37 8)  (55 136)  (55 136)  LC_4 Logic Functioning bit
 (38 8)  (56 136)  (56 136)  LC_4 Logic Functioning bit
 (42 8)  (60 136)  (60 136)  LC_4 Logic Functioning bit
 (15 9)  (33 137)  (33 137)  routing T_1_8.sp4_h_l_21 <X> T_1_8.lc_trk_g2_0
 (16 9)  (34 137)  (34 137)  routing T_1_8.sp4_h_l_21 <X> T_1_8.lc_trk_g2_0
 (17 9)  (35 137)  (35 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (40 137)  (40 137)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (44 137)  (44 137)  routing T_1_8.lc_trk_g0_2 <X> T_1_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 137)  (47 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 137)  (48 137)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 137)  (49 137)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 137)  (50 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (51 137)  (51 137)  routing T_1_8.lc_trk_g2_4 <X> T_1_8.input_2_4
 (36 9)  (54 137)  (54 137)  LC_4 Logic Functioning bit
 (38 9)  (56 137)  (56 137)  LC_4 Logic Functioning bit
 (48 9)  (66 137)  (66 137)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (24 138)  (24 138)  routing T_1_8.sp4_h_l_36 <X> T_1_8.sp4_v_t_43
 (22 10)  (40 138)  (40 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (44 138)  (44 138)  routing T_1_8.lc_trk_g2_7 <X> T_1_8.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 138)  (47 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 138)  (49 138)  routing T_1_8.lc_trk_g0_4 <X> T_1_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 138)  (50 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (55 138)  (55 138)  LC_5 Logic Functioning bit
 (14 11)  (32 139)  (32 139)  routing T_1_8.sp12_v_b_20 <X> T_1_8.lc_trk_g2_4
 (16 11)  (34 139)  (34 139)  routing T_1_8.sp12_v_b_20 <X> T_1_8.lc_trk_g2_4
 (17 11)  (35 139)  (35 139)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (39 139)  (39 139)  routing T_1_8.sp4_r_v_b_39 <X> T_1_8.lc_trk_g2_7
 (26 11)  (44 139)  (44 139)  routing T_1_8.lc_trk_g2_7 <X> T_1_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 139)  (46 139)  routing T_1_8.lc_trk_g2_7 <X> T_1_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 139)  (47 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 139)  (48 139)  routing T_1_8.lc_trk_g0_2 <X> T_1_8.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 139)  (50 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (51 139)  (51 139)  routing T_1_8.lc_trk_g2_3 <X> T_1_8.input_2_5
 (35 11)  (53 139)  (53 139)  routing T_1_8.lc_trk_g2_3 <X> T_1_8.input_2_5
 (36 11)  (54 139)  (54 139)  LC_5 Logic Functioning bit
 (38 11)  (56 139)  (56 139)  LC_5 Logic Functioning bit
 (39 11)  (57 139)  (57 139)  LC_5 Logic Functioning bit
 (41 11)  (59 139)  (59 139)  LC_5 Logic Functioning bit
 (42 11)  (60 139)  (60 139)  LC_5 Logic Functioning bit
 (43 11)  (61 139)  (61 139)  LC_5 Logic Functioning bit
 (17 12)  (35 140)  (35 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 140)  (36 140)  routing T_1_8.wire_logic_cluster/lc_1/out <X> T_1_8.lc_trk_g3_1
 (25 12)  (43 140)  (43 140)  routing T_1_8.rgt_op_2 <X> T_1_8.lc_trk_g3_2
 (32 12)  (50 140)  (50 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 140)  (51 140)  routing T_1_8.lc_trk_g2_1 <X> T_1_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 140)  (54 140)  LC_6 Logic Functioning bit
 (38 12)  (56 140)  (56 140)  LC_6 Logic Functioning bit
 (42 12)  (60 140)  (60 140)  LC_6 Logic Functioning bit
 (43 12)  (61 140)  (61 140)  LC_6 Logic Functioning bit
 (50 12)  (68 140)  (68 140)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (40 141)  (40 141)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 141)  (42 141)  routing T_1_8.rgt_op_2 <X> T_1_8.lc_trk_g3_2
 (27 13)  (45 141)  (45 141)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 141)  (46 141)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 141)  (47 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (55 141)  (55 141)  LC_6 Logic Functioning bit
 (39 13)  (57 141)  (57 141)  LC_6 Logic Functioning bit
 (42 13)  (60 141)  (60 141)  LC_6 Logic Functioning bit
 (43 13)  (61 141)  (61 141)  LC_6 Logic Functioning bit
 (14 14)  (32 142)  (32 142)  routing T_1_8.sp4_v_b_36 <X> T_1_8.lc_trk_g3_4
 (17 14)  (35 142)  (35 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (44 142)  (44 142)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_7/in_0
 (29 14)  (47 142)  (47 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 142)  (50 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 142)  (51 142)  routing T_1_8.lc_trk_g2_2 <X> T_1_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 142)  (54 142)  LC_7 Logic Functioning bit
 (37 14)  (55 142)  (55 142)  LC_7 Logic Functioning bit
 (39 14)  (57 142)  (57 142)  LC_7 Logic Functioning bit
 (43 14)  (61 142)  (61 142)  LC_7 Logic Functioning bit
 (46 14)  (64 142)  (64 142)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (68 142)  (68 142)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (32 143)  (32 143)  routing T_1_8.sp4_v_b_36 <X> T_1_8.lc_trk_g3_4
 (16 15)  (34 143)  (34 143)  routing T_1_8.sp4_v_b_36 <X> T_1_8.lc_trk_g3_4
 (17 15)  (35 143)  (35 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (36 143)  (36 143)  routing T_1_8.sp4_r_v_b_45 <X> T_1_8.lc_trk_g3_5
 (26 15)  (44 143)  (44 143)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 143)  (45 143)  routing T_1_8.lc_trk_g1_6 <X> T_1_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 143)  (47 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 143)  (48 143)  routing T_1_8.lc_trk_g0_2 <X> T_1_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 143)  (49 143)  routing T_1_8.lc_trk_g2_2 <X> T_1_8.wire_logic_cluster/lc_7/in_3
 (37 15)  (55 143)  (55 143)  LC_7 Logic Functioning bit
 (42 15)  (60 143)  (60 143)  LC_7 Logic Functioning bit


LogicTile_2_8

 (26 0)  (98 128)  (98 128)  routing T_2_8.lc_trk_g3_5 <X> T_2_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 128)  (99 128)  routing T_2_8.lc_trk_g3_4 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 128)  (100 128)  routing T_2_8.lc_trk_g3_4 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 128)  (101 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 128)  (102 128)  routing T_2_8.lc_trk_g3_4 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 128)  (104 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 128)  (105 128)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 128)  (106 128)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 128)  (107 128)  routing T_2_8.lc_trk_g1_7 <X> T_2_8.input_2_0
 (36 0)  (108 128)  (108 128)  LC_0 Logic Functioning bit
 (38 0)  (110 128)  (110 128)  LC_0 Logic Functioning bit
 (41 0)  (113 128)  (113 128)  LC_0 Logic Functioning bit
 (42 0)  (114 128)  (114 128)  LC_0 Logic Functioning bit
 (43 0)  (115 128)  (115 128)  LC_0 Logic Functioning bit
 (27 1)  (99 129)  (99 129)  routing T_2_8.lc_trk_g3_5 <X> T_2_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 129)  (100 129)  routing T_2_8.lc_trk_g3_5 <X> T_2_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 129)  (101 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 129)  (104 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (106 129)  (106 129)  routing T_2_8.lc_trk_g1_7 <X> T_2_8.input_2_0
 (35 1)  (107 129)  (107 129)  routing T_2_8.lc_trk_g1_7 <X> T_2_8.input_2_0
 (37 1)  (109 129)  (109 129)  LC_0 Logic Functioning bit
 (39 1)  (111 129)  (111 129)  LC_0 Logic Functioning bit
 (42 1)  (114 129)  (114 129)  LC_0 Logic Functioning bit
 (26 2)  (98 130)  (98 130)  routing T_2_8.lc_trk_g3_4 <X> T_2_8.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 130)  (99 130)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 130)  (100 130)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 130)  (101 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 130)  (102 130)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 130)  (103 130)  routing T_2_8.lc_trk_g2_4 <X> T_2_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 130)  (104 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 130)  (105 130)  routing T_2_8.lc_trk_g2_4 <X> T_2_8.wire_logic_cluster/lc_1/in_3
 (37 2)  (109 130)  (109 130)  LC_1 Logic Functioning bit
 (41 2)  (113 130)  (113 130)  LC_1 Logic Functioning bit
 (43 2)  (115 130)  (115 130)  LC_1 Logic Functioning bit
 (27 3)  (99 131)  (99 131)  routing T_2_8.lc_trk_g3_4 <X> T_2_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 131)  (100 131)  routing T_2_8.lc_trk_g3_4 <X> T_2_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 131)  (101 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 131)  (102 131)  routing T_2_8.lc_trk_g3_7 <X> T_2_8.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 131)  (104 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (105 131)  (105 131)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.input_2_1
 (34 3)  (106 131)  (106 131)  routing T_2_8.lc_trk_g3_0 <X> T_2_8.input_2_1
 (38 3)  (110 131)  (110 131)  LC_1 Logic Functioning bit
 (40 3)  (112 131)  (112 131)  LC_1 Logic Functioning bit
 (42 3)  (114 131)  (114 131)  LC_1 Logic Functioning bit
 (43 3)  (115 131)  (115 131)  LC_1 Logic Functioning bit
 (14 4)  (86 132)  (86 132)  routing T_2_8.wire_logic_cluster/lc_0/out <X> T_2_8.lc_trk_g1_0
 (32 4)  (104 132)  (104 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 132)  (106 132)  routing T_2_8.lc_trk_g1_0 <X> T_2_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 132)  (108 132)  LC_2 Logic Functioning bit
 (37 4)  (109 132)  (109 132)  LC_2 Logic Functioning bit
 (38 4)  (110 132)  (110 132)  LC_2 Logic Functioning bit
 (42 4)  (114 132)  (114 132)  LC_2 Logic Functioning bit
 (50 4)  (122 132)  (122 132)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (89 133)  (89 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (99 133)  (99 133)  routing T_2_8.lc_trk_g3_1 <X> T_2_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 133)  (100 133)  routing T_2_8.lc_trk_g3_1 <X> T_2_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 133)  (101 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 133)  (108 133)  LC_2 Logic Functioning bit
 (37 5)  (109 133)  (109 133)  LC_2 Logic Functioning bit
 (39 5)  (111 133)  (111 133)  LC_2 Logic Functioning bit
 (43 5)  (115 133)  (115 133)  LC_2 Logic Functioning bit
 (11 6)  (83 134)  (83 134)  routing T_2_8.sp4_h_l_37 <X> T_2_8.sp4_v_t_40
 (22 6)  (94 134)  (94 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (95 134)  (95 134)  routing T_2_8.sp4_v_b_23 <X> T_2_8.lc_trk_g1_7
 (24 6)  (96 134)  (96 134)  routing T_2_8.sp4_v_b_23 <X> T_2_8.lc_trk_g1_7
 (19 10)  (91 138)  (91 138)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (14 11)  (86 139)  (86 139)  routing T_2_8.sp4_r_v_b_36 <X> T_2_8.lc_trk_g2_4
 (17 11)  (89 139)  (89 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 12)  (88 140)  (88 140)  routing T_2_8.sp4_v_t_12 <X> T_2_8.lc_trk_g3_1
 (17 12)  (89 140)  (89 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (90 140)  (90 140)  routing T_2_8.sp4_v_t_12 <X> T_2_8.lc_trk_g3_1
 (14 13)  (86 141)  (86 141)  routing T_2_8.sp4_h_r_24 <X> T_2_8.lc_trk_g3_0
 (15 13)  (87 141)  (87 141)  routing T_2_8.sp4_h_r_24 <X> T_2_8.lc_trk_g3_0
 (16 13)  (88 141)  (88 141)  routing T_2_8.sp4_h_r_24 <X> T_2_8.lc_trk_g3_0
 (17 13)  (89 141)  (89 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (14 14)  (86 142)  (86 142)  routing T_2_8.sp4_h_r_44 <X> T_2_8.lc_trk_g3_4
 (17 14)  (89 142)  (89 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (94 142)  (94 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (86 143)  (86 143)  routing T_2_8.sp4_h_r_44 <X> T_2_8.lc_trk_g3_4
 (15 15)  (87 143)  (87 143)  routing T_2_8.sp4_h_r_44 <X> T_2_8.lc_trk_g3_4
 (16 15)  (88 143)  (88 143)  routing T_2_8.sp4_h_r_44 <X> T_2_8.lc_trk_g3_4
 (17 15)  (89 143)  (89 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (93 143)  (93 143)  routing T_2_8.sp4_r_v_b_47 <X> T_2_8.lc_trk_g3_7


RAM_Tile_3_8

 (11 2)  (137 130)  (137 130)  routing T_3_8.sp4_h_l_44 <X> T_3_8.sp4_v_t_39
 (12 10)  (138 138)  (138 138)  routing T_3_8.sp4_v_t_45 <X> T_3_8.sp4_h_l_45
 (11 11)  (137 139)  (137 139)  routing T_3_8.sp4_v_t_45 <X> T_3_8.sp4_h_l_45
 (12 14)  (138 142)  (138 142)  routing T_3_8.sp4_v_t_46 <X> T_3_8.sp4_h_l_46
 (11 15)  (137 143)  (137 143)  routing T_3_8.sp4_v_t_46 <X> T_3_8.sp4_h_l_46


LogicTile_4_8

 (8 10)  (176 138)  (176 138)  routing T_4_8.sp4_v_t_36 <X> T_4_8.sp4_h_l_42
 (9 10)  (177 138)  (177 138)  routing T_4_8.sp4_v_t_36 <X> T_4_8.sp4_h_l_42
 (10 10)  (178 138)  (178 138)  routing T_4_8.sp4_v_t_36 <X> T_4_8.sp4_h_l_42


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_2_7

 (19 6)  (91 118)  (91 118)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (17 0)  (0 96)  (0 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (5 2)  (12 98)  (12 98)  routing T_0_6.span4_vert_b_11 <X> T_0_6.lc_trk_g0_3
 (7 2)  (10 98)  (10 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 98)  (9 98)  routing T_0_6.span4_vert_b_11 <X> T_0_6.lc_trk_g0_3
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (4 6)  (13 102)  (13 102)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g0_6
 (5 7)  (12 103)  (12 103)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g0_6
 (7 7)  (10 103)  (10 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0

 (17 10)  (0 106)  (0 106)  IOB_1 IO Functioning bit
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g0_3 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (14 14)  (3 110)  (3 110)  routing T_0_6.glb_netwk_4 <X> T_0_6.wire_io_cluster/io_1/outclk
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit
 (15 15)  (2 111)  (2 111)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


LogicTile_1_6

 (9 3)  (27 99)  (27 99)  routing T_1_6.sp4_v_b_5 <X> T_1_6.sp4_v_t_36
 (10 3)  (28 99)  (28 99)  routing T_1_6.sp4_v_b_5 <X> T_1_6.sp4_v_t_36


LogicTile_2_6

 (9 3)  (81 99)  (81 99)  routing T_2_6.sp4_v_b_1 <X> T_2_6.sp4_v_t_36
 (8 7)  (80 103)  (80 103)  routing T_2_6.sp4_v_b_1 <X> T_2_6.sp4_v_t_41
 (10 7)  (82 103)  (82 103)  routing T_2_6.sp4_v_b_1 <X> T_2_6.sp4_v_t_41


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (17 0)  (0 80)  (0 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (14 3)  (3 83)  (3 83)  routing T_0_5.span4_vert_t_13 <X> T_0_5.span4_vert_b_1
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 84)  (4 84)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (9 5)  (8 85)  (8 85)  Column buffer control bit: BIOLEFT_half_column_clock_enable_4

 (12 5)  (5 85)  (5 85)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0

 (12 10)  (5 90)  (5 90)  routing T_0_5.lc_trk_g1_4 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 90)  (4 90)  routing T_0_5.lc_trk_g1_4 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (0 90)  (0 90)  IOB_1 IO Functioning bit
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 92)  (13 92)  routing T_0_5.span4_horz_36 <X> T_0_5.lc_trk_g1_4
 (5 13)  (12 93)  (12 93)  routing T_0_5.span4_horz_36 <X> T_0_5.lc_trk_g1_4
 (6 13)  (11 93)  (11 93)  routing T_0_5.span4_horz_36 <X> T_0_5.lc_trk_g1_4
 (7 13)  (10 93)  (10 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (5 14)  (12 94)  (12 94)  routing T_0_5.span4_horz_39 <X> T_0_5.lc_trk_g1_7
 (6 14)  (11 94)  (11 94)  routing T_0_5.span4_horz_39 <X> T_0_5.lc_trk_g1_7
 (7 14)  (10 94)  (10 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (9 94)  (9 94)  routing T_0_5.span4_horz_39 <X> T_0_5.lc_trk_g1_7
 (14 14)  (3 94)  (3 94)  routing T_0_5.glb_netwk_4 <X> T_0_5.wire_io_cluster/io_1/outclk
 (16 14)  (1 94)  (1 94)  IOB_1 IO Functioning bit
 (15 15)  (2 95)  (2 95)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


LogicTile_1_5

 (8 2)  (26 82)  (26 82)  routing T_1_5.sp4_v_t_36 <X> T_1_5.sp4_h_l_36
 (9 2)  (27 82)  (27 82)  routing T_1_5.sp4_v_t_36 <X> T_1_5.sp4_h_l_36
 (12 2)  (30 82)  (30 82)  routing T_1_5.sp4_v_t_45 <X> T_1_5.sp4_h_l_39
 (11 3)  (29 83)  (29 83)  routing T_1_5.sp4_v_t_45 <X> T_1_5.sp4_h_l_39
 (13 3)  (31 83)  (31 83)  routing T_1_5.sp4_v_t_45 <X> T_1_5.sp4_h_l_39


LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (12 4)  (5 68)  (5 68)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 68)  (4 68)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 68)  (1 68)  IOB_0 IO Functioning bit
 (9 5)  (8 69)  (8 69)  Column buffer control bit: BIOLEFT_half_column_clock_enable_4

 (13 5)  (4 69)  (4 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_horz_39 <X> T_0_4.lc_trk_g0_7
 (6 6)  (11 70)  (11 70)  routing T_0_4.span4_horz_39 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (9 70)  (9 70)  routing T_0_4.span4_horz_39 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (0 74)  (0 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 76)  (12 76)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g1_5
 (7 12)  (10 76)  (10 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 77)  (9 77)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g1_5
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (14 14)  (3 78)  (3 78)  routing T_0_4.glb_netwk_4 <X> T_0_4.wire_io_cluster/io_1/outclk
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit
 (15 15)  (2 79)  (2 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


LogicTile_1_4

 (12 2)  (30 66)  (30 66)  routing T_1_4.sp4_v_t_45 <X> T_1_4.sp4_h_l_39
 (11 3)  (29 67)  (29 67)  routing T_1_4.sp4_v_t_45 <X> T_1_4.sp4_h_l_39
 (13 3)  (31 67)  (31 67)  routing T_1_4.sp4_v_t_45 <X> T_1_4.sp4_h_l_39


LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (16 0)  (1 48)  (1 48)  IOB_0 IO Functioning bit
 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (12 4)  (5 52)  (5 52)  routing T_0_3.lc_trk_g1_7 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 52)  (4 52)  routing T_0_3.lc_trk_g1_7 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 52)  (1 52)  IOB_0 IO Functioning bit
 (12 5)  (5 53)  (5 53)  routing T_0_3.lc_trk_g1_7 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 53)  (4 53)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (7 6)  (10 54)  (10 54)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_rgt_7 lc_trk_g0_7
 (8 6)  (9 54)  (9 54)  routing T_0_3.logic_op_rgt_7 <X> T_0_3.lc_trk_g0_7
 (8 7)  (9 55)  (9 55)  routing T_0_3.logic_op_rgt_7 <X> T_0_3.lc_trk_g0_7
 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 58)  (4 58)  routing T_0_3.lc_trk_g0_7 <X> T_0_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 58)  (1 58)  IOB_1 IO Functioning bit
 (12 11)  (5 59)  (5 59)  routing T_0_3.lc_trk_g0_7 <X> T_0_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 59)  (4 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 61)  (0 61)  IOB_1 IO Functioning bit
 (5 14)  (12 62)  (12 62)  routing T_0_3.span4_vert_b_7 <X> T_0_3.lc_trk_g1_7
 (7 14)  (10 62)  (10 62)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1 62)  (1 62)  IOB_1 IO Functioning bit
 (8 15)  (9 63)  (9 63)  routing T_0_3.span4_vert_b_7 <X> T_0_3.lc_trk_g1_7


LogicTile_1_3

 (36 14)  (54 62)  (54 62)  LC_7 Logic Functioning bit
 (37 14)  (55 62)  (55 62)  LC_7 Logic Functioning bit
 (38 14)  (56 62)  (56 62)  LC_7 Logic Functioning bit
 (39 14)  (57 62)  (57 62)  LC_7 Logic Functioning bit
 (40 14)  (58 62)  (58 62)  LC_7 Logic Functioning bit
 (41 14)  (59 62)  (59 62)  LC_7 Logic Functioning bit
 (42 14)  (60 62)  (60 62)  LC_7 Logic Functioning bit
 (43 14)  (61 62)  (61 62)  LC_7 Logic Functioning bit
 (36 15)  (54 63)  (54 63)  LC_7 Logic Functioning bit
 (37 15)  (55 63)  (55 63)  LC_7 Logic Functioning bit
 (38 15)  (56 63)  (56 63)  LC_7 Logic Functioning bit
 (39 15)  (57 63)  (57 63)  LC_7 Logic Functioning bit
 (40 15)  (58 63)  (58 63)  LC_7 Logic Functioning bit
 (41 15)  (59 63)  (59 63)  LC_7 Logic Functioning bit
 (42 15)  (60 63)  (60 63)  LC_7 Logic Functioning bit
 (43 15)  (61 63)  (61 63)  LC_7 Logic Functioning bit


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (2 1)  (15 33)  (15 33)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (0 3)  (17 35)  (17 35)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (16 8)  (1 40)  (1 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 45)  (0 45)  IOB_1 IO Functioning bit


LogicTile_1_2

 (12 7)  (30 39)  (30 39)  routing T_1_2.sp4_h_l_40 <X> T_1_2.sp4_v_t_40


LogicTile_2_2

 (10 3)  (82 35)  (82 35)  routing T_2_2.sp4_h_l_45 <X> T_2_2.sp4_v_t_36
 (3 7)  (75 39)  (75 39)  routing T_2_2.sp12_h_l_23 <X> T_2_2.sp12_v_t_23


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



LogicTile_1_1

 (19 6)  (37 22)  (37 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (0 2)  (330 145)  (330 145)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0

 (11 12)  (51 3)  (51 3)  routing T_1_0.span4_vert_19 <X> T_1_0.span4_horz_l_15
 (12 12)  (52 3)  (52 3)  routing T_1_0.span4_vert_19 <X> T_1_0.span4_horz_l_15


IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


