
---------- Begin Simulation Statistics ----------
final_tick                               7072294088268                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 515748                       # Simulator instruction rate (inst/s)
host_mem_usage                               20299648                       # Number of bytes of host memory used
host_op_rate                                   603399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3584.70                       # Real time elapsed on the host
host_tick_rate                             1972910459                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1848803648                       # Number of instructions simulated
sim_ops                                    2163006706                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.072294                       # Number of seconds simulated
sim_ticks                                7072294088268                       # Number of ticks simulated
system.cpu00.Branches                       114632804                       # Number of branches fetched
system.cpu00.committedInsts                 491108225                       # Number of instructions committed
system.cpu00.committedOps                   562028592                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                   173023585                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                   1197                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                         15                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                       173000492                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                         23093                       # DTB misses
system.cpu00.dtb.perms_faults                      70                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                 3780                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses               81848157                       # DTB read accesses
system.cpu00.dtb.read_hits                   81828329                       # DTB read hits
system.cpu00.dtb.read_misses                    19828                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkPageSizes::4K        22270     97.35%     97.35% # Table walker page sizes translated
system.cpu00.dtb.walker.walkPageSizes::2M          557      2.43%     99.79% # Table walker page sizes translated
system.cpu00.dtb.walker.walkPageSizes::1G           49      0.21%    100.00% # Table walker page sizes translated
system.cpu00.dtb.walker.walkPageSizes::total        22876                       # Table walker page sizes translated
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data        23093                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total        23093                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data        22876                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total        22876                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total        45969                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkWaitTime::samples        23093                       # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walkWaitTime::0         23093    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walkWaitTime::total        23093                       # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walks                   23093                       # Table walker walks requested
system.cpu00.dtb.walker.walksLong               23093                       # Table walker walks initiated with long descriptors
system.cpu00.dtb.walker.walksPending::samples     48759456                       # Table walker pending requests distribution
system.cpu00.dtb.walker.walksPending::0      48759456    100.00%    100.00% # Table walker pending requests distribution
system.cpu00.dtb.walker.walksPending::total     48759456                       # Table walker pending requests distribution
system.cpu00.dtb.write_accesses              91175428                       # DTB write accesses
system.cpu00.dtb.write_hits                  91172163                       # DTB write hits
system.cpu00.dtb.write_misses                    3265                       # DTB write misses
system.cpu00.idle_fraction                   0.558471                       # Percentage of idle cycles
system.cpu00.itb.accesses                   491016030                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                    414                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                         15                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                       490909417                       # DTB hits
system.cpu00.itb.inst_accesses              491016030                       # ITB inst accesses
system.cpu00.itb.inst_hits                  490909417                       # ITB inst hits
system.cpu00.itb.inst_misses                   106613                       # ITB inst misses
system.cpu00.itb.misses                        106613                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkPageSizes::4K       105677     99.17%     99.17% # Table walker page sizes translated
system.cpu00.itb.walker.walkPageSizes::2M          885      0.83%    100.00% # Table walker page sizes translated
system.cpu00.itb.walker.walkPageSizes::total       106562                       # Table walker page sizes translated
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst       106613                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total       106613                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst       106562                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total       106562                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total       213175                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkWaitTime::samples       106613                       # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walkWaitTime::0        106613    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walkWaitTime::total       106613                       # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walks                  106613                       # Table walker walks requested
system.cpu00.itb.walker.walksLong              106613                       # Table walker walks initiated with long descriptors
system.cpu00.itb.walker.walksPending::samples     48731676                       # Table walker pending requests distribution
system.cpu00.itb.walker.walksPending::0      48731676    100.00%    100.00% # Table walker pending requests distribution
system.cpu00.itb.walker.walksPending::total     48731676                       # Table walker pending requests distribution
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   3294                       # number of quiesce instructions executed
system.cpu00.not_idle_fraction               0.441529                       # Percentage of non-idle cycles
system.cpu00.numCycles                     1266551830                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             559219844.660754                       # Number of busy cycles
system.cpu00.num_cc_register_reads          140346095                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes         139555959                       # number of times the CC registers were written
system.cpu00.num_conditional_control_insts     69645567                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                  26646108                       # number of times a function call or return occured
system.cpu00.num_idle_cycles             707331985.339246                       # Number of idle cycles
system.cpu00.num_int_alu_accesses           498657446                       # Number of integer alu accesses
system.cpu00.num_int_insts                  498657446                       # number of integer instructions
system.cpu00.num_int_register_reads         685846466                       # number of times the integer registers were read
system.cpu00.num_int_register_writes        376204962                       # number of times the integer registers were written
system.cpu00.num_load_insts                  81754848                       # Number of load instructions
system.cpu00.num_mem_refs                   172948406                       # number of memory refs
system.cpu00.num_store_insts                 91193558                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                5923                       # Number of vector alu accesses
system.cpu00.num_vec_insts                       5923                       # number of vector instructions
system.cpu00.num_vec_register_reads              4960                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes             1051                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                2219      0.00%      0.00% # Class of executed instruction
system.cpu00.op_class::IntAlu               384366828     68.39%     68.39% # Class of executed instruction
system.cpu00.op_class::IntMult                4617440      0.82%     69.21% # Class of executed instruction
system.cpu00.op_class::IntDiv                   93928      0.02%     69.23% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::FloatMisc                  325      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0      0.00%     69.23% # Class of executed instruction
system.cpu00.op_class::MemRead               81754848     14.55%     83.77% # Class of executed instruction
system.cpu00.op_class::MemWrite              91193558     16.23%    100.00% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                562029146                       # Class of executed instruction
system.cpu01.Branches                         2524069                       # Number of branches fetched
system.cpu01.committedInsts                  11200033                       # Number of instructions committed
system.cpu01.committedOps                    13353985                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                     4431230                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                    554                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                         4430082                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                          1148                       # DTB misses
system.cpu01.dtb.perms_faults                      58                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                  279                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                2685142                       # DTB read accesses
system.cpu01.dtb.read_hits                    2684165                       # DTB read hits
system.cpu01.dtb.read_misses                      977                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkPageSizes::4K         1084     96.44%     96.44% # Table walker page sizes translated
system.cpu01.dtb.walker.walkPageSizes::2M           26      2.31%     98.75% # Table walker page sizes translated
system.cpu01.dtb.walker.walkPageSizes::1G           14      1.25%    100.00% # Table walker page sizes translated
system.cpu01.dtb.walker.walkPageSizes::total         1124                       # Table walker page sizes translated
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data         1148                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total         1148                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data         1124                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total         1124                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total         2272                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkWaitTime::samples         1148                       # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walkWaitTime::0          1148    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walkWaitTime::total         1148                       # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walks                    1148                       # Table walker walks requested
system.cpu01.dtb.walker.walksLong                1148                       # Table walker walks initiated with long descriptors
system.cpu01.dtb.walker.walksPending::samples    885228180                       # Table walker pending requests distribution
system.cpu01.dtb.walker.walksPending::0     885228180    100.00%    100.00% # Table walker pending requests distribution
system.cpu01.dtb.walker.walksPending::total    885228180                       # Table walker pending requests distribution
system.cpu01.dtb.write_accesses               1746088                       # DTB write accesses
system.cpu01.dtb.write_hits                   1745917                       # DTB write hits
system.cpu01.dtb.write_misses                     171                       # DTB write misses
system.cpu01.idle_fraction                   0.989510                       # Percentage of idle cycles
system.cpu01.itb.accesses                    11199493                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                        11184414                       # DTB hits
system.cpu01.itb.inst_accesses               11199493                       # ITB inst accesses
system.cpu01.itb.inst_hits                   11184414                       # ITB inst hits
system.cpu01.itb.inst_misses                    15079                       # ITB inst misses
system.cpu01.itb.misses                         15079                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkPageSizes::4K        15019     99.71%     99.71% # Table walker page sizes translated
system.cpu01.itb.walker.walkPageSizes::2M           44      0.29%    100.00% # Table walker page sizes translated
system.cpu01.itb.walker.walkPageSizes::total        15063                       # Table walker page sizes translated
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst        15079                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total        15079                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst        15063                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total        15063                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total        30142                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkWaitTime::samples        15079                       # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walkWaitTime::0         15079    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walkWaitTime::total        15079                       # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walks                   15079                       # Table walker walks requested
system.cpu01.itb.walker.walksLong               15079                       # Table walker walks initiated with long descriptors
system.cpu01.itb.walker.walksPending::samples    885200400                       # Table walker pending requests distribution
system.cpu01.itb.walker.walksPending::0     885200400    100.00%    100.00% # Table walker pending requests distribution
system.cpu01.itb.walker.walksPending::total    885200400                       # Table walker pending requests distribution
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   2548                       # number of quiesce instructions executed
system.cpu01.not_idle_fraction               0.010490                       # Percentage of non-idle cycles
system.cpu01.numCycles                     1261469440                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             13232825.627286                       # Number of busy cycles
system.cpu01.num_cc_register_reads            3498237                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           1872801                       # number of times the CC registers were written
system.cpu01.num_conditional_control_insts      1570641                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                    887429                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1248236614.372714                       # Number of idle cycles
system.cpu01.num_int_alu_accesses            12129428                       # Number of integer alu accesses
system.cpu01.num_int_insts                   12129428                       # number of integer instructions
system.cpu01.num_int_register_reads          15772377                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          9569805                       # number of times the integer registers were written
system.cpu01.num_load_insts                   2682722                       # Number of load instructions
system.cpu01.num_mem_refs                     4428733                       # number of memory refs
system.cpu01.num_store_insts                  1746011                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                2567                       # Number of vector alu accesses
system.cpu01.num_vec_insts                       2567                       # number of vector instructions
system.cpu01.num_vec_register_reads              2203                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes              368                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                1095      0.01%      0.01% # Class of executed instruction
system.cpu01.op_class::IntAlu                 8897285     66.63%     66.63% # Class of executed instruction
system.cpu01.op_class::IntMult                  21782      0.16%     66.80% # Class of executed instruction
system.cpu01.op_class::IntDiv                    5259      0.04%     66.84% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::FloatMisc                   17      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0      0.00%     66.84% # Class of executed instruction
system.cpu01.op_class::MemRead                2682722     20.09%     86.93% # Class of executed instruction
system.cpu01.op_class::MemWrite               1746011     13.07%    100.00% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                 13354171                       # Class of executed instruction
system.cpu02.Branches                         4760469                       # Number of branches fetched
system.cpu02.committedInsts                  22330608                       # Number of instructions committed
system.cpu02.committedOps                    26031488                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                     8270642                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                    194                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                         8269073                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                          1569                       # DTB misses
system.cpu02.dtb.perms_faults                      10                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                  337                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                4962200                       # DTB read accesses
system.cpu02.dtb.read_hits                    4961383                       # DTB read hits
system.cpu02.dtb.read_misses                      817                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkPageSizes::4K         1516     98.19%     98.19% # Table walker page sizes translated
system.cpu02.dtb.walker.walkPageSizes::2M           19      1.23%     99.42% # Table walker page sizes translated
system.cpu02.dtb.walker.walkPageSizes::1G            9      0.58%    100.00% # Table walker page sizes translated
system.cpu02.dtb.walker.walkPageSizes::total         1544                       # Table walker page sizes translated
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data         1569                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total         1569                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data         1544                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total         1544                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total         3113                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkWaitTime::samples         1569                       # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walkWaitTime::0          1569    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walkWaitTime::total         1569                       # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walks                    1569                       # Table walker walks requested
system.cpu02.dtb.walker.walksLong                1569                       # Table walker walks initiated with long descriptors
system.cpu02.dtb.walker.walksPending::samples  -1222474676                       # Table walker pending requests distribution
system.cpu02.dtb.walker.walksPending::0   -1222474676    100.00%    100.00% # Table walker pending requests distribution
system.cpu02.dtb.walker.walksPending::total  -1222474676                       # Table walker pending requests distribution
system.cpu02.dtb.write_accesses               3308442                       # DTB write accesses
system.cpu02.dtb.write_hits                   3307690                       # DTB write hits
system.cpu02.dtb.write_misses                     752                       # DTB write misses
system.cpu02.idle_fraction                   0.979551                       # Percentage of idle cycles
system.cpu02.itb.accesses                    22329941                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                    203                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                        22301507                       # DTB hits
system.cpu02.itb.inst_accesses               22329941                       # ITB inst accesses
system.cpu02.itb.inst_hits                   22301507                       # ITB inst hits
system.cpu02.itb.inst_misses                    28434                       # ITB inst misses
system.cpu02.itb.misses                         28434                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkPageSizes::4K        28133     98.98%     98.98% # Table walker page sizes translated
system.cpu02.itb.walker.walkPageSizes::2M          290      1.02%    100.00% # Table walker page sizes translated
system.cpu02.itb.walker.walkPageSizes::total        28423                       # Table walker page sizes translated
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst        28434                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total        28434                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst        28423                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total        28423                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total        56857                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkWaitTime::samples        28434                       # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walkWaitTime::0         28434    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walkWaitTime::total        28434                       # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walks                   28434                       # Table walker walks requested
system.cpu02.itb.walker.walksLong               28434                       # Table walker walks initiated with long descriptors
system.cpu02.itb.walker.walksPending::samples  -1222502456                       # Table walker pending requests distribution
system.cpu02.itb.walker.walksPending::0   -1222502456    100.00%    100.00% # Table walker pending requests distribution
system.cpu02.itb.walker.walksPending::total  -1222502456                       # Table walker pending requests distribution
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   3046                       # number of quiesce instructions executed
system.cpu02.not_idle_fraction               0.020449                       # Percentage of non-idle cycles
system.cpu02.numCycles                     1268670784                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             25943228.187594                       # Number of busy cycles
system.cpu02.num_cc_register_reads            6863673                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           5101902                       # number of times the CC registers were written
system.cpu02.num_conditional_control_insts      3033075                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                   1571533                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1242727555.812406                       # Number of idle cycles
system.cpu02.num_int_alu_accesses            23850665                       # Number of integer alu accesses
system.cpu02.num_int_insts                   23850665                       # number of integer instructions
system.cpu02.num_int_register_reads          32066346                       # number of times the integer registers were read
system.cpu02.num_int_register_writes         19204726                       # number of times the integer registers were written
system.cpu02.num_load_insts                   4954996                       # Number of load instructions
system.cpu02.num_mem_refs                     8263295                       # number of memory refs
system.cpu02.num_store_insts                  3308299                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                 971                       # Number of vector alu accesses
system.cpu02.num_vec_insts                        971                       # number of vector instructions
system.cpu02.num_vec_register_reads               721                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes              254                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                 211      0.00%      0.00% # Class of executed instruction
system.cpu02.op_class::IntAlu                17658930     67.84%     67.84% # Class of executed instruction
system.cpu02.op_class::IntMult                  59287      0.23%     68.07% # Class of executed instruction
system.cpu02.op_class::IntDiv                   49832      0.19%     68.26% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    7      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0      0.00%     68.26% # Class of executed instruction
system.cpu02.op_class::MemRead                4954996     19.03%     87.29% # Class of executed instruction
system.cpu02.op_class::MemWrite               3308299     12.71%    100.00% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                 26031562                       # Class of executed instruction
system.cpu03.Branches                         1838747                       # Number of branches fetched
system.cpu03.committedInsts                   8115786                       # Number of instructions committed
system.cpu03.committedOps                     9630363                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                     3184483                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                    204                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                         3183745                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                           738                       # DTB misses
system.cpu03.dtb.perms_faults                      17                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                  158                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                2008296                       # DTB read accesses
system.cpu03.dtb.read_hits                    2007676                       # DTB read hits
system.cpu03.dtb.read_misses                      620                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkPageSizes::4K          668     96.25%     96.25% # Table walker page sizes translated
system.cpu03.dtb.walker.walkPageSizes::2M           17      2.45%     98.70% # Table walker page sizes translated
system.cpu03.dtb.walker.walkPageSizes::1G            9      1.30%    100.00% # Table walker page sizes translated
system.cpu03.dtb.walker.walkPageSizes::total          694                       # Table walker page sizes translated
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data          738                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total          738                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data          694                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total          694                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total         1432                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkWaitTime::samples          738                       # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walkWaitTime::0           738    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walkWaitTime::total          738                       # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walks                     738                       # Table walker walks requested
system.cpu03.dtb.walker.walksLong                 738                       # Table walker walks initiated with long descriptors
system.cpu03.dtb.walker.walksPending::samples    964500852                       # Table walker pending requests distribution
system.cpu03.dtb.walker.walksPending::0     964500852    100.00%    100.00% # Table walker pending requests distribution
system.cpu03.dtb.walker.walksPending::total    964500852                       # Table walker pending requests distribution
system.cpu03.dtb.write_accesses               1176187                       # DTB write accesses
system.cpu03.dtb.write_hits                   1176069                       # DTB write hits
system.cpu03.dtb.write_misses                     118                       # DTB write misses
system.cpu03.idle_fraction                   0.992435                       # Percentage of idle cycles
system.cpu03.itb.accesses                     8115153                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                    203                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                         8110685                       # DTB hits
system.cpu03.itb.inst_accesses                8115153                       # ITB inst accesses
system.cpu03.itb.inst_hits                    8110685                       # ITB inst hits
system.cpu03.itb.inst_misses                     4468                       # ITB inst misses
system.cpu03.itb.misses                          4468                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkPageSizes::4K         4412     99.15%     99.15% # Table walker page sizes translated
system.cpu03.itb.walker.walkPageSizes::2M           38      0.85%    100.00% # Table walker page sizes translated
system.cpu03.itb.walker.walkPageSizes::total         4450                       # Table walker page sizes translated
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst         4468                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total         4468                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst         4450                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total         4450                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total         8918                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkWaitTime::samples         4468                       # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walkWaitTime::0          4468    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walkWaitTime::total         4468                       # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walks                    4468                       # Table walker walks requested
system.cpu03.itb.walker.walksLong                4468                       # Table walker walks initiated with long descriptors
system.cpu03.itb.walker.walksPending::samples    964473072                       # Table walker pending requests distribution
system.cpu03.itb.walker.walksPending::0     964473072    100.00%    100.00% # Table walker pending requests distribution
system.cpu03.itb.walker.walksPending::total    964473072                       # Table walker pending requests distribution
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   2382                       # number of quiesce instructions executed
system.cpu03.not_idle_fraction               0.007565                       # Percentage of non-idle cycles
system.cpu03.numCycles                     1260029351                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             9531836.693349                       # Number of busy cycles
system.cpu03.num_cc_register_reads            2902157                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           1300098                       # number of times the CC registers were written
system.cpu03.num_conditional_control_insts      1178465                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                    621681                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1250497514.306651                       # Number of idle cycles
system.cpu03.num_int_alu_accesses             8620778                       # Number of integer alu accesses
system.cpu03.num_int_insts                    8620778                       # number of integer instructions
system.cpu03.num_int_register_reads          11150193                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          6800168                       # number of times the integer registers were written
system.cpu03.num_load_insts                   2007040                       # Number of load instructions
system.cpu03.num_mem_refs                     3183127                       # number of memory refs
system.cpu03.num_store_insts                  1176087                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                1115                       # Number of vector alu accesses
system.cpu03.num_vec_insts                       1115                       # number of vector instructions
system.cpu03.num_vec_register_reads               889                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes              230                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                 307      0.00%      0.00% # Class of executed instruction
system.cpu03.op_class::IntAlu                 6428464     66.75%     66.75% # Class of executed instruction
system.cpu03.op_class::IntMult                  15643      0.16%     66.92% # Class of executed instruction
system.cpu03.op_class::IntDiv                    2926      0.03%     66.95% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    7      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0      0.00%     66.95% # Class of executed instruction
system.cpu03.op_class::MemRead                2007040     20.84%     87.79% # Class of executed instruction
system.cpu03.op_class::MemWrite               1176087     12.21%    100.00% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  9630474                       # Class of executed instruction
system.cpu04.Branches                         4065891                       # Number of branches fetched
system.cpu04.committedInsts                  18958602                       # Number of instructions committed
system.cpu04.committedOps                    22049068                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                     7040368                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                    117                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                         7039251                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                          1117                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                  216                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                4268252                       # DTB read accesses
system.cpu04.dtb.read_hits                    4267745                       # DTB read hits
system.cpu04.dtb.read_misses                      507                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkPageSizes::4K         1105     98.93%     98.93% # Table walker page sizes translated
system.cpu04.dtb.walker.walkPageSizes::2M            6      0.54%     99.46% # Table walker page sizes translated
system.cpu04.dtb.walker.walkPageSizes::1G            6      0.54%    100.00% # Table walker page sizes translated
system.cpu04.dtb.walker.walkPageSizes::total         1117                       # Table walker page sizes translated
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data         1117                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total         1117                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data         1117                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total         1117                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total         2234                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkWaitTime::samples         1117                       # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walkWaitTime::0          1117    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walkWaitTime::total         1117                       # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walks                    1117                       # Table walker walks requested
system.cpu04.dtb.walker.walksLong                1117                       # Table walker walks initiated with long descriptors
system.cpu04.dtb.walker.walksPending::samples  -1143440912                       # Table walker pending requests distribution
system.cpu04.dtb.walker.walksPending::0   -1143440912    100.00%    100.00% # Table walker pending requests distribution
system.cpu04.dtb.walker.walksPending::total  -1143440912                       # Table walker pending requests distribution
system.cpu04.dtb.write_accesses               2772116                       # DTB write accesses
system.cpu04.dtb.write_hits                   2771506                       # DTB write hits
system.cpu04.dtb.write_misses                     610                       # DTB write misses
system.cpu04.idle_fraction                   0.982679                       # Percentage of idle cycles
system.cpu04.itb.accesses                    18957830                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                    138                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                        18935017                       # DTB hits
system.cpu04.itb.inst_accesses               18957830                       # ITB inst accesses
system.cpu04.itb.inst_hits                   18935017                       # ITB inst hits
system.cpu04.itb.inst_misses                    22813                       # ITB inst misses
system.cpu04.itb.misses                         22813                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkPageSizes::4K        22586     99.00%     99.00% # Table walker page sizes translated
system.cpu04.itb.walker.walkPageSizes::2M          227      1.00%    100.00% # Table walker page sizes translated
system.cpu04.itb.walker.walkPageSizes::total        22813                       # Table walker page sizes translated
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst        22813                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total        22813                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst        22813                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total        22813                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total        45626                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkWaitTime::samples        22813                       # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walkWaitTime::0         22813    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walkWaitTime::total        22813                       # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walks                   22813                       # Table walker walks requested
system.cpu04.itb.walker.walksLong               22813                       # Table walker walks initiated with long descriptors
system.cpu04.itb.walker.walksPending::samples  -1143468692                       # Table walker pending requests distribution
system.cpu04.itb.walker.walksPending::0   -1143468692    100.00%    100.00% # Table walker pending requests distribution
system.cpu04.itb.walker.walksPending::total  -1143468692                       # Table walker pending requests distribution
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   2757                       # number of quiesce instructions executed
system.cpu04.not_idle_fraction               0.017321                       # Percentage of non-idle cycles
system.cpu04.numCycles                     1217550066                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             21088741.947432                       # Number of busy cycles
system.cpu04.num_cc_register_reads            5988346                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           4275705                       # number of times the CC registers were written
system.cpu04.num_conditional_control_insts      2622129                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                   1318216                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1196461324.052568                       # Number of idle cycles
system.cpu04.num_int_alu_accesses            20145656                       # Number of integer alu accesses
system.cpu04.num_int_insts                   20145656                       # number of integer instructions
system.cpu04.num_int_register_reads          27064674                       # number of times the integer registers were read
system.cpu04.num_int_register_writes         16186301                       # number of times the integer registers were written
system.cpu04.num_load_insts                   4262950                       # Number of load instructions
system.cpu04.num_mem_refs                     7035005                       # number of memory refs
system.cpu04.num_store_insts                  2772055                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   1      0.00%      0.00% # Class of executed instruction
system.cpu04.op_class::IntAlu                14922711     67.68%     67.68% # Class of executed instruction
system.cpu04.op_class::IntMult                  46857      0.21%     67.89% # Class of executed instruction
system.cpu04.op_class::IntDiv                   44494      0.20%     68.09% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0      0.00%     68.09% # Class of executed instruction
system.cpu04.op_class::MemRead                4262950     19.33%     87.43% # Class of executed instruction
system.cpu04.op_class::MemWrite               2772055     12.57%    100.00% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                 22049068                       # Class of executed instruction
system.cpu05.Branches                         2752418                       # Number of branches fetched
system.cpu05.committedInsts                  12351133                       # Number of instructions committed
system.cpu05.committedOps                    14602858                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                     4866381                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                    478                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                         4865058                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                          1323                       # DTB misses
system.cpu05.dtb.perms_faults                      45                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                  280                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                2962887                       # DTB read accesses
system.cpu05.dtb.read_hits                    2961936                       # DTB read hits
system.cpu05.dtb.read_misses                      951                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkPageSizes::4K         1224     96.91%     96.91% # Table walker page sizes translated
system.cpu05.dtb.walker.walkPageSizes::2M           26      2.06%     98.97% # Table walker page sizes translated
system.cpu05.dtb.walker.walkPageSizes::1G           13      1.03%    100.00% # Table walker page sizes translated
system.cpu05.dtb.walker.walkPageSizes::total         1263                       # Table walker page sizes translated
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data         1323                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total         1323                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data         1263                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total         1263                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total         2586                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkWaitTime::samples         1323                       # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walkWaitTime::0          1323    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walkWaitTime::total         1323                       # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walks                    1323                       # Table walker walks requested
system.cpu05.dtb.walker.walksLong                1323                       # Table walker walks initiated with long descriptors
system.cpu05.dtb.walker.walksPending::samples   1043540172                       # Table walker pending requests distribution
system.cpu05.dtb.walker.walksPending::0    1043540172    100.00%    100.00% # Table walker pending requests distribution
system.cpu05.dtb.walker.walksPending::total   1043540172                       # Table walker pending requests distribution
system.cpu05.dtb.write_accesses               1903494                       # DTB write accesses
system.cpu05.dtb.write_hits                   1903122                       # DTB write hits
system.cpu05.dtb.write_misses                     372                       # DTB write misses
system.cpu05.idle_fraction                   0.988529                       # Percentage of idle cycles
system.cpu05.itb.accesses                    12350570                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                    456                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                        12333856                       # DTB hits
system.cpu05.itb.inst_accesses               12350570                       # ITB inst accesses
system.cpu05.itb.inst_hits                   12333856                       # ITB inst hits
system.cpu05.itb.inst_misses                    16714                       # ITB inst misses
system.cpu05.itb.misses                         16714                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkPageSizes::4K        16560     99.23%     99.23% # Table walker page sizes translated
system.cpu05.itb.walker.walkPageSizes::2M          129      0.77%    100.00% # Table walker page sizes translated
system.cpu05.itb.walker.walkPageSizes::total        16689                       # Table walker page sizes translated
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst        16714                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total        16714                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst        16689                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total        16689                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total        33403                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkWaitTime::samples        16714                       # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walkWaitTime::0         16714    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walkWaitTime::total        16714                       # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walks                   16714                       # Table walker walks requested
system.cpu05.itb.walker.walksLong               16714                       # Table walker walks initiated with long descriptors
system.cpu05.itb.walker.walksPending::samples   1043512392                       # Table walker pending requests distribution
system.cpu05.itb.walker.walksPending::0    1043512392    100.00%    100.00% # Table walker pending requests distribution
system.cpu05.itb.walker.walksPending::total   1043512392                       # Table walker pending requests distribution
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   2291                       # number of quiesce instructions executed
system.cpu05.not_idle_fraction               0.011471                       # Percentage of non-idle cycles
system.cpu05.numCycles                     1217571533                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             13967071.281076                       # Number of busy cycles
system.cpu05.num_cc_register_reads            3848761                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2237253                       # number of times the CC registers were written
system.cpu05.num_conditional_control_insts      1763390                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                    900912                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1203604461.718924                       # Number of idle cycles
system.cpu05.num_int_alu_accesses            13264149                       # Number of integer alu accesses
system.cpu05.num_int_insts                   13264149                       # number of integer instructions
system.cpu05.num_int_register_reads          17303323                       # number of times the integer registers were read
system.cpu05.num_int_register_writes         10476665                       # number of times the integer registers were written
system.cpu05.num_load_insts                   2958739                       # Number of load instructions
system.cpu05.num_mem_refs                     4862035                       # number of memory refs
system.cpu05.num_store_insts                  1903296                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                2526                       # Number of vector alu accesses
system.cpu05.num_vec_insts                       2526                       # number of vector instructions
system.cpu05.num_vec_register_reads              2222                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes              352                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                 545      0.00%      0.00% # Class of executed instruction
system.cpu05.op_class::IntAlu                 9705566     66.46%     66.47% # Class of executed instruction
system.cpu05.op_class::IntMult                  25849      0.18%     66.64% # Class of executed instruction
system.cpu05.op_class::IntDiv                    8887      0.06%     66.70% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     66.70% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     66.70% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     66.70% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     66.70% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     66.70% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     66.70% # Class of executed instruction
system.cpu05.op_class::FloatMisc                  170      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0      0.00%     66.71% # Class of executed instruction
system.cpu05.op_class::MemRead                2958739     20.26%     86.97% # Class of executed instruction
system.cpu05.op_class::MemWrite               1903296     13.03%    100.00% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                 14603052                       # Class of executed instruction
system.cpu06.Branches                         2907738                       # Number of branches fetched
system.cpu06.committedInsts                  13192381                       # Number of instructions committed
system.cpu06.committedOps                    15472653                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                     5057995                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                    161                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                         5057241                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                           754                       # DTB misses
system.cpu06.dtb.perms_faults                       8                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                   85                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                3104856                       # DTB read accesses
system.cpu06.dtb.read_hits                    3104481                       # DTB read hits
system.cpu06.dtb.read_misses                      375                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkPageSizes::4K          738     97.88%     97.88% # Table walker page sizes translated
system.cpu06.dtb.walker.walkPageSizes::2M            9      1.19%     99.07% # Table walker page sizes translated
system.cpu06.dtb.walker.walkPageSizes::1G            7      0.93%    100.00% # Table walker page sizes translated
system.cpu06.dtb.walker.walkPageSizes::total          754                       # Table walker page sizes translated
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data          754                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total          754                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data          754                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total          754                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total         1508                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkWaitTime::samples          754                       # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walkWaitTime::0           754    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walkWaitTime::total          754                       # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walks                     754                       # Table walker walks requested
system.cpu06.dtb.walker.walksLong                 754                       # Table walker walks initiated with long descriptors
system.cpu06.dtb.walker.walksPending::samples  -1064434928                       # Table walker pending requests distribution
system.cpu06.dtb.walker.walksPending::0   -1064434928    100.00%    100.00% # Table walker pending requests distribution
system.cpu06.dtb.walker.walksPending::total  -1064434928                       # Table walker pending requests distribution
system.cpu06.dtb.write_accesses               1953139                       # DTB write accesses
system.cpu06.dtb.write_hits                   1952760                       # DTB write hits
system.cpu06.dtb.write_misses                     379                       # DTB write misses
system.cpu06.idle_fraction                   0.987846                       # Percentage of idle cycles
system.cpu06.itb.accesses                    13191601                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                        13175249                       # DTB hits
system.cpu06.itb.inst_accesses               13191601                       # ITB inst accesses
system.cpu06.itb.inst_hits                   13175249                       # ITB inst hits
system.cpu06.itb.inst_misses                    16352                       # ITB inst misses
system.cpu06.itb.misses                         16352                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkPageSizes::4K        16191     99.02%     99.02% # Table walker page sizes translated
system.cpu06.itb.walker.walkPageSizes::2M          161      0.98%    100.00% # Table walker page sizes translated
system.cpu06.itb.walker.walkPageSizes::total        16352                       # Table walker page sizes translated
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst        16352                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total        16352                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst        16352                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total        16352                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total        32704                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkWaitTime::samples        16352                       # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walkWaitTime::0         16352    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walkWaitTime::total        16352                       # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walks                   16352                       # Table walker walks requested
system.cpu06.itb.walker.walksLong               16352                       # Table walker walks initiated with long descriptors
system.cpu06.itb.walker.walksPending::samples  -1064462708                       # Table walker pending requests distribution
system.cpu06.itb.walker.walksPending::0   -1064462708    100.00%    100.00% # Table walker pending requests distribution
system.cpu06.itb.walker.walksPending::total  -1064462708                       # Table walker pending requests distribution
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   2515                       # number of quiesce instructions executed
system.cpu06.not_idle_fraction               0.012154                       # Percentage of non-idle cycles
system.cpu06.numCycles                     1248588535                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             15175742.541201                       # Number of busy cycles
system.cpu06.num_cc_register_reads            4233185                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2596074                       # number of times the CC registers were written
system.cpu06.num_conditional_control_insts      1855762                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                    969172                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1233412792.458799                       # Number of idle cycles
system.cpu06.num_int_alu_accesses            14065994                       # Number of integer alu accesses
system.cpu06.num_int_insts                   14065994                       # number of integer instructions
system.cpu06.num_int_register_reads          18601516                       # number of times the integer registers were read
system.cpu06.num_int_register_writes         11192397                       # number of times the integer registers were written
system.cpu06.num_load_insts                   3101027                       # Number of load instructions
system.cpu06.num_mem_refs                     5054051                       # number of memory refs
system.cpu06.num_store_insts                  1953024                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                 400                       # Number of vector alu accesses
system.cpu06.num_vec_insts                        400                       # number of vector instructions
system.cpu06.num_vec_register_reads               336                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes               64                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                 106      0.00%      0.00% # Class of executed instruction
system.cpu06.op_class::IntAlu                10359239     66.95%     66.95% # Class of executed instruction
system.cpu06.op_class::IntMult                  34785      0.22%     67.18% # Class of executed instruction
system.cpu06.op_class::IntDiv                   24484      0.16%     67.34% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0      0.00%     67.34% # Class of executed instruction
system.cpu06.op_class::MemRead                3101027     20.04%     87.38% # Class of executed instruction
system.cpu06.op_class::MemWrite               1953024     12.62%    100.00% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                 15472665                       # Class of executed instruction
system.cpu07.Branches                         2792583                       # Number of branches fetched
system.cpu07.committedInsts                  12610012                       # Number of instructions committed
system.cpu07.committedOps                    14867322                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                     4882692                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                    463                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                         4880903                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                          1789                       # DTB misses
system.cpu07.dtb.perms_faults                      84                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                  497                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                2976856                       # DTB read accesses
system.cpu07.dtb.read_hits                    2975447                       # DTB read hits
system.cpu07.dtb.read_misses                     1409                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkPageSizes::4K         1650     97.58%     97.58% # Table walker page sizes translated
system.cpu07.dtb.walker.walkPageSizes::2M           29      1.71%     99.29% # Table walker page sizes translated
system.cpu07.dtb.walker.walkPageSizes::1G           12      0.71%    100.00% # Table walker page sizes translated
system.cpu07.dtb.walker.walkPageSizes::total         1691                       # Table walker page sizes translated
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data         1789                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total         1789                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data         1691                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total         1691                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total         3480                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkWaitTime::samples         1789                       # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walkWaitTime::0          1789    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walkWaitTime::total         1789                       # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walks                    1789                       # Table walker walks requested
system.cpu07.dtb.walker.walksLong                1789                       # Table walker walks initiated with long descriptors
system.cpu07.dtb.walker.walksPending::samples   1126385352                       # Table walker pending requests distribution
system.cpu07.dtb.walker.walksPending::0    1126385352    100.00%    100.00% # Table walker pending requests distribution
system.cpu07.dtb.walker.walksPending::total   1126385352                       # Table walker pending requests distribution
system.cpu07.dtb.write_accesses               1905836                       # DTB write accesses
system.cpu07.dtb.write_hits                   1905456                       # DTB write hits
system.cpu07.dtb.write_misses                     380                       # DTB write misses
system.cpu07.idle_fraction                   0.988321                       # Percentage of idle cycles
system.cpu07.itb.accesses                    12609568                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                    392                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                        12598817                       # DTB hits
system.cpu07.itb.inst_accesses               12609568                       # ITB inst accesses
system.cpu07.itb.inst_hits                   12598817                       # ITB inst hits
system.cpu07.itb.inst_misses                    10751                       # ITB inst misses
system.cpu07.itb.misses                         10751                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkPageSizes::4K        10625     99.12%     99.12% # Table walker page sizes translated
system.cpu07.itb.walker.walkPageSizes::2M           94      0.88%    100.00% # Table walker page sizes translated
system.cpu07.itb.walker.walkPageSizes::total        10719                       # Table walker page sizes translated
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst        10751                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total        10751                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst        10719                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total        10719                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total        21470                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkWaitTime::samples        10751                       # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walkWaitTime::0         10751    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walkWaitTime::total        10751                       # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walks                   10751                       # Table walker walks requested
system.cpu07.itb.walker.walksLong               10751                       # Table walker walks initiated with long descriptors
system.cpu07.itb.walker.walksPending::samples   1126357572                       # Table walker pending requests distribution
system.cpu07.itb.walker.walksPending::0    1126357572    100.00%    100.00% # Table walker pending requests distribution
system.cpu07.itb.walker.walksPending::total   1126357572                       # Table walker pending requests distribution
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   2480                       # number of quiesce instructions executed
system.cpu07.not_idle_fraction               0.011679                       # Percentage of non-idle cycles
system.cpu07.numCycles                     1272261207                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             14858804.115183                       # Number of busy cycles
system.cpu07.num_cc_register_reads            4073962                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2459556                       # number of times the CC registers were written
system.cpu07.num_conditional_control_insts      1806169                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                    905886                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1257402402.884817                       # Number of idle cycles
system.cpu07.num_int_alu_accesses            13487670                       # Number of integer alu accesses
system.cpu07.num_int_insts                   13487670                       # number of integer instructions
system.cpu07.num_int_register_reads          17784006                       # number of times the integer registers were read
system.cpu07.num_int_register_writes         10698261                       # number of times the integer registers were written
system.cpu07.num_load_insts                   2971962                       # Number of load instructions
system.cpu07.num_mem_refs                     4877712                       # number of memory refs
system.cpu07.num_store_insts                  1905750                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                1479                       # Number of vector alu accesses
system.cpu07.num_vec_insts                       1479                       # number of vector instructions
system.cpu07.num_vec_register_reads              1283                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes              200                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                 721      0.00%      0.00% # Class of executed instruction
system.cpu07.op_class::IntAlu                 9948275     66.91%     66.92% # Class of executed instruction
system.cpu07.op_class::IntMult                  28447      0.19%     67.11% # Class of executed instruction
system.cpu07.op_class::IntDiv                   12476      0.08%     67.19% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::FloatMisc                   17      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0      0.00%     67.19% # Class of executed instruction
system.cpu07.op_class::MemRead                2971962     19.99%     87.18% # Class of executed instruction
system.cpu07.op_class::MemWrite               1905750     12.82%    100.00% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                 14867648                       # Class of executed instruction
system.cpu08.Branches                        42612707                       # Number of branches fetched
system.cpu08.committedInsts                 187670207                       # Number of instructions committed
system.cpu08.committedOps                   222430804                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                    77621582                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                   9278                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                        77479818                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                        141764                       # DTB misses
system.cpu08.dtb.perms_faults                    4978                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                17340                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses               43361895                       # DTB read accesses
system.cpu08.dtb.read_hits                   43239988                       # DTB read hits
system.cpu08.dtb.read_misses                   121907                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkPageSizes::4K       139261     98.39%     98.39% # Table walker page sizes translated
system.cpu08.dtb.walker.walkPageSizes::2M         1698      1.20%     99.59% # Table walker page sizes translated
system.cpu08.dtb.walker.walkPageSizes::1G          579      0.41%    100.00% # Table walker page sizes translated
system.cpu08.dtb.walker.walkPageSizes::total       141538                       # Table walker page sizes translated
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data       141764                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total       141764                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data       141538                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total       141538                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total       283302                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkWaitTime::samples       141764                       # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walkWaitTime::0        141764    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walkWaitTime::total       141764                       # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walks                  141764                       # Table walker walks requested
system.cpu08.dtb.walker.walksLong              141764                       # Table walker walks initiated with long descriptors
system.cpu08.dtb.walker.walksPending::samples   -981623084                       # Table walker pending requests distribution
system.cpu08.dtb.walker.walksPending::0    -981623084    100.00%    100.00% # Table walker pending requests distribution
system.cpu08.dtb.walker.walksPending::total   -981623084                       # Table walker pending requests distribution
system.cpu08.dtb.write_accesses              34259687                       # DTB write accesses
system.cpu08.dtb.write_hits                  34239830                       # DTB write hits
system.cpu08.dtb.write_misses                   19857                       # DTB write misses
system.cpu08.idle_fraction                   0.825248                       # Percentage of idle cycles
system.cpu08.itb.accesses                   187684299                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                   4298                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                       187372334                       # DTB hits
system.cpu08.itb.inst_accesses              187684299                       # ITB inst accesses
system.cpu08.itb.inst_hits                  187372334                       # ITB inst hits
system.cpu08.itb.inst_misses                   311965                       # ITB inst misses
system.cpu08.itb.misses                        311965                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkPageSizes::4K       309551     99.24%     99.24% # Table walker page sizes translated
system.cpu08.itb.walker.walkPageSizes::2M         2384      0.76%    100.00% # Table walker page sizes translated
system.cpu08.itb.walker.walkPageSizes::total       311935                       # Table walker page sizes translated
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst       311965                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total       311965                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst       311935                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total       311935                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total       623900                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkWaitTime::samples       311965                       # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walkWaitTime::0        311965    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walkWaitTime::total       311965                       # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walks                  311965                       # Table walker walks requested
system.cpu08.itb.walker.walksLong              311965                       # Table walker walks initiated with long descriptors
system.cpu08.itb.walker.walksPending::samples   -981650864                       # Table walker pending requests distribution
system.cpu08.itb.walker.walksPending::0    -981650864    100.00%    100.00% # Table walker pending requests distribution
system.cpu08.itb.walker.walksPending::total   -981650864                       # Table walker pending requests distribution
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   2605                       # number of quiesce instructions executed
system.cpu08.not_idle_fraction               0.174752                       # Percentage of non-idle cycles
system.cpu08.numCycles                     1272913709                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             222444809.941073                       # Number of busy cycles
system.cpu08.num_cc_register_reads           44190291                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes          41635383                       # number of times the CC registers were written
system.cpu08.num_conditional_control_insts     25975632                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                  13093546                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1050468899.058927                       # Number of idle cycles
system.cpu08.num_int_alu_accesses           206887956                       # Number of integer alu accesses
system.cpu08.num_int_insts                  206887956                       # number of integer instructions
system.cpu08.num_int_register_reads         270409064                       # number of times the integer registers were read
system.cpu08.num_int_register_writes        161494236                       # number of times the integer registers were written
system.cpu08.num_load_insts                  43318247                       # Number of load instructions
system.cpu08.num_mem_refs                    77567337                       # number of memory refs
system.cpu08.num_store_insts                 34249090                       # Number of store instructions
system.cpu08.num_vec_alu_accesses              219787                       # Number of vector alu accesses
system.cpu08.num_vec_insts                     219787                       # number of vector instructions
system.cpu08.num_vec_register_reads            169811                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes            63832                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass               47450      0.02%      0.02% # Class of executed instruction
system.cpu08.op_class::IntAlu               144590039     65.00%     65.02% # Class of executed instruction
system.cpu08.op_class::IntMult                 160461      0.07%     65.09% # Class of executed instruction
system.cpu08.op_class::IntDiv                   39979      0.02%     65.11% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     65.11% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     65.11% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     65.11% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     65.11% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     65.11% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     65.11% # Class of executed instruction
system.cpu08.op_class::FloatMisc                40412      0.02%     65.13% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0      0.00%     65.13% # Class of executed instruction
system.cpu08.op_class::MemRead               43318247     19.47%     84.60% # Class of executed instruction
system.cpu08.op_class::MemWrite              34249090     15.40%    100.00% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                222445678                       # Class of executed instruction
system.cpu09.Branches                         5382181                       # Number of branches fetched
system.cpu09.committedInsts                  24304018                       # Number of instructions committed
system.cpu09.committedOps                    28584377                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                     9438370                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                    911                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                         9430763                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                          7607                       # DTB misses
system.cpu09.dtb.perms_faults                     280                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                 2904                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                5650124                       # DTB read accesses
system.cpu09.dtb.read_hits                    5643730                       # DTB read hits
system.cpu09.dtb.read_misses                     6394                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkPageSizes::4K         6707     97.22%     97.22% # Table walker page sizes translated
system.cpu09.dtb.walker.walkPageSizes::2M          154      2.23%     99.45% # Table walker page sizes translated
system.cpu09.dtb.walker.walkPageSizes::1G           38      0.55%    100.00% # Table walker page sizes translated
system.cpu09.dtb.walker.walkPageSizes::total         6899                       # Table walker page sizes translated
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data         7607                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total         7607                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data         6899                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total         6899                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total        14506                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkWaitTime::samples         7607                       # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walkWaitTime::0          7607    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walkWaitTime::total         7607                       # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walks                    7607                       # Table walker walks requested
system.cpu09.dtb.walker.walksLong                7607                       # Table walker walks initiated with long descriptors
system.cpu09.dtb.walker.walksPending::samples   1205335776                       # Table walker pending requests distribution
system.cpu09.dtb.walker.walksPending::0    1205335776    100.00%    100.00% # Table walker pending requests distribution
system.cpu09.dtb.walker.walksPending::total   1205335776                       # Table walker pending requests distribution
system.cpu09.dtb.write_accesses               3788246                       # DTB write accesses
system.cpu09.dtb.write_hits                   3787033                       # DTB write hits
system.cpu09.dtb.write_misses                    1213                       # DTB write misses
system.cpu09.idle_fraction                   0.977543                       # Percentage of idle cycles
system.cpu09.itb.accesses                    24305965                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                    526                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                        24273974                       # DTB hits
system.cpu09.itb.inst_accesses               24305965                       # ITB inst accesses
system.cpu09.itb.inst_hits                   24273974                       # ITB inst hits
system.cpu09.itb.inst_misses                    31991                       # ITB inst misses
system.cpu09.itb.misses                         31991                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkPageSizes::4K        31595     99.54%     99.54% # Table walker page sizes translated
system.cpu09.itb.walker.walkPageSizes::2M          145      0.46%    100.00% # Table walker page sizes translated
system.cpu09.itb.walker.walkPageSizes::total        31740                       # Table walker page sizes translated
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst        31991                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total        31991                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst        31740                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total        31740                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total        63731                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkWaitTime::samples        31991                       # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walkWaitTime::0         31991    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walkWaitTime::total        31991                       # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walks                   31991                       # Table walker walks requested
system.cpu09.itb.walker.walksLong               31991                       # Table walker walks initiated with long descriptors
system.cpu09.itb.walker.walksPending::samples   1205307996                       # Table walker pending requests distribution
system.cpu09.itb.walker.walksPending::0    1205307996    100.00%    100.00% # Table walker pending requests distribution
system.cpu09.itb.walker.walksPending::total   1205307996                       # Table walker pending requests distribution
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   2256                       # number of quiesce instructions executed
system.cpu09.not_idle_fraction               0.022457                       # Percentage of non-idle cycles
system.cpu09.numCycles                     1272260985                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             28571386.737489                       # Number of busy cycles
system.cpu09.num_cc_register_reads            7274342                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           5668935                       # number of times the CC registers were written
system.cpu09.num_conditional_control_insts      3636641                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                   1518552                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1243689598.262511                       # Number of idle cycles
system.cpu09.num_int_alu_accesses            26089095                       # Number of integer alu accesses
system.cpu09.num_int_insts                   26089095                       # number of integer instructions
system.cpu09.num_int_register_reads          34622211                       # number of times the integer registers were read
system.cpu09.num_int_register_writes         20766942                       # number of times the integer registers were written
system.cpu09.num_load_insts                   5641908                       # Number of load instructions
system.cpu09.num_mem_refs                     9429825                       # number of memory refs
system.cpu09.num_store_insts                  3787917                       # Number of store instructions
system.cpu09.num_vec_alu_accesses               14798                       # Number of vector alu accesses
system.cpu09.num_vec_insts                      14798                       # number of vector instructions
system.cpu09.num_vec_register_reads             11958                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes             2996                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                5980      0.02%      0.02% # Class of executed instruction
system.cpu09.op_class::IntAlu                19075983     66.73%     66.75% # Class of executed instruction
system.cpu09.op_class::IntMult                  62704      0.22%     66.97% # Class of executed instruction
system.cpu09.op_class::IntDiv                   11863      0.04%     67.01% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::FloatMisc                  540      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0      0.00%     67.01% # Class of executed instruction
system.cpu09.op_class::MemRead                5641908     19.74%     86.75% # Class of executed instruction
system.cpu09.op_class::MemWrite               3787917     13.25%    100.00% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                 28586895                       # Class of executed instruction
system.cpu10.Branches                         5425473                       # Number of branches fetched
system.cpu10.committedInsts                  24795826                       # Number of instructions committed
system.cpu10.committedOps                    29329418                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                     9815145                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                    895                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                         9806893                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                          8252                       # DTB misses
system.cpu10.dtb.perms_faults                     309                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                 2539                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                5857631                       # DTB read accesses
system.cpu10.dtb.read_hits                    5850500                       # DTB read hits
system.cpu10.dtb.read_misses                     7131                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkPageSizes::4K         7391     97.25%     97.25% # Table walker page sizes translated
system.cpu10.dtb.walker.walkPageSizes::2M          163      2.14%     99.39% # Table walker page sizes translated
system.cpu10.dtb.walker.walkPageSizes::1G           46      0.61%    100.00% # Table walker page sizes translated
system.cpu10.dtb.walker.walkPageSizes::total         7600                       # Table walker page sizes translated
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data         8252                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total         8252                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data         7600                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total         7600                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total        15852                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkWaitTime::samples         8252                       # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walkWaitTime::0          8252    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walkWaitTime::total         8252                       # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walks                    8252                       # Table walker walks requested
system.cpu10.dtb.walker.walksLong                8252                       # Table walker walks initiated with long descriptors
system.cpu10.dtb.walker.walksPending::samples   -902433752                       # Table walker pending requests distribution
system.cpu10.dtb.walker.walksPending::0    -902433752    100.00%    100.00% # Table walker pending requests distribution
system.cpu10.dtb.walker.walksPending::total   -902433752                       # Table walker pending requests distribution
system.cpu10.dtb.write_accesses               3957514                       # DTB write accesses
system.cpu10.dtb.write_hits                   3956393                       # DTB write hits
system.cpu10.dtb.write_misses                    1121                       # DTB write misses
system.cpu10.idle_fraction                   0.976958                       # Percentage of idle cycles
system.cpu10.itb.accesses                    24797312                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                    524                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                        24767635                       # DTB hits
system.cpu10.itb.inst_accesses               24797312                       # ITB inst accesses
system.cpu10.itb.inst_hits                   24767635                       # ITB inst hits
system.cpu10.itb.inst_misses                    29677                       # ITB inst misses
system.cpu10.itb.misses                         29677                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkPageSizes::4K        29347     99.57%     99.57% # Table walker page sizes translated
system.cpu10.itb.walker.walkPageSizes::2M          127      0.43%    100.00% # Table walker page sizes translated
system.cpu10.itb.walker.walkPageSizes::total        29474                       # Table walker page sizes translated
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst        29677                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total        29677                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst        29474                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total        29474                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total        59151                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkWaitTime::samples        29677                       # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walkWaitTime::0         29677    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walkWaitTime::total        29677                       # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walks                   29677                       # Table walker walks requested
system.cpu10.itb.walker.walksLong               29677                       # Table walker walks initiated with long descriptors
system.cpu10.itb.walker.walksPending::samples   -902461532                       # Table walker pending requests distribution
system.cpu10.itb.walker.walksPending::0    -902461532    100.00%    100.00% # Table walker pending requests distribution
system.cpu10.itb.walker.walksPending::total   -902461532                       # Table walker pending requests distribution
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   2326                       # number of quiesce instructions executed
system.cpu10.not_idle_fraction               0.023042                       # Percentage of non-idle cycles
system.cpu10.numCycles                     1270122958                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             29266293.912927                       # Number of busy cycles
system.cpu10.num_cc_register_reads            6980495                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           5354004                       # number of times the CC registers were written
system.cpu10.num_conditional_control_insts      3602897                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                   1622223                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1240856664.087074                       # Number of idle cycles
system.cpu10.num_int_alu_accesses            26940776                       # Number of integer alu accesses
system.cpu10.num_int_insts                   26940776                       # number of integer instructions
system.cpu10.num_int_register_reads          35725326                       # number of times the integer registers were read
system.cpu10.num_int_register_writes         21403709                       # number of times the integer registers were written
system.cpu10.num_load_insts                   5848158                       # Number of load instructions
system.cpu10.num_mem_refs                     9805243                       # number of memory refs
system.cpu10.num_store_insts                  3957085                       # Number of store instructions
system.cpu10.num_vec_alu_accesses               12460                       # Number of vector alu accesses
system.cpu10.num_vec_insts                      12460                       # number of vector instructions
system.cpu10.num_vec_register_reads             11032                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes             1488                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                4004      0.01%      0.01% # Class of executed instruction
system.cpu10.op_class::IntAlu                19450587     66.31%     66.33% # Class of executed instruction
system.cpu10.op_class::IntMult                  59000      0.20%     66.53% # Class of executed instruction
system.cpu10.op_class::IntDiv                   12478      0.04%     66.57% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::FloatMisc                  221      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0      0.00%     66.57% # Class of executed instruction
system.cpu10.op_class::MemRead                5848158     19.94%     86.51% # Class of executed instruction
system.cpu10.op_class::MemWrite               3957085     13.49%    100.00% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                 29331533                       # Class of executed instruction
system.cpu11.Branches                         3601914                       # Number of branches fetched
system.cpu11.committedInsts                  16260669                       # Number of instructions committed
system.cpu11.committedOps                    19137238                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                     6334248                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                    791                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                         6329867                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                          4381                       # DTB misses
system.cpu11.dtb.perms_faults                     166                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                 1438                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                3868117                       # DTB read accesses
system.cpu11.dtb.read_hits                    3864435                       # DTB read hits
system.cpu11.dtb.read_misses                     3682                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkPageSizes::4K         3903     96.92%     96.92% # Table walker page sizes translated
system.cpu11.dtb.walker.walkPageSizes::2M           97      2.41%     99.33% # Table walker page sizes translated
system.cpu11.dtb.walker.walkPageSizes::1G           27      0.67%    100.00% # Table walker page sizes translated
system.cpu11.dtb.walker.walkPageSizes::total         4027                       # Table walker page sizes translated
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data         4381                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total         4381                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data         4027                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total         4027                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total         8408                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkWaitTime::samples         4381                       # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walkWaitTime::0          4381    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walkWaitTime::total         4381                       # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walks                    4381                       # Table walker walks requested
system.cpu11.dtb.walker.walksLong                4381                       # Table walker walks initiated with long descriptors
system.cpu11.dtb.walker.walksPending::samples   1284525108                       # Table walker pending requests distribution
system.cpu11.dtb.walker.walksPending::0    1284525108    100.00%    100.00% # Table walker pending requests distribution
system.cpu11.dtb.walker.walksPending::total   1284525108                       # Table walker pending requests distribution
system.cpu11.dtb.write_accesses               2466131                       # DTB write accesses
system.cpu11.dtb.write_hits                   2465432                       # DTB write hits
system.cpu11.dtb.write_misses                     699                       # DTB write misses
system.cpu11.idle_fraction                   0.984966                       # Percentage of idle cycles
system.cpu11.itb.accesses                    16261147                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                    585                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                        16244711                       # DTB hits
system.cpu11.itb.inst_accesses               16261147                       # ITB inst accesses
system.cpu11.itb.inst_hits                   16244711                       # ITB inst hits
system.cpu11.itb.inst_misses                    16436                       # ITB inst misses
system.cpu11.itb.misses                         16436                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkPageSizes::4K        16226     99.52%     99.52% # Table walker page sizes translated
system.cpu11.itb.walker.walkPageSizes::2M           79      0.48%    100.00% # Table walker page sizes translated
system.cpu11.itb.walker.walkPageSizes::total        16305                       # Table walker page sizes translated
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst        16436                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total        16436                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst        16305                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total        16305                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total        32741                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkWaitTime::samples        16436                       # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walkWaitTime::0         16436    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walkWaitTime::total        16436                       # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walks                   16436                       # Table walker walks requested
system.cpu11.itb.walker.walksLong               16436                       # Table walker walks initiated with long descriptors
system.cpu11.itb.walker.walksPending::samples   1284497328                       # Table walker pending requests distribution
system.cpu11.itb.walker.walksPending::0    1284497328    100.00%    100.00% # Table walker pending requests distribution
system.cpu11.itb.walker.walksPending::total   1284497328                       # Table walker pending requests distribution
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   2264                       # number of quiesce instructions executed
system.cpu11.not_idle_fraction               0.015034                       # Percentage of non-idle cycles
system.cpu11.numCycles                     1272261404                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             19127624.812224                       # Number of busy cycles
system.cpu11.num_cc_register_reads            5114048                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           3528522                       # number of times the CC registers were written
system.cpu11.num_conditional_control_insts      2438605                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                   1037451                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1253133779.187776                       # Number of idle cycles
system.cpu11.num_int_alu_accesses            17400669                       # Number of integer alu accesses
system.cpu11.num_int_insts                   17400669                       # number of integer instructions
system.cpu11.num_int_register_reads          22987337                       # number of times the integer registers were read
system.cpu11.num_int_register_writes         13820961                       # number of times the integer registers were written
system.cpu11.num_load_insts                   3861724                       # Number of load instructions
system.cpu11.num_mem_refs                     6327720                       # number of memory refs
system.cpu11.num_store_insts                  2465996                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                8298                       # Number of vector alu accesses
system.cpu11.num_vec_insts                       8298                       # number of vector instructions
system.cpu11.num_vec_register_reads              6402                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes             1968                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                2508      0.01%      0.01% # Class of executed instruction
system.cpu11.op_class::IntAlu                12760346     66.67%     66.69% # Class of executed instruction
system.cpu11.op_class::IntMult                  39677      0.21%     66.89% # Class of executed instruction
system.cpu11.op_class::IntDiv                    7902      0.04%     66.94% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::FloatMisc                  274      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0      0.00%     66.94% # Class of executed instruction
system.cpu11.op_class::MemRead                3861724     20.18%     87.11% # Class of executed instruction
system.cpu11.op_class::MemWrite               2465996     12.89%    100.00% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                 19138427                       # Class of executed instruction
system.cpu12.Branches                         5191415                       # Number of branches fetched
system.cpu12.committedInsts                  23627257                       # Number of instructions committed
system.cpu12.committedOps                    27820817                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                     9260795                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                    975                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                         9251165                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                          9630                       # DTB misses
system.cpu12.dtb.perms_faults                     353                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                 2705                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                5549858                       # DTB read accesses
system.cpu12.dtb.read_hits                    5541502                       # DTB read hits
system.cpu12.dtb.read_misses                     8356                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkPageSizes::4K         8734     97.59%     97.59% # Table walker page sizes translated
system.cpu12.dtb.walker.walkPageSizes::2M          167      1.87%     99.45% # Table walker page sizes translated
system.cpu12.dtb.walker.walkPageSizes::1G           49      0.55%    100.00% # Table walker page sizes translated
system.cpu12.dtb.walker.walkPageSizes::total         8950                       # Table walker page sizes translated
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data         9630                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total         9630                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data         8950                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total         8950                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total        18580                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkWaitTime::samples         9630                       # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walkWaitTime::0          9630    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walkWaitTime::total         9630                       # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walks                    9630                       # Table walker walks requested
system.cpu12.dtb.walker.walksLong                9630                       # Table walker walks initiated with long descriptors
system.cpu12.dtb.walker.walksPending::samples   -824305616                       # Table walker pending requests distribution
system.cpu12.dtb.walker.walksPending::0    -824305616    100.00%    100.00% # Table walker pending requests distribution
system.cpu12.dtb.walker.walksPending::total   -824305616                       # Table walker pending requests distribution
system.cpu12.dtb.write_accesses               3710937                       # DTB write accesses
system.cpu12.dtb.write_hits                   3709663                       # DTB write hits
system.cpu12.dtb.write_misses                    1274                       # DTB write misses
system.cpu12.idle_fraction                   0.978143                       # Percentage of idle cycles
system.cpu12.itb.accesses                    23628902                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                    522                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                        23599355                       # DTB hits
system.cpu12.itb.inst_accesses               23628902                       # ITB inst accesses
system.cpu12.itb.inst_hits                   23599355                       # ITB inst hits
system.cpu12.itb.inst_misses                    29547                       # ITB inst misses
system.cpu12.itb.misses                         29547                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkPageSizes::4K        29227     99.59%     99.59% # Table walker page sizes translated
system.cpu12.itb.walker.walkPageSizes::2M          119      0.41%    100.00% # Table walker page sizes translated
system.cpu12.itb.walker.walkPageSizes::total        29346                       # Table walker page sizes translated
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst        29547                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total        29547                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst        29346                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total        29346                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total        58893                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkWaitTime::samples        29547                       # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walkWaitTime::0         29547    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walkWaitTime::total        29547                       # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walks                   29547                       # Table walker walks requested
system.cpu12.itb.walker.walksLong               29547                       # Table walker walks initiated with long descriptors
system.cpu12.itb.walker.walksPending::samples   -824333396                       # Table walker pending requests distribution
system.cpu12.itb.walker.walksPending::0    -824333396    100.00%    100.00% # Table walker pending requests distribution
system.cpu12.itb.walker.walksPending::total   -824333396                       # Table walker pending requests distribution
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   2213                       # number of quiesce instructions executed
system.cpu12.not_idle_fraction               0.021857                       # Percentage of non-idle cycles
system.cpu12.numCycles                     1272260940                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             27807959.105838                       # Number of busy cycles
system.cpu12.num_cc_register_reads            6902411                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           5312376                       # number of times the CC registers were written
system.cpu12.num_conditional_control_insts      3523403                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                   1479649                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1244452980.894162                       # Number of idle cycles
system.cpu12.num_int_alu_accesses            25475210                       # Number of integer alu accesses
system.cpu12.num_int_insts                   25475210                       # number of integer instructions
system.cpu12.num_int_register_reads          33894372                       # number of times the integer registers were read
system.cpu12.num_int_register_writes         20225632                       # number of times the integer registers were written
system.cpu12.num_load_insts                   5541123                       # Number of load instructions
system.cpu12.num_mem_refs                     9251784                       # number of memory refs
system.cpu12.num_store_insts                  3710661                       # Number of store instructions
system.cpu12.num_vec_alu_accesses               10212                       # Number of vector alu accesses
system.cpu12.num_vec_insts                      10212                       # number of vector instructions
system.cpu12.num_vec_register_reads              8280                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes             2004                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                4255      0.02%      0.02% # Class of executed instruction
system.cpu12.op_class::IntAlu                18495670     66.48%     66.49% # Class of executed instruction
system.cpu12.op_class::IntMult                  58128      0.21%     66.70% # Class of executed instruction
system.cpu12.op_class::IntDiv                   13009      0.05%     66.75% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::FloatMisc                  267      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0      0.00%     66.75% # Class of executed instruction
system.cpu12.op_class::MemRead                5541123     19.92%     86.66% # Class of executed instruction
system.cpu12.op_class::MemWrite               3710661     13.34%    100.00% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                 27823113                       # Class of executed instruction
system.cpu13.Branches                         5855900                       # Number of branches fetched
system.cpu13.committedInsts                  26700729                       # Number of instructions committed
system.cpu13.committedOps                    31516634                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                    10499518                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                    752                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                        10490919                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                          8599                       # DTB misses
system.cpu13.dtb.perms_faults                     283                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                 2756                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                6237565                       # DTB read accesses
system.cpu13.dtb.read_hits                    6230147                       # DTB read hits
system.cpu13.dtb.read_misses                     7418                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkPageSizes::4K         7702     97.30%     97.30% # Table walker page sizes translated
system.cpu13.dtb.walker.walkPageSizes::2M          167      2.11%     99.41% # Table walker page sizes translated
system.cpu13.dtb.walker.walkPageSizes::1G           47      0.59%    100.00% # Table walker page sizes translated
system.cpu13.dtb.walker.walkPageSizes::total         7916                       # Table walker page sizes translated
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data         8599                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total         8599                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data         7916                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total         7916                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total        16515                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkWaitTime::samples         8599                       # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walkWaitTime::0          8599    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walkWaitTime::total         8599                       # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walks                    8599                       # Table walker walks requested
system.cpu13.dtb.walker.walksLong                8599                       # Table walker walks initiated with long descriptors
system.cpu13.dtb.walker.walksPending::samples   1361830956                       # Table walker pending requests distribution
system.cpu13.dtb.walker.walksPending::0    1361830956    100.00%    100.00% # Table walker pending requests distribution
system.cpu13.dtb.walker.walksPending::total   1361830956                       # Table walker pending requests distribution
system.cpu13.dtb.write_accesses               4261953                       # DTB write accesses
system.cpu13.dtb.write_hits                   4260772                       # DTB write hits
system.cpu13.dtb.write_misses                    1181                       # DTB write misses
system.cpu13.idle_fraction                   0.975239                       # Percentage of idle cycles
system.cpu13.itb.accesses                    26702435                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                    396                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                        26665708                       # DTB hits
system.cpu13.itb.inst_accesses               26702435                       # ITB inst accesses
system.cpu13.itb.inst_hits                   26665708                       # ITB inst hits
system.cpu13.itb.inst_misses                    36727                       # ITB inst misses
system.cpu13.itb.misses                         36727                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkPageSizes::4K        36290     99.40%     99.40% # Table walker page sizes translated
system.cpu13.itb.walker.walkPageSizes::2M          220      0.60%    100.00% # Table walker page sizes translated
system.cpu13.itb.walker.walkPageSizes::total        36510                       # Table walker page sizes translated
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst        36727                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total        36727                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst        36510                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total        36510                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total        73237                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkWaitTime::samples        36727                       # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walkWaitTime::0         36727    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walkWaitTime::total        36727                       # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walks                   36727                       # Table walker walks requested
system.cpu13.itb.walker.walksLong               36727                       # Table walker walks initiated with long descriptors
system.cpu13.itb.walker.walksPending::samples   1361803176                       # Table walker pending requests distribution
system.cpu13.itb.walker.walksPending::0    1361803176    100.00%    100.00% # Table walker pending requests distribution
system.cpu13.itb.walker.walksPending::total   1361803176                       # Table walker pending requests distribution
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   2175                       # number of quiesce instructions executed
system.cpu13.not_idle_fraction               0.024761                       # Percentage of non-idle cycles
system.cpu13.numCycles                     1272268682                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             31502143.665164                       # Number of busy cycles
system.cpu13.num_cc_register_reads            7646471                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           6040515                       # number of times the CC registers were written
system.cpu13.num_conditional_control_insts      3838781                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                   1769189                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1240766538.334836                       # Number of idle cycles
system.cpu13.num_int_alu_accesses            28924232                       # Number of integer alu accesses
system.cpu13.num_int_insts                   28924232                       # number of integer instructions
system.cpu13.num_int_register_reads          38356440                       # number of times the integer registers were read
system.cpu13.num_int_register_writes         23026212                       # number of times the integer registers were written
system.cpu13.num_load_insts                   6227194                       # Number of load instructions
system.cpu13.num_mem_refs                    10488897                       # number of memory refs
system.cpu13.num_store_insts                  4261703                       # Number of store instructions
system.cpu13.num_vec_alu_accesses               17358                       # Number of vector alu accesses
system.cpu13.num_vec_insts                      17358                       # number of vector instructions
system.cpu13.num_vec_register_reads             15320                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes             2122                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                5737      0.02%      0.02% # Class of executed instruction
system.cpu13.op_class::IntAlu                20942764     66.44%     66.46% # Class of executed instruction
system.cpu13.op_class::IntMult                  66392      0.21%     66.67% # Class of executed instruction
system.cpu13.op_class::IntDiv                   14937      0.05%     66.72% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::FloatMisc                  258      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0      0.00%     66.72% # Class of executed instruction
system.cpu13.op_class::MemRead                6227194     19.76%     86.48% # Class of executed instruction
system.cpu13.op_class::MemWrite               4261703     13.52%    100.00% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                 31518985                       # Class of executed instruction
system.cpu14.Branches                        12489917                       # Number of branches fetched
system.cpu14.committedInsts                  54632062                       # Number of instructions committed
system.cpu14.committedOps                    64395553                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                    20774346                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                   2547                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                        20724495                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                         49851                       # DTB misses
system.cpu14.dtb.perms_faults                     589                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                 9267                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses               11651200                       # DTB read accesses
system.cpu14.dtb.read_hits                   11607490                       # DTB read hits
system.cpu14.dtb.read_misses                    43710                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkPageSizes::4K        48020     98.02%     98.02% # Table walker page sizes translated
system.cpu14.dtb.walker.walkPageSizes::2M          879      1.79%     99.82% # Table walker page sizes translated
system.cpu14.dtb.walker.walkPageSizes::1G           90      0.18%    100.00% # Table walker page sizes translated
system.cpu14.dtb.walker.walkPageSizes::total        48989                       # Table walker page sizes translated
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data        49851                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total        49851                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data        48989                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total        48989                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total        98840                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkWaitTime::samples        49851                       # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walkWaitTime::0         49851    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walkWaitTime::total        49851                       # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walks                   49851                       # Table walker walks requested
system.cpu14.dtb.walker.walksLong               49851                       # Table walker walks initiated with long descriptors
system.cpu14.dtb.walker.walksPending::samples   -746927540                       # Table walker pending requests distribution
system.cpu14.dtb.walker.walksPending::0    -746927540    100.00%    100.00% # Table walker pending requests distribution
system.cpu14.dtb.walker.walksPending::total   -746927540                       # Table walker pending requests distribution
system.cpu14.dtb.write_accesses               9123146                       # DTB write accesses
system.cpu14.dtb.write_hits                   9117005                       # DTB write hits
system.cpu14.dtb.write_misses                    6141                       # DTB write misses
system.cpu14.idle_fraction                   0.949405                       # Percentage of idle cycles
system.cpu14.itb.accesses                    54639296                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                   1419                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                        54487870                       # DTB hits
system.cpu14.itb.inst_accesses               54639296                       # ITB inst accesses
system.cpu14.itb.inst_hits                   54487870                       # ITB inst hits
system.cpu14.itb.inst_misses                   151426                       # ITB inst misses
system.cpu14.itb.misses                        151426                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkPageSizes::4K       150143     99.26%     99.26% # Table walker page sizes translated
system.cpu14.itb.walker.walkPageSizes::2M         1114      0.74%    100.00% # Table walker page sizes translated
system.cpu14.itb.walker.walkPageSizes::total       151257                       # Table walker page sizes translated
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst       151426                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total       151426                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst       151257                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total       151257                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total       302683                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkWaitTime::samples       151426                       # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walkWaitTime::0        151426    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walkWaitTime::total       151426                       # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walks                  151426                       # Table walker walks requested
system.cpu14.itb.walker.walksLong              151426                       # Table walker walks initiated with long descriptors
system.cpu14.itb.walker.walksPending::samples   -746955320                       # Table walker pending requests distribution
system.cpu14.itb.walker.walksPending::0    -746955320    100.00%    100.00% # Table walker pending requests distribution
system.cpu14.itb.walker.walksPending::total   -746955320                       # Table walker pending requests distribution
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   2445                       # number of quiesce instructions executed
system.cpu14.not_idle_fraction               0.050595                       # Percentage of non-idle cycles
system.cpu14.numCycles                     1269385378                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             64224021.650200                       # Number of busy cycles
system.cpu14.num_cc_register_reads           15378484                       # number of times the CC registers were read
system.cpu14.num_cc_register_writes          13344306                       # number of times the CC registers were written
system.cpu14.num_conditional_control_insts      8500002                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                   3289315                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1205161356.349800                       # Number of idle cycles
system.cpu14.num_int_alu_accesses            59078224                       # Number of integer alu accesses
system.cpu14.num_int_insts                   59078224                       # number of integer instructions
system.cpu14.num_int_register_reads          79202640                       # number of times the integer registers were read
system.cpu14.num_int_register_writes         46720132                       # number of times the integer registers were written
system.cpu14.num_load_insts                  11629728                       # Number of load instructions
system.cpu14.num_mem_refs                    20749938                       # number of memory refs
system.cpu14.num_store_insts                  9120210                       # Number of store instructions
system.cpu14.num_vec_alu_accesses              142914                       # Number of vector alu accesses
system.cpu14.num_vec_insts                     142914                       # number of vector instructions
system.cpu14.num_vec_register_reads            126679                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes            21399                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass               24318      0.04%      0.04% # Class of executed instruction
system.cpu14.op_class::IntAlu                43499703     67.54%     67.58% # Class of executed instruction
system.cpu14.op_class::IntMult                  90805      0.14%     67.72% # Class of executed instruction
system.cpu14.op_class::IntDiv                   19653      0.03%     67.75% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     67.75% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     67.75% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     67.75% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     67.75% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     67.75% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     67.75% # Class of executed instruction
system.cpu14.op_class::FloatMisc                19073      0.03%     67.78% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0      0.00%     67.78% # Class of executed instruction
system.cpu14.op_class::MemRead               11629728     18.06%     85.84% # Class of executed instruction
system.cpu14.op_class::MemWrite               9120210     14.16%    100.00% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                 64403490                       # Class of executed instruction
system.cpu15.Branches                         5315011                       # Number of branches fetched
system.cpu15.committedInsts                  24272166                       # Number of instructions committed
system.cpu15.committedOps                    28541924                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                     9437298                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                   1088                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                         9428309                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                          8989                       # DTB misses
system.cpu15.dtb.perms_faults                     348                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                 2937                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                5661578                       # DTB read accesses
system.cpu15.dtb.read_hits                    5653918                       # DTB read hits
system.cpu15.dtb.read_misses                     7660                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkPageSizes::4K         7996     97.45%     97.45% # Table walker page sizes translated
system.cpu15.dtb.walker.walkPageSizes::2M          165      2.01%     99.46% # Table walker page sizes translated
system.cpu15.dtb.walker.walkPageSizes::1G           44      0.54%    100.00% # Table walker page sizes translated
system.cpu15.dtb.walker.walkPageSizes::total         8205                       # Table walker page sizes translated
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data         8989                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total         8989                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data         8205                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total         8205                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total        17194                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkWaitTime::samples         8989                       # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walkWaitTime::0          8989    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walkWaitTime::total         8989                       # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walks                    8989                       # Table walker walks requested
system.cpu15.dtb.walker.walksLong                8989                       # Table walker walks initiated with long descriptors
system.cpu15.dtb.walker.walksPending::samples   1439225700                       # Table walker pending requests distribution
system.cpu15.dtb.walker.walksPending::0    1439225700    100.00%    100.00% # Table walker pending requests distribution
system.cpu15.dtb.walker.walksPending::total   1439225700                       # Table walker pending requests distribution
system.cpu15.dtb.write_accesses               3775720                       # DTB write accesses
system.cpu15.dtb.write_hits                   3774391                       # DTB write hits
system.cpu15.dtb.write_misses                    1329                       # DTB write misses
system.cpu15.idle_fraction                   0.977576                       # Percentage of idle cycles
system.cpu15.itb.accesses                    24274003                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                    653                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                        24246443                       # DTB hits
system.cpu15.itb.inst_accesses               24274003                       # ITB inst accesses
system.cpu15.itb.inst_hits                   24246443                       # ITB inst hits
system.cpu15.itb.inst_misses                    27560                       # ITB inst misses
system.cpu15.itb.misses                         27560                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkPageSizes::4K        27176     99.56%     99.56% # Table walker page sizes translated
system.cpu15.itb.walker.walkPageSizes::2M          121      0.44%    100.00% # Table walker page sizes translated
system.cpu15.itb.walker.walkPageSizes::total        27297                       # Table walker page sizes translated
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst        27560                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total        27560                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst        27297                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total        27297                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total        54857                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkWaitTime::samples        27560                       # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walkWaitTime::0         27560    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walkWaitTime::total        27560                       # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walks                   27560                       # Table walker walks requested
system.cpu15.itb.walker.walksLong               27560                       # Table walker walks initiated with long descriptors
system.cpu15.itb.walker.walksPending::samples   1439197920                       # Table walker pending requests distribution
system.cpu15.itb.walker.walksPending::0    1439197920    100.00%    100.00% # Table walker pending requests distribution
system.cpu15.itb.walker.walksPending::total   1439197920                       # Table walker pending requests distribution
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   2210                       # number of quiesce instructions executed
system.cpu15.not_idle_fraction               0.022424                       # Percentage of non-idle cycles
system.cpu15.numCycles                     1257903333                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             28206964.920697                       # Number of busy cycles
system.cpu15.num_cc_register_reads            7110274                       # number of times the CC registers were read
system.cpu15.num_cc_register_writes           5493438                       # number of times the CC registers were written
system.cpu15.num_conditional_control_insts      3611919                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                   1495438                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1229696368.079304                       # Number of idle cycles
system.cpu15.num_int_alu_accesses            26131932                       # Number of integer alu accesses
system.cpu15.num_int_insts                   26131932                       # number of integer instructions
system.cpu15.num_int_register_reads          34696898                       # number of times the integer registers were read
system.cpu15.num_int_register_writes         20793013                       # number of times the integer registers were written
system.cpu15.num_load_insts                   5652482                       # Number of load instructions
system.cpu15.num_mem_refs                     9427869                       # number of memory refs
system.cpu15.num_store_insts                  3775387                       # Number of store instructions
system.cpu15.num_vec_alu_accesses               11662                       # Number of vector alu accesses
system.cpu15.num_vec_insts                      11662                       # number of vector instructions
system.cpu15.num_vec_register_reads              9352                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes             2374                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                5418      0.02%      0.02% # Class of executed instruction
system.cpu15.op_class::IntAlu                19040654     66.71%     66.72% # Class of executed instruction
system.cpu15.op_class::IntMult                  57328      0.20%     66.93% # Class of executed instruction
system.cpu15.op_class::IntDiv                   12902      0.05%     66.97% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::FloatMisc                  209      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0      0.00%     66.97% # Class of executed instruction
system.cpu15.op_class::MemRead                5652482     19.80%     86.77% # Class of executed instruction
system.cpu15.op_class::MemWrite               3775387     13.23%    100.00% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                 28544380                       # Class of executed instruction
system.cpu16.Branches                         5644364                       # Number of branches fetched
system.cpu16.committedInsts                  25200388                       # Number of instructions committed
system.cpu16.committedOps                    29842187                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                     9886221                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                    644                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                         9868725                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                         17496                       # DTB misses
system.cpu16.dtb.perms_faults                     118                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                 2580                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                5754953                       # DTB read accesses
system.cpu16.dtb.read_hits                    5738972                       # DTB read hits
system.cpu16.dtb.read_misses                    15981                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkPageSizes::4K        16860     97.87%     97.87% # Table walker page sizes translated
system.cpu16.dtb.walker.walkPageSizes::2M          177      1.03%     98.90% # Table walker page sizes translated
system.cpu16.dtb.walker.walkPageSizes::1G          190      1.10%    100.00% # Table walker page sizes translated
system.cpu16.dtb.walker.walkPageSizes::total        17227                       # Table walker page sizes translated
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data        17496                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total        17496                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data        17227                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total        17227                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total        34723                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkWaitTime::samples        17496                       # Table walker wait (enqueue to first request) latency
system.cpu16.dtb.walker.walkWaitTime::0         17496    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu16.dtb.walker.walkWaitTime::total        17496                       # Table walker wait (enqueue to first request) latency
system.cpu16.dtb.walker.walks                   17496                       # Table walker walks requested
system.cpu16.dtb.walker.walksLong               17496                       # Table walker walks initiated with long descriptors
system.cpu16.dtb.walker.walksPending::samples   -669605024                       # Table walker pending requests distribution
system.cpu16.dtb.walker.walksPending::0    -669605024    100.00%    100.00% # Table walker pending requests distribution
system.cpu16.dtb.walker.walksPending::total   -669605024                       # Table walker pending requests distribution
system.cpu16.dtb.write_accesses               4131268                       # DTB write accesses
system.cpu16.dtb.write_hits                   4129753                       # DTB write hits
system.cpu16.dtb.write_misses                    1515                       # DTB write misses
system.cpu16.idle_fraction                   0.976555                       # Percentage of idle cycles
system.cpu16.itb.accesses                    25201449                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                    457                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                        25152360                       # DTB hits
system.cpu16.itb.inst_accesses               25201449                       # ITB inst accesses
system.cpu16.itb.inst_hits                   25152360                       # ITB inst hits
system.cpu16.itb.inst_misses                    49089                       # ITB inst misses
system.cpu16.itb.misses                         49089                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkPageSizes::4K        48673     99.28%     99.28% # Table walker page sizes translated
system.cpu16.itb.walker.walkPageSizes::2M          352      0.72%    100.00% # Table walker page sizes translated
system.cpu16.itb.walker.walkPageSizes::total        49025                       # Table walker page sizes translated
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst        49089                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total        49089                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst        49025                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total        49025                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total        98114                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkWaitTime::samples        49089                       # Table walker wait (enqueue to first request) latency
system.cpu16.itb.walker.walkWaitTime::0         49089    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu16.itb.walker.walkWaitTime::total        49089                       # Table walker wait (enqueue to first request) latency
system.cpu16.itb.walker.walks                   49089                       # Table walker walks requested
system.cpu16.itb.walker.walksLong               49089                       # Table walker walks initiated with long descriptors
system.cpu16.itb.walker.walksPending::samples   -669632804                       # Table walker pending requests distribution
system.cpu16.itb.walker.walksPending::0    -669632804    100.00%    100.00% # Table walker pending requests distribution
system.cpu16.itb.walker.walksPending::total   -669632804                       # Table walker pending requests distribution
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu16.kern.inst.quiesce                   2186                       # number of quiesce instructions executed
system.cpu16.not_idle_fraction               0.023445                       # Percentage of non-idle cycles
system.cpu16.numCycles                     1201736766                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles             28174381.156540                       # Number of busy cycles
system.cpu16.num_cc_register_reads            6860818                       # number of times the CC registers were read
system.cpu16.num_cc_register_writes           5215311                       # number of times the CC registers were written
system.cpu16.num_conditional_control_insts      3635700                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                   1762605                       # number of times a function call or return occured
system.cpu16.num_idle_cycles             1173562384.843460                       # Number of idle cycles
system.cpu16.num_int_alu_accesses            27426209                       # Number of integer alu accesses
system.cpu16.num_int_insts                   27426209                       # number of integer instructions
system.cpu16.num_int_register_reads          36367918                       # number of times the integer registers were read
system.cpu16.num_int_register_writes         21697379                       # number of times the integer registers were written
system.cpu16.num_load_insts                   5745363                       # Number of load instructions
system.cpu16.num_mem_refs                     9876177                       # number of memory refs
system.cpu16.num_store_insts                  4130814                       # Number of store instructions
system.cpu16.num_vec_alu_accesses               39388                       # Number of vector alu accesses
system.cpu16.num_vec_insts                      39388                       # number of vector instructions
system.cpu16.num_vec_register_reads             35244                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes             5040                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                6040      0.02%      0.02% # Class of executed instruction
system.cpu16.op_class::IntAlu                19886278     66.63%     66.65% # Class of executed instruction
system.cpu16.op_class::IntMult                  60618      0.20%     66.86% # Class of executed instruction
system.cpu16.op_class::IntDiv                   10670      0.04%     66.89% # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0      0.00%     66.89% # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0      0.00%     66.89% # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0      0.00%     66.89% # Class of executed instruction
system.cpu16.op_class::FloatMult                    0      0.00%     66.89% # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0      0.00%     66.89% # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0      0.00%     66.89% # Class of executed instruction
system.cpu16.op_class::FloatMisc                 4293      0.01%     66.91% # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdMult                     0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdShift                    0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdAes                      0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0      0.00%     66.91% # Class of executed instruction
system.cpu16.op_class::MemRead                5745363     19.25%     86.16% # Class of executed instruction
system.cpu16.op_class::MemWrite               4130814     13.84%    100.00% # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::total                 29844076                       # Class of executed instruction
system.cpu17.Branches                         6131067                       # Number of branches fetched
system.cpu17.committedInsts                  28339768                       # Number of instructions committed
system.cpu17.committedOps                    33293201                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                    10972033                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                   1226                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                        10963668                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                          8365                       # DTB misses
system.cpu17.dtb.perms_faults                     337                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                 2941                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                6560565                       # DTB read accesses
system.cpu17.dtb.read_hits                    6553642                       # DTB read hits
system.cpu17.dtb.read_misses                     6923                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkPageSizes::4K         7484     97.21%     97.21% # Table walker page sizes translated
system.cpu17.dtb.walker.walkPageSizes::2M          157      2.04%     99.25% # Table walker page sizes translated
system.cpu17.dtb.walker.walkPageSizes::1G           58      0.75%    100.00% # Table walker page sizes translated
system.cpu17.dtb.walker.walkPageSizes::total         7699                       # Table walker page sizes translated
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data         8365                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total         8365                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data         7699                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total         7699                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total        16064                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkWaitTime::samples         8365                       # Table walker wait (enqueue to first request) latency
system.cpu17.dtb.walker.walkWaitTime::0          8365    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu17.dtb.walker.walkWaitTime::total         8365                       # Table walker wait (enqueue to first request) latency
system.cpu17.dtb.walker.walks                    8365                       # Table walker walks requested
system.cpu17.dtb.walker.walksLong                8365                       # Table walker walks initiated with long descriptors
system.cpu17.dtb.walker.walksPending::samples   1516531548                       # Table walker pending requests distribution
system.cpu17.dtb.walker.walksPending::0    1516531548    100.00%    100.00% # Table walker pending requests distribution
system.cpu17.dtb.walker.walksPending::total   1516531548                       # Table walker pending requests distribution
system.cpu17.dtb.write_accesses               4411468                       # DTB write accesses
system.cpu17.dtb.write_hits                   4410026                       # DTB write hits
system.cpu17.dtb.write_misses                    1442                       # DTB write misses
system.cpu17.idle_fraction                   0.973844                       # Percentage of idle cycles
system.cpu17.itb.accesses                    28341522                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                    837                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                        28305714                       # DTB hits
system.cpu17.itb.inst_accesses               28341522                       # ITB inst accesses
system.cpu17.itb.inst_hits                   28305714                       # ITB inst hits
system.cpu17.itb.inst_misses                    35808                       # ITB inst misses
system.cpu17.itb.misses                         35808                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkPageSizes::4K        35369     99.43%     99.43% # Table walker page sizes translated
system.cpu17.itb.walker.walkPageSizes::2M          204      0.57%    100.00% # Table walker page sizes translated
system.cpu17.itb.walker.walkPageSizes::total        35573                       # Table walker page sizes translated
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst        35808                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total        35808                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst        35573                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total        35573                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total        71381                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkWaitTime::samples        35808                       # Table walker wait (enqueue to first request) latency
system.cpu17.itb.walker.walkWaitTime::0         35808    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu17.itb.walker.walkWaitTime::total        35808                       # Table walker wait (enqueue to first request) latency
system.cpu17.itb.walker.walks                   35808                       # Table walker walks requested
system.cpu17.itb.walker.walksLong               35808                       # Table walker walks initiated with long descriptors
system.cpu17.itb.walker.walksPending::samples   1516503768                       # Table walker pending requests distribution
system.cpu17.itb.walker.walksPending::0    1516503768    100.00%    100.00% # Table walker pending requests distribution
system.cpu17.itb.walker.walksPending::total   1516503768                       # Table walker pending requests distribution
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu17.kern.inst.quiesce                   2058                       # number of quiesce instructions executed
system.cpu17.not_idle_fraction               0.026156                       # Percentage of non-idle cycles
system.cpu17.numCycles                     1265064365                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles             33089530.666899                       # Number of busy cycles
system.cpu17.num_cc_register_reads            8121228                       # number of times the CC registers were read
system.cpu17.num_cc_register_writes           6504045                       # number of times the CC registers were written
system.cpu17.num_conditional_control_insts      4104499                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                   1792904                       # number of times a function call or return occured
system.cpu17.num_idle_cycles             1231974834.333102                       # Number of idle cycles
system.cpu17.num_int_alu_accesses            30591385                       # Number of integer alu accesses
system.cpu17.num_int_insts                   30591385                       # number of integer instructions
system.cpu17.num_int_register_reads          40862967                       # number of times the integer registers were read
system.cpu17.num_int_register_writes         24410441                       # number of times the integer registers were written
system.cpu17.num_load_insts                   6548694                       # Number of load instructions
system.cpu17.num_mem_refs                    10959940                       # number of memory refs
system.cpu17.num_store_insts                  4411246                       # Number of store instructions
system.cpu17.num_vec_alu_accesses               16023                       # Number of vector alu accesses
system.cpu17.num_vec_insts                      16023                       # number of vector instructions
system.cpu17.num_vec_register_reads             13746                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes             2453                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                5167      0.02%      0.02% # Class of executed instruction
system.cpu17.op_class::IntAlu                22220557     66.74%     66.75% # Class of executed instruction
system.cpu17.op_class::IntMult                  79975      0.24%     66.99% # Class of executed instruction
system.cpu17.op_class::IntDiv                   29436      0.09%     67.08% # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::FloatMult                    0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::FloatMisc                  547      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdMult                     0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdShift                    0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdAes                      0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0      0.00%     67.08% # Class of executed instruction
system.cpu17.op_class::MemRead                6548694     19.67%     86.75% # Class of executed instruction
system.cpu17.op_class::MemWrite               4411246     13.25%    100.00% # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::total                 33295622                       # Class of executed instruction
system.cpu18.Branches                         6210473                       # Number of branches fetched
system.cpu18.committedInsts                  28229239                       # Number of instructions committed
system.cpu18.committedOps                    33411535                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                    11162507                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                   1005                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                        11152388                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                         10119                       # DTB misses
system.cpu18.dtb.perms_faults                     356                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                 3133                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                6539413                       # DTB read accesses
system.cpu18.dtb.read_hits                    6530921                       # DTB read hits
system.cpu18.dtb.read_misses                     8492                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkPageSizes::4K         9175     97.69%     97.69% # Table walker page sizes translated
system.cpu18.dtb.walker.walkPageSizes::2M          184      1.96%     99.65% # Table walker page sizes translated
system.cpu18.dtb.walker.walkPageSizes::1G           33      0.35%    100.00% # Table walker page sizes translated
system.cpu18.dtb.walker.walkPageSizes::total         9392                       # Table walker page sizes translated
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data        10119                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total        10119                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data         9392                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total         9392                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total        19511                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkWaitTime::samples        10119                       # Table walker wait (enqueue to first request) latency
system.cpu18.dtb.walker.walkWaitTime::0         10119    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu18.dtb.walker.walkWaitTime::total        10119                       # Table walker wait (enqueue to first request) latency
system.cpu18.dtb.walker.walks                   10119                       # Table walker walks requested
system.cpu18.dtb.walker.walksLong               10119                       # Table walker walks initiated with long descriptors
system.cpu18.dtb.walker.walksPending::samples   -591726908                       # Table walker pending requests distribution
system.cpu18.dtb.walker.walksPending::0    -591726908    100.00%    100.00% # Table walker pending requests distribution
system.cpu18.dtb.walker.walksPending::total   -591726908                       # Table walker pending requests distribution
system.cpu18.dtb.write_accesses               4623094                       # DTB write accesses
system.cpu18.dtb.write_hits                   4621467                       # DTB write hits
system.cpu18.dtb.write_misses                    1627                       # DTB write misses
system.cpu18.idle_fraction                   0.973751                       # Percentage of idle cycles
system.cpu18.itb.accesses                    28231191                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                    524                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                        28194081                       # DTB hits
system.cpu18.itb.inst_accesses               28231191                       # ITB inst accesses
system.cpu18.itb.inst_hits                   28194081                       # ITB inst hits
system.cpu18.itb.inst_misses                    37110                       # ITB inst misses
system.cpu18.itb.misses                         37110                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkPageSizes::4K        36707     99.50%     99.50% # Table walker page sizes translated
system.cpu18.itb.walker.walkPageSizes::2M          183      0.50%    100.00% # Table walker page sizes translated
system.cpu18.itb.walker.walkPageSizes::total        36890                       # Table walker page sizes translated
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst        37110                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total        37110                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst        36890                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total        36890                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total        74000                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkWaitTime::samples        37110                       # Table walker wait (enqueue to first request) latency
system.cpu18.itb.walker.walkWaitTime::0         37110    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu18.itb.walker.walkWaitTime::total        37110                       # Table walker wait (enqueue to first request) latency
system.cpu18.itb.walker.walks                   37110                       # Table walker walks requested
system.cpu18.itb.walker.walksLong               37110                       # Table walker walks initiated with long descriptors
system.cpu18.itb.walker.walksPending::samples   -591754688                       # Table walker pending requests distribution
system.cpu18.itb.walker.walksPending::0    -591754688    100.00%    100.00% # Table walker pending requests distribution
system.cpu18.itb.walker.walksPending::total   -591754688                       # Table walker pending requests distribution
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu18.kern.inst.quiesce                   2242                       # number of quiesce instructions executed
system.cpu18.not_idle_fraction               0.026249                       # Percentage of non-idle cycles
system.cpu18.numCycles                     1272261698                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles             33396183.303273                       # Number of busy cycles
system.cpu18.num_cc_register_reads            7859091                       # number of times the CC registers were read
system.cpu18.num_cc_register_writes           6189139                       # number of times the CC registers were written
system.cpu18.num_conditional_control_insts      4130611                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                   1776926                       # number of times a function call or return occured
system.cpu18.num_idle_cycles             1238865514.696727                       # Number of idle cycles
system.cpu18.num_int_alu_accesses            30633589                       # Number of integer alu accesses
system.cpu18.num_int_insts                   30633589                       # number of integer instructions
system.cpu18.num_int_register_reads          40391743                       # number of times the integer registers were read
system.cpu18.num_int_register_writes         24321522                       # number of times the integer registers were written
system.cpu18.num_load_insts                   6529641                       # Number of load instructions
system.cpu18.num_mem_refs                    11152354                       # number of memory refs
system.cpu18.num_store_insts                  4622713                       # Number of store instructions
system.cpu18.num_vec_alu_accesses               24579                       # Number of vector alu accesses
system.cpu18.num_vec_insts                      24579                       # number of vector instructions
system.cpu18.num_vec_register_reads             20853                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes             4233                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                6905      0.02%      0.02% # Class of executed instruction
system.cpu18.op_class::IntAlu                22178121     66.37%     66.39% # Class of executed instruction
system.cpu18.op_class::IntMult                  60844      0.18%     66.58% # Class of executed instruction
system.cpu18.op_class::IntDiv                   13312      0.04%     66.62% # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::FloatCmp                     1      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::FloatCvt                     2      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::FloatMult                    0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::FloatDiv                     1      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::FloatMisc                 2639      0.01%     66.62% # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdMult                     0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdShift                    0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdAes                      0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0      0.00%     66.62% # Class of executed instruction
system.cpu18.op_class::MemRead                6529641     19.54%     86.17% # Class of executed instruction
system.cpu18.op_class::MemWrite               4622713     13.83%    100.00% # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::total                 33414179                       # Class of executed instruction
system.cpu19.Branches                        10748078                       # Number of branches fetched
system.cpu19.committedInsts                  46484874                       # Number of instructions committed
system.cpu19.committedOps                    54674800                       # Number of ops (including micro ops) committed
system.cpu19.dtb.accesses                    17745869                       # DTB accesses
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.flush_entries                    638                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.hits                        17732168                       # DTB hits
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.misses                         13701                       # DTB misses
system.cpu19.dtb.perms_faults                     151                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.prefetch_faults                 4393                       # Number of TLB faults due to prefetch
system.cpu19.dtb.read_accesses               10115037                       # DTB read accesses
system.cpu19.dtb.read_hits                   10102561                       # DTB read hits
system.cpu19.dtb.read_misses                    12476                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dtb.walker.walkPageSizes::4K        12920     97.49%     97.49% # Table walker page sizes translated
system.cpu19.dtb.walker.walkPageSizes::2M          262      1.98%     99.47% # Table walker page sizes translated
system.cpu19.dtb.walker.walkPageSizes::1G           70      0.53%    100.00% # Table walker page sizes translated
system.cpu19.dtb.walker.walkPageSizes::total        13252                       # Table walker page sizes translated
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data        13701                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total        13701                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data        13252                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total        13252                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total        26953                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkWaitTime::samples        13701                       # Table walker wait (enqueue to first request) latency
system.cpu19.dtb.walker.walkWaitTime::0         13701    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu19.dtb.walker.walkWaitTime::total        13701                       # Table walker wait (enqueue to first request) latency
system.cpu19.dtb.walker.walks                   13701                       # Table walker walks requested
system.cpu19.dtb.walker.walksLong               13701                       # Table walker walks initiated with long descriptors
system.cpu19.dtb.walker.walksPending::samples   1593837396                       # Table walker pending requests distribution
system.cpu19.dtb.walker.walksPending::0    1593837396    100.00%    100.00% # Table walker pending requests distribution
system.cpu19.dtb.walker.walksPending::total   1593837396                       # Table walker pending requests distribution
system.cpu19.dtb.write_accesses               7630832                       # DTB write accesses
system.cpu19.dtb.write_hits                   7629607                       # DTB write hits
system.cpu19.dtb.write_misses                    1225                       # DTB write misses
system.cpu19.idle_fraction                   0.957045                       # Percentage of idle cycles
system.cpu19.itb.accesses                    46487536                       # DTB accesses
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu19.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.hits                        46404556                       # DTB hits
system.cpu19.itb.inst_accesses               46487536                       # ITB inst accesses
system.cpu19.itb.inst_hits                   46404556                       # ITB inst hits
system.cpu19.itb.inst_misses                    82980                       # ITB inst misses
system.cpu19.itb.misses                         82980                       # DTB misses
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.itb.walker.walkPageSizes::4K        82373     99.41%     99.41% # Table walker page sizes translated
system.cpu19.itb.walker.walkPageSizes::2M          486      0.59%    100.00% # Table walker page sizes translated
system.cpu19.itb.walker.walkPageSizes::total        82859                       # Table walker page sizes translated
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst        82980                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total        82980                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst        82859                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total        82859                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total       165839                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkWaitTime::samples        82980                       # Table walker wait (enqueue to first request) latency
system.cpu19.itb.walker.walkWaitTime::0         82980    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu19.itb.walker.walkWaitTime::total        82980                       # Table walker wait (enqueue to first request) latency
system.cpu19.itb.walker.walks                   82980                       # Table walker walks requested
system.cpu19.itb.walker.walksLong               82980                       # Table walker walks initiated with long descriptors
system.cpu19.itb.walker.walksPending::samples   1593809616                       # Table walker pending requests distribution
system.cpu19.itb.walker.walksPending::0    1593809616    100.00%    100.00% # Table walker pending requests distribution
system.cpu19.itb.walker.walksPending::total   1593809616                       # Table walker pending requests distribution
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu19.kern.inst.quiesce                   2058                       # number of quiesce instructions executed
system.cpu19.not_idle_fraction               0.042955                       # Percentage of non-idle cycles
system.cpu19.numCycles                     1272279114                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.num_busy_cycles             54650154.368230                       # Number of busy cycles
system.cpu19.num_cc_register_reads           12652255                       # number of times the CC registers were read
system.cpu19.num_cc_register_writes          10810758                       # number of times the CC registers were written
system.cpu19.num_conditional_control_insts      7149126                       # number of instructions that are conditional controls
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_func_calls                   3140511                       # number of times a function call or return occured
system.cpu19.num_idle_cycles             1217628959.631770                       # Number of idle cycles
system.cpu19.num_int_alu_accesses            50353279                       # Number of integer alu accesses
system.cpu19.num_int_insts                   50353279                       # number of integer instructions
system.cpu19.num_int_register_reads          67243004                       # number of times the integer registers were read
system.cpu19.num_int_register_writes         39542154                       # number of times the integer registers were written
system.cpu19.num_load_insts                  10091858                       # Number of load instructions
system.cpu19.num_mem_refs                    17719735                       # number of memory refs
system.cpu19.num_store_insts                  7627877                       # Number of store instructions
system.cpu19.num_vec_alu_accesses               47752                       # Number of vector alu accesses
system.cpu19.num_vec_insts                      47752                       # number of vector instructions
system.cpu19.num_vec_register_reads             44848                       # number of times the vector registers were read
system.cpu19.num_vec_register_writes             3116                       # number of times the vector registers were written
system.cpu19.op_class::No_OpClass               15771      0.03%      0.03% # Class of executed instruction
system.cpu19.op_class::IntAlu                36846568     67.39%     67.42% # Class of executed instruction
system.cpu19.op_class::IntMult                  82278      0.15%     67.57% # Class of executed instruction
system.cpu19.op_class::IntDiv                   13094      0.02%     67.59% # Class of executed instruction
system.cpu19.op_class::FloatAdd                     5      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::FloatCvt                     5      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::FloatMult                    1      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::FloatMultAcc                 0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::FloatDiv                     2      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::FloatMisc                  804      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdAdd                      0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdAlu                      0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdCmp                      0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdMisc                     0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdMult                     0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdShift                    0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdDiv                      0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdReduceAdd                0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdReduceAlu                0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdReduceCmp                0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceAdd            0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceCmp            0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdAes                      0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdAesMix                   0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash                 0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash2                0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash               0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash2              0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdShaSigma2                0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdShaSigma3                0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::SimdPredAlu                  0      0.00%     67.59% # Class of executed instruction
system.cpu19.op_class::MemRead               10091858     18.46%     86.05% # Class of executed instruction
system.cpu19.op_class::MemWrite               7627877     13.95%    100.00% # Class of executed instruction
system.cpu19.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::total                 54678263                       # Class of executed instruction
system.cpu20.Branches                         4259275                       # Number of branches fetched
system.cpu20.committedInsts                  19121289                       # Number of instructions committed
system.cpu20.committedOps                    22607294                       # Number of ops (including micro ops) committed
system.cpu20.dtb.accesses                     7462725                       # DTB accesses
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.flush_entries                    717                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.hits                         7455895                       # DTB hits
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.misses                          6830                       # DTB misses
system.cpu20.dtb.perms_faults                     194                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.prefetch_faults                 2074                       # Number of TLB faults due to prefetch
system.cpu20.dtb.read_accesses                4395703                       # DTB read accesses
system.cpu20.dtb.read_hits                    4389960                       # DTB read hits
system.cpu20.dtb.read_misses                     5743                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dtb.walker.walkPageSizes::4K         6225     97.95%     97.95% # Table walker page sizes translated
system.cpu20.dtb.walker.walkPageSizes::2M          104      1.64%     99.59% # Table walker page sizes translated
system.cpu20.dtb.walker.walkPageSizes::1G           26      0.41%    100.00% # Table walker page sizes translated
system.cpu20.dtb.walker.walkPageSizes::total         6355                       # Table walker page sizes translated
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data         6830                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total         6830                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data         6355                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total         6355                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total        13185                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkWaitTime::samples         6830                       # Table walker wait (enqueue to first request) latency
system.cpu20.dtb.walker.walkWaitTime::0          6830    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu20.dtb.walker.walkWaitTime::total         6830                       # Table walker wait (enqueue to first request) latency
system.cpu20.dtb.walker.walks                    6830                       # Table walker walks requested
system.cpu20.dtb.walker.walksLong                6830                       # Table walker walks initiated with long descriptors
system.cpu20.dtb.walker.walksPending::samples   -514993328                       # Table walker pending requests distribution
system.cpu20.dtb.walker.walksPending::0    -514993328    100.00%    100.00% # Table walker pending requests distribution
system.cpu20.dtb.walker.walksPending::total   -514993328                       # Table walker pending requests distribution
system.cpu20.dtb.write_accesses               3067022                       # DTB write accesses
system.cpu20.dtb.write_hits                   3065935                       # DTB write hits
system.cpu20.dtb.write_misses                    1087                       # DTB write misses
system.cpu20.idle_fraction                   0.982239                       # Percentage of idle cycles
system.cpu20.itb.accesses                    19122189                       # DTB accesses
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.flush_entries                    461                       # Number of entries that have been flushed from TLB
system.cpu20.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.hits                        19096224                       # DTB hits
system.cpu20.itb.inst_accesses               19122189                       # ITB inst accesses
system.cpu20.itb.inst_hits                   19096224                       # ITB inst hits
system.cpu20.itb.inst_misses                    25965                       # ITB inst misses
system.cpu20.itb.misses                         25965                       # DTB misses
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.itb.walker.walkPageSizes::4K        25686     99.43%     99.43% # Table walker page sizes translated
system.cpu20.itb.walker.walkPageSizes::2M          146      0.57%    100.00% # Table walker page sizes translated
system.cpu20.itb.walker.walkPageSizes::total        25832                       # Table walker page sizes translated
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst        25965                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total        25965                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst        25832                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total        25832                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total        51797                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkWaitTime::samples        25965                       # Table walker wait (enqueue to first request) latency
system.cpu20.itb.walker.walkWaitTime::0         25965    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu20.itb.walker.walkWaitTime::total        25965                       # Table walker wait (enqueue to first request) latency
system.cpu20.itb.walker.walks                   25965                       # Table walker walks requested
system.cpu20.itb.walker.walksLong               25965                       # Table walker walks initiated with long descriptors
system.cpu20.itb.walker.walksPending::samples   -515021108                       # Table walker pending requests distribution
system.cpu20.itb.walker.walksPending::0    -515021108    100.00%    100.00% # Table walker pending requests distribution
system.cpu20.itb.walker.walksPending::total   -515021108                       # Table walker pending requests distribution
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu20.kern.inst.quiesce                   1938                       # number of quiesce instructions executed
system.cpu20.not_idle_fraction               0.017761                       # Percentage of non-idle cycles
system.cpu20.numCycles                     1262904623                       # number of cpu cycles simulated
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.num_busy_cycles             22430397.770067                       # Number of busy cycles
system.cpu20.num_cc_register_reads            5548004                       # number of times the CC registers were read
system.cpu20.num_cc_register_writes           3966639                       # number of times the CC registers were written
system.cpu20.num_conditional_control_insts      2798278                       # number of instructions that are conditional controls
system.cpu20.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu20.num_fp_insts                           0                       # number of float instructions
system.cpu20.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu20.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu20.num_func_calls                   1289182                       # number of times a function call or return occured
system.cpu20.num_idle_cycles             1240474225.229933                       # Number of idle cycles
system.cpu20.num_int_alu_accesses            20688481                       # Number of integer alu accesses
system.cpu20.num_int_insts                   20688481                       # number of integer instructions
system.cpu20.num_int_register_reads          27505985                       # number of times the integer registers were read
system.cpu20.num_int_register_writes         16376094                       # number of times the integer registers were written
system.cpu20.num_load_insts                   4389012                       # Number of load instructions
system.cpu20.num_mem_refs                     7455771                       # number of memory refs
system.cpu20.num_store_insts                  3066759                       # Number of store instructions
system.cpu20.num_vec_alu_accesses               17506                       # Number of vector alu accesses
system.cpu20.num_vec_insts                      17506                       # number of vector instructions
system.cpu20.num_vec_register_reads             15264                       # number of times the vector registers were read
system.cpu20.num_vec_register_writes             2682                       # number of times the vector registers were written
system.cpu20.op_class::No_OpClass                4304      0.02%      0.02% # Class of executed instruction
system.cpu20.op_class::IntAlu                15096558     66.77%     66.79% # Class of executed instruction
system.cpu20.op_class::IntMult                  41100      0.18%     66.97% # Class of executed instruction
system.cpu20.op_class::IntDiv                    9111      0.04%     67.01% # Class of executed instruction
system.cpu20.op_class::FloatAdd                     0      0.00%     67.01% # Class of executed instruction
system.cpu20.op_class::FloatCmp                     0      0.00%     67.01% # Class of executed instruction
system.cpu20.op_class::FloatCvt                     0      0.00%     67.01% # Class of executed instruction
system.cpu20.op_class::FloatMult                    0      0.00%     67.01% # Class of executed instruction
system.cpu20.op_class::FloatMultAcc                 0      0.00%     67.01% # Class of executed instruction
system.cpu20.op_class::FloatDiv                     0      0.00%     67.01% # Class of executed instruction
system.cpu20.op_class::FloatMisc                 2132      0.01%     67.02% # Class of executed instruction
system.cpu20.op_class::FloatSqrt                    0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdAdd                      5      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdAddAcc                   0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdAlu                      4      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdCmp                      4      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdCvt                      0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdMisc                     4      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdMult                     0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdMultAcc                  0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdShift                    0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdShiftAcc                 0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdDiv                      0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdSqrt                     0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatAdd                 0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatAlu                 0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatCmp                 0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatCvt                 0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatDiv                 0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatMisc                0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatMult                0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatMultAcc             0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatSqrt                0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdReduceAdd                0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdReduceAlu                0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdReduceCmp                0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceAdd            0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceCmp            0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdAes                      0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdAesMix                   0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash                 0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash2                0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash               0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash2              0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdShaSigma2                0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdShaSigma3                0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::SimdPredAlu                  0      0.00%     67.02% # Class of executed instruction
system.cpu20.op_class::MemRead                4389012     19.41%     86.44% # Class of executed instruction
system.cpu20.op_class::MemWrite               3066759     13.56%    100.00% # Class of executed instruction
system.cpu20.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::total                 22608993                       # Class of executed instruction
system.cpu21.Branches                         3513753                       # Number of branches fetched
system.cpu21.committedInsts                  15891446                       # Number of instructions committed
system.cpu21.committedOps                    18714498                       # Number of ops (including micro ops) committed
system.cpu21.dtb.accesses                     6167726                       # DTB accesses
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.flush_entries                   1279                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.hits                         6162698                       # DTB hits
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.misses                          5028                       # DTB misses
system.cpu21.dtb.perms_faults                     241                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.prefetch_faults                 1607                       # Number of TLB faults due to prefetch
system.cpu21.dtb.read_accesses                3735795                       # DTB read accesses
system.cpu21.dtb.read_hits                    3731572                       # DTB read hits
system.cpu21.dtb.read_misses                     4223                       # DTB read misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dtb.walker.walkPageSizes::4K         4490     97.06%     97.06% # Table walker page sizes translated
system.cpu21.dtb.walker.walkPageSizes::2M           97      2.10%     99.16% # Table walker page sizes translated
system.cpu21.dtb.walker.walkPageSizes::1G           39      0.84%    100.00% # Table walker page sizes translated
system.cpu21.dtb.walker.walkPageSizes::total         4626                       # Table walker page sizes translated
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data         5028                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total         5028                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data         4626                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total         4626                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total         9654                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkWaitTime::samples         5028                       # Table walker wait (enqueue to first request) latency
system.cpu21.dtb.walker.walkWaitTime::0          5028    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu21.dtb.walker.walkWaitTime::total         5028                       # Table walker wait (enqueue to first request) latency
system.cpu21.dtb.walker.walks                    5028                       # Table walker walks requested
system.cpu21.dtb.walker.walksLong                5028                       # Table walker walks initiated with long descriptors
system.cpu21.dtb.walker.walksPending::samples   1671715512                       # Table walker pending requests distribution
system.cpu21.dtb.walker.walksPending::0    1671715512    100.00%    100.00% # Table walker pending requests distribution
system.cpu21.dtb.walker.walksPending::total   1671715512                       # Table walker pending requests distribution
system.cpu21.dtb.write_accesses               2431931                       # DTB write accesses
system.cpu21.dtb.write_hits                   2431126                       # DTB write hits
system.cpu21.dtb.write_misses                     805                       # DTB write misses
system.cpu21.idle_fraction                   0.985297                       # Percentage of idle cycles
system.cpu21.itb.accesses                    15891935                       # DTB accesses
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.flush_entries                   1032                       # Number of entries that have been flushed from TLB
system.cpu21.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.hits                        15876081                       # DTB hits
system.cpu21.itb.inst_accesses               15891935                       # ITB inst accesses
system.cpu21.itb.inst_hits                   15876081                       # ITB inst hits
system.cpu21.itb.inst_misses                    15854                       # ITB inst misses
system.cpu21.itb.misses                         15854                       # DTB misses
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.itb.walker.walkPageSizes::4K        15603     99.45%     99.45% # Table walker page sizes translated
system.cpu21.itb.walker.walkPageSizes::2M           87      0.55%    100.00% # Table walker page sizes translated
system.cpu21.itb.walker.walkPageSizes::total        15690                       # Table walker page sizes translated
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst        15854                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total        15854                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst        15690                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total        15690                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total        31544                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkWaitTime::samples        15854                       # Table walker wait (enqueue to first request) latency
system.cpu21.itb.walker.walkWaitTime::0         15854    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu21.itb.walker.walkWaitTime::total        15854                       # Table walker wait (enqueue to first request) latency
system.cpu21.itb.walker.walks                   15854                       # Table walker walks requested
system.cpu21.itb.walker.walksLong               15854                       # Table walker walks initiated with long descriptors
system.cpu21.itb.walker.walksPending::samples   1671687732                       # Table walker pending requests distribution
system.cpu21.itb.walker.walksPending::0    1671687732    100.00%    100.00% # Table walker pending requests distribution
system.cpu21.itb.walker.walksPending::total   1671687732                       # Table walker pending requests distribution
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu21.kern.inst.quiesce                   1814                       # number of quiesce instructions executed
system.cpu21.not_idle_fraction               0.014703                       # Percentage of non-idle cycles
system.cpu21.numCycles                     1271548263                       # number of cpu cycles simulated
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.num_busy_cycles             18694945.118047                       # Number of busy cycles
system.cpu21.num_cc_register_reads            4858501                       # number of times the CC registers were read
system.cpu21.num_cc_register_writes           3330432                       # number of times the CC registers were written
system.cpu21.num_conditional_control_insts      2358695                       # number of instructions that are conditional controls
system.cpu21.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu21.num_fp_insts                           0                       # number of float instructions
system.cpu21.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu21.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu21.num_func_calls                   1029954                       # number of times a function call or return occured
system.cpu21.num_idle_cycles             1252853317.881953                       # Number of idle cycles
system.cpu21.num_int_alu_accesses            17057409                       # Number of integer alu accesses
system.cpu21.num_int_insts                   17057409                       # number of integer instructions
system.cpu21.num_int_register_reads          22583822                       # number of times the integer registers were read
system.cpu21.num_int_register_writes         13546634                       # number of times the integer registers were written
system.cpu21.num_load_insts                   3729346                       # Number of load instructions
system.cpu21.num_mem_refs                     6161162                       # number of memory refs
system.cpu21.num_store_insts                  2431816                       # Number of store instructions
system.cpu21.num_vec_alu_accesses               11967                       # Number of vector alu accesses
system.cpu21.num_vec_insts                      11967                       # number of vector instructions
system.cpu21.num_vec_register_reads              8958                       # number of times the vector registers were read
system.cpu21.num_vec_register_writes             3529                       # number of times the vector registers were written
system.cpu21.op_class::No_OpClass                3278      0.02%      0.02% # Class of executed instruction
system.cpu21.op_class::IntAlu                12499688     66.79%     66.80% # Class of executed instruction
system.cpu21.op_class::IntMult                  41577      0.22%     67.03% # Class of executed instruction
system.cpu21.op_class::IntDiv                    9022      0.05%     67.07% # Class of executed instruction
system.cpu21.op_class::FloatAdd                    10      0.00%     67.07% # Class of executed instruction
system.cpu21.op_class::FloatCmp                   111      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::FloatCvt                     8      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::FloatMult                   41      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::FloatMultAcc                 0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::FloatDiv                     1      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::FloatMisc                  867      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::FloatSqrt                    0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdAdd                      0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdAddAcc                   0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdAlu                      0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdCmp                      0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdCvt                      0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdMisc                     0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdMult                     0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdMultAcc                  0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdShift                    0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdShiftAcc                 0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdDiv                      0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdSqrt                     0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatAdd                 0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatAlu                 0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatCmp                 0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatCvt                 0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatDiv                 0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatMisc                0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatMult                0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatMultAcc             0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatSqrt                0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdReduceAdd                0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdReduceAlu                0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdReduceCmp                0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatReduceAdd            0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdFloatReduceCmp            0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdAes                      0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdAesMix                   0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdSha1Hash                 0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdSha1Hash2                0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdSha256Hash               0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdSha256Hash2              0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdShaSigma2                0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdShaSigma3                0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::SimdPredAlu                  0      0.00%     67.08% # Class of executed instruction
system.cpu21.op_class::MemRead                3729346     19.93%     87.01% # Class of executed instruction
system.cpu21.op_class::MemWrite               2431816     12.99%    100.00% # Class of executed instruction
system.cpu21.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::total                 18715765                       # Class of executed instruction
system.cpu22.Branches                         3300296                       # Number of branches fetched
system.cpu22.committedInsts                  14968639                       # Number of instructions committed
system.cpu22.committedOps                    17621895                       # Number of ops (including micro ops) committed
system.cpu22.dtb.accesses                     5825282                       # DTB accesses
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.flush_entries                    988                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.hits                         5820737                       # DTB hits
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.misses                          4545                       # DTB misses
system.cpu22.dtb.perms_faults                     187                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.prefetch_faults                 1377                       # Number of TLB faults due to prefetch
system.cpu22.dtb.read_accesses                3528915                       # DTB read accesses
system.cpu22.dtb.read_hits                    3525089                       # DTB read hits
system.cpu22.dtb.read_misses                     3826                       # DTB read misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dtb.walker.walkPageSizes::4K         4094     97.24%     97.24% # Table walker page sizes translated
system.cpu22.dtb.walker.walkPageSizes::2M           88      2.09%     99.33% # Table walker page sizes translated
system.cpu22.dtb.walker.walkPageSizes::1G           28      0.67%    100.00% # Table walker page sizes translated
system.cpu22.dtb.walker.walkPageSizes::total         4210                       # Table walker page sizes translated
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data         4545                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total         4545                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data         4210                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total         4210                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total         8755                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkWaitTime::samples         4545                       # Table walker wait (enqueue to first request) latency
system.cpu22.dtb.walker.walkWaitTime::0          4545    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu22.dtb.walker.walkWaitTime::total         4545                       # Table walker wait (enqueue to first request) latency
system.cpu22.dtb.walker.walks                    4545                       # Table walker walks requested
system.cpu22.dtb.walker.walksLong                4545                       # Table walker walks initiated with long descriptors
system.cpu22.dtb.walker.walksPending::samples   -436515164                       # Table walker pending requests distribution
system.cpu22.dtb.walker.walksPending::0    -436515164    100.00%    100.00% # Table walker pending requests distribution
system.cpu22.dtb.walker.walksPending::total   -436515164                       # Table walker pending requests distribution
system.cpu22.dtb.write_accesses               2296367                       # DTB write accesses
system.cpu22.dtb.write_hits                   2295648                       # DTB write hits
system.cpu22.dtb.write_misses                     719                       # DTB write misses
system.cpu22.idle_fraction                   0.986156                       # Percentage of idle cycles
system.cpu22.itb.accesses                    14968936                       # DTB accesses
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.flush_entries                    776                       # Number of entries that have been flushed from TLB
system.cpu22.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.hits                        14953435                       # DTB hits
system.cpu22.itb.inst_accesses               14968936                       # ITB inst accesses
system.cpu22.itb.inst_hits                   14953435                       # ITB inst hits
system.cpu22.itb.inst_misses                    15501                       # ITB inst misses
system.cpu22.itb.misses                         15501                       # DTB misses
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.itb.walker.walkPageSizes::4K        15284     99.47%     99.47% # Table walker page sizes translated
system.cpu22.itb.walker.walkPageSizes::2M           82      0.53%    100.00% # Table walker page sizes translated
system.cpu22.itb.walker.walkPageSizes::total        15366                       # Table walker page sizes translated
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst        15501                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total        15501                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst        15366                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total        15366                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total        30867                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkWaitTime::samples        15501                       # Table walker wait (enqueue to first request) latency
system.cpu22.itb.walker.walkWaitTime::0         15501    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu22.itb.walker.walkWaitTime::total        15501                       # Table walker wait (enqueue to first request) latency
system.cpu22.itb.walker.walks                   15501                       # Table walker walks requested
system.cpu22.itb.walker.walksLong               15501                       # Table walker walks initiated with long descriptors
system.cpu22.itb.walker.walksPending::samples   -436542944                       # Table walker pending requests distribution
system.cpu22.itb.walker.walksPending::0    -436542944    100.00%    100.00% # Table walker pending requests distribution
system.cpu22.itb.walker.walksPending::total   -436542944                       # Table walker pending requests distribution
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu22.kern.inst.quiesce                   1809                       # number of quiesce instructions executed
system.cpu22.not_idle_fraction               0.013844                       # Percentage of non-idle cycles
system.cpu22.numCycles                     1272282145                       # number of cpu cycles simulated
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.num_busy_cycles             17613486.809992                       # Number of busy cycles
system.cpu22.num_cc_register_reads            4595271                       # number of times the CC registers were read
system.cpu22.num_cc_register_writes           3071796                       # number of times the CC registers were written
system.cpu22.num_conditional_control_insts      2215107                       # number of instructions that are conditional controls
system.cpu22.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu22.num_fp_insts                           0                       # number of float instructions
system.cpu22.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu22.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu22.num_func_calls                    972023                       # number of times a function call or return occured
system.cpu22.num_idle_cycles             1254668658.190008                       # Number of idle cycles
system.cpu22.num_int_alu_accesses            16047054                       # Number of integer alu accesses
system.cpu22.num_int_insts                   16047054                       # number of integer instructions
system.cpu22.num_int_register_reads          21182486                       # number of times the integer registers were read
system.cpu22.num_int_register_writes         12714274                       # number of times the integer registers were written
system.cpu22.num_load_insts                   3523929                       # Number of load instructions
system.cpu22.num_mem_refs                     5820146                       # number of memory refs
system.cpu22.num_store_insts                  2296217                       # Number of store instructions
system.cpu22.num_vec_alu_accesses                6366                       # Number of vector alu accesses
system.cpu22.num_vec_insts                       6366                       # number of vector instructions
system.cpu22.num_vec_register_reads              5037                       # number of times the vector registers were read
system.cpu22.num_vec_register_writes             1365                       # number of times the vector registers were written
system.cpu22.op_class::No_OpClass                2992      0.02%      0.02% # Class of executed instruction
system.cpu22.op_class::IntAlu                11754502     66.70%     66.72% # Class of executed instruction
system.cpu22.op_class::IntMult                  36228      0.21%     66.92% # Class of executed instruction
system.cpu22.op_class::IntDiv                    8968      0.05%     66.97% # Class of executed instruction
system.cpu22.op_class::FloatAdd                     0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::FloatCmp                     0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::FloatCvt                     0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::FloatMult                    0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::FloatMultAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::FloatDiv                     0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::FloatMisc                  173      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::FloatSqrt                    0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdAdd                      0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdAddAcc                   0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdAlu                      0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdCmp                      0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdCvt                      0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdMisc                     0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdMult                     0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdMultAcc                  0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdShift                    0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdShiftAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdDiv                      0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdSqrt                     0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatAdd                 0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatAlu                 0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatCmp                 0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatCvt                 0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatDiv                 0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatMisc                0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatMult                0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatMultAcc             0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatSqrt                0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdReduceAdd                0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdReduceAlu                0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdReduceCmp                0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatReduceAdd            0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdFloatReduceCmp            0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdAes                      0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdAesMix                   0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdSha1Hash                 0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdSha1Hash2                0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdSha256Hash               0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdSha256Hash2              0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdShaSigma2                0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdShaSigma3                0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::SimdPredAlu                  0      0.00%     66.97% # Class of executed instruction
system.cpu22.op_class::MemRead                3523929     20.00%     86.97% # Class of executed instruction
system.cpu22.op_class::MemWrite               2296217     13.03%    100.00% # Class of executed instruction
system.cpu22.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::total                 17623009                       # Class of executed instruction
system.cpu23.Branches                        24811558                       # Number of branches fetched
system.cpu23.committedInsts                 107362631                       # Number of instructions committed
system.cpu23.committedOps                   127845320                       # Number of ops (including micro ops) committed
system.cpu23.dtb.accesses                    44308684                       # DTB accesses
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.flush_entries                    475                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.hits                        44270025                       # DTB hits
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.misses                         38659                       # DTB misses
system.cpu23.dtb.perms_faults                     112                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.prefetch_faults                 8141                       # Number of TLB faults due to prefetch
system.cpu23.dtb.read_accesses               24556246                       # DTB read accesses
system.cpu23.dtb.read_hits                   24522585                       # DTB read hits
system.cpu23.dtb.read_misses                    33661                       # DTB read misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dtb.walker.walkPageSizes::4K        37402     97.65%     97.65% # Table walker page sizes translated
system.cpu23.dtb.walker.walkPageSizes::2M          706      1.84%     99.49% # Table walker page sizes translated
system.cpu23.dtb.walker.walkPageSizes::1G          194      0.51%    100.00% # Table walker page sizes translated
system.cpu23.dtb.walker.walkPageSizes::total        38302                       # Table walker page sizes translated
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data        38659                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total        38659                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data        38302                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total        38302                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total        76961                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkWaitTime::samples        38659                       # Table walker wait (enqueue to first request) latency
system.cpu23.dtb.walker.walkWaitTime::0         38659    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu23.dtb.walker.walkWaitTime::total        38659                       # Table walker wait (enqueue to first request) latency
system.cpu23.dtb.walker.walks                   38659                       # Table walker walks requested
system.cpu23.dtb.walker.walksLong               38659                       # Table walker walks initiated with long descriptors
system.cpu23.dtb.walker.walksPending::samples   1749065808                       # Table walker pending requests distribution
system.cpu23.dtb.walker.walksPending::0    1749065808    100.00%    100.00% # Table walker pending requests distribution
system.cpu23.dtb.walker.walksPending::total   1749065808                       # Table walker pending requests distribution
system.cpu23.dtb.write_accesses              19752438                       # DTB write accesses
system.cpu23.dtb.write_hits                  19747440                       # DTB write hits
system.cpu23.dtb.write_misses                    4998                       # DTB write misses
system.cpu23.idle_fraction                   0.899560                       # Percentage of idle cycles
system.cpu23.itb.accesses                   107369052                       # DTB accesses
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.flush_entries                    330                       # Number of entries that have been flushed from TLB
system.cpu23.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.hits                       107196374                       # DTB hits
system.cpu23.itb.inst_accesses              107369052                       # ITB inst accesses
system.cpu23.itb.inst_hits                  107196374                       # ITB inst hits
system.cpu23.itb.inst_misses                   172678                       # ITB inst misses
system.cpu23.itb.misses                        172678                       # DTB misses
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.itb.walker.walkPageSizes::4K       171110     99.16%     99.16% # Table walker page sizes translated
system.cpu23.itb.walker.walkPageSizes::2M         1446      0.84%    100.00% # Table walker page sizes translated
system.cpu23.itb.walker.walkPageSizes::total       172556                       # Table walker page sizes translated
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst       172678                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total       172678                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst       172556                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total       172556                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total       345234                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkWaitTime::samples       172678                       # Table walker wait (enqueue to first request) latency
system.cpu23.itb.walker.walkWaitTime::0        172678    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu23.itb.walker.walkWaitTime::total       172678                       # Table walker wait (enqueue to first request) latency
system.cpu23.itb.walker.walks                  172678                       # Table walker walks requested
system.cpu23.itb.walker.walksLong              172678                       # Table walker walks initiated with long descriptors
system.cpu23.itb.walker.walksPending::samples   1749038028                       # Table walker pending requests distribution
system.cpu23.itb.walker.walksPending::0    1749038028    100.00%    100.00% # Table walker pending requests distribution
system.cpu23.itb.walker.walksPending::total   1749038028                       # Table walker pending requests distribution
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu23.kern.inst.quiesce                   2216                       # number of quiesce instructions executed
system.cpu23.not_idle_fraction               0.100440                       # Percentage of non-idle cycles
system.cpu23.numCycles                     1272913320                       # number of cpu cycles simulated
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.num_busy_cycles             127851668.533537                       # Number of busy cycles
system.cpu23.num_cc_register_reads           26991824                       # number of times the CC registers were read
system.cpu23.num_cc_register_writes          24655653                       # number of times the CC registers were written
system.cpu23.num_conditional_control_insts     15228647                       # number of instructions that are conditional controls
system.cpu23.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu23.num_fp_insts                           0                       # number of float instructions
system.cpu23.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu23.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu23.num_func_calls                   7621181                       # number of times a function call or return occured
system.cpu23.num_idle_cycles             1145061651.466463                       # Number of idle cycles
system.cpu23.num_int_alu_accesses           118526392                       # Number of integer alu accesses
system.cpu23.num_int_insts                  118526392                       # number of integer instructions
system.cpu23.num_int_register_reads         154120998                       # number of times the integer registers were read
system.cpu23.num_int_register_writes         92658464                       # number of times the integer registers were written
system.cpu23.num_load_insts                  24529634                       # Number of load instructions
system.cpu23.num_mem_refs                    44275282                       # number of memory refs
system.cpu23.num_store_insts                 19745648                       # Number of store instructions
system.cpu23.num_vec_alu_accesses              329542                       # Number of vector alu accesses
system.cpu23.num_vec_insts                     329542                       # number of vector instructions
system.cpu23.num_vec_register_reads            217002                       # number of times the vector registers were read
system.cpu23.num_vec_register_writes           146928                       # number of times the vector registers were written
system.cpu23.op_class::No_OpClass               37929      0.03%      0.03% # Class of executed instruction
system.cpu23.op_class::IntAlu                83321724     65.17%     65.20% # Class of executed instruction
system.cpu23.op_class::IntMult                  93775      0.07%     65.27% # Class of executed instruction
system.cpu23.op_class::IntDiv                   26633      0.02%     65.29% # Class of executed instruction
system.cpu23.op_class::FloatAdd                     0      0.00%     65.29% # Class of executed instruction
system.cpu23.op_class::FloatCmp                     0      0.00%     65.29% # Class of executed instruction
system.cpu23.op_class::FloatCvt                     0      0.00%     65.29% # Class of executed instruction
system.cpu23.op_class::FloatMult                    0      0.00%     65.29% # Class of executed instruction
system.cpu23.op_class::FloatMultAcc                 0      0.00%     65.29% # Class of executed instruction
system.cpu23.op_class::FloatDiv                     0      0.00%     65.29% # Class of executed instruction
system.cpu23.op_class::FloatMisc                97238      0.08%     65.37% # Class of executed instruction
system.cpu23.op_class::FloatSqrt                    0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdAdd                      0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdAddAcc                   0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdAlu                      0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdCmp                      0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdCvt                      0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdMisc                     0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdMult                     0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdMultAcc                  0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdShift                    0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdShiftAcc                 0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdDiv                      0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdSqrt                     0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatAdd                 0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatAlu                 0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatCmp                 0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatCvt                 0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatDiv                 0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatMisc                0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatMult                0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatMultAcc             0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatSqrt                0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdReduceAdd                0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdReduceAlu                0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdReduceCmp                0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatReduceAdd            0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdFloatReduceCmp            0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdAes                      0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdAesMix                   0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdSha1Hash                 0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdSha1Hash2                0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdSha256Hash               0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdSha256Hash2              0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdShaSigma2                0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdShaSigma3                0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::SimdPredAlu                  0      0.00%     65.37% # Class of executed instruction
system.cpu23.op_class::MemRead               24529634     19.19%     84.56% # Class of executed instruction
system.cpu23.op_class::MemWrite              19745648     15.44%    100.00% # Class of executed instruction
system.cpu23.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::total                127852581                       # Class of executed instruction
system.cpu24.Branches                         3893772                       # Number of branches fetched
system.cpu24.committedInsts                  17580106                       # Number of instructions committed
system.cpu24.committedOps                    20712928                       # Number of ops (including micro ops) committed
system.cpu24.dtb.accesses                     6837261                       # DTB accesses
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.flush_entries                   1142                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.hits                         6832182                       # DTB hits
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.misses                          5079                       # DTB misses
system.cpu24.dtb.perms_faults                     204                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.prefetch_faults                 1414                       # Number of TLB faults due to prefetch
system.cpu24.dtb.read_accesses                4127815                       # DTB read accesses
system.cpu24.dtb.read_hits                    4123594                       # DTB read hits
system.cpu24.dtb.read_misses                     4221                       # DTB read misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dtb.walker.walkPageSizes::4K         4572     96.99%     96.99% # Table walker page sizes translated
system.cpu24.dtb.walker.walkPageSizes::2M          104      2.21%     99.19% # Table walker page sizes translated
system.cpu24.dtb.walker.walkPageSizes::1G           38      0.81%    100.00% # Table walker page sizes translated
system.cpu24.dtb.walker.walkPageSizes::total         4714                       # Table walker page sizes translated
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data         5079                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total         5079                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data         4714                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total         4714                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total         9793                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkWaitTime::samples         5079                       # Table walker wait (enqueue to first request) latency
system.cpu24.dtb.walker.walkWaitTime::0          5079    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu24.dtb.walker.walkWaitTime::total         5079                       # Table walker wait (enqueue to first request) latency
system.cpu24.dtb.walker.walks                    5079                       # Table walker walks requested
system.cpu24.dtb.walker.walksLong                5079                       # Table walker walks initiated with long descriptors
system.cpu24.dtb.walker.walksPending::samples   -359003744                       # Table walker pending requests distribution
system.cpu24.dtb.walker.walksPending::0    -359003744    100.00%    100.00% # Table walker pending requests distribution
system.cpu24.dtb.walker.walksPending::total   -359003744                       # Table walker pending requests distribution
system.cpu24.dtb.write_accesses               2709446                       # DTB write accesses
system.cpu24.dtb.write_hits                   2708588                       # DTB write hits
system.cpu24.dtb.write_misses                     858                       # DTB write misses
system.cpu24.idle_fraction                   0.983728                       # Percentage of idle cycles
system.cpu24.itb.accesses                    17580423                       # DTB accesses
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.flush_entries                    905                       # Number of entries that have been flushed from TLB
system.cpu24.itb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.hits                        17560625                       # DTB hits
system.cpu24.itb.inst_accesses               17580423                       # ITB inst accesses
system.cpu24.itb.inst_hits                   17560625                       # ITB inst hits
system.cpu24.itb.inst_misses                    19798                       # ITB inst misses
system.cpu24.itb.misses                         19798                       # DTB misses
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.itb.walker.walkPageSizes::4K        19537     99.41%     99.41% # Table walker page sizes translated
system.cpu24.itb.walker.walkPageSizes::2M          115      0.59%    100.00% # Table walker page sizes translated
system.cpu24.itb.walker.walkPageSizes::total        19652                       # Table walker page sizes translated
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst        19798                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total        19798                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst        19652                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total        19652                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total        39450                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkWaitTime::samples        19798                       # Table walker wait (enqueue to first request) latency
system.cpu24.itb.walker.walkWaitTime::0         19798    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu24.itb.walker.walkWaitTime::total        19798                       # Table walker wait (enqueue to first request) latency
system.cpu24.itb.walker.walks                   19798                       # Table walker walks requested
system.cpu24.itb.walker.walksLong               19798                       # Table walker walks initiated with long descriptors
system.cpu24.itb.walker.walksPending::samples   -359031524                       # Table walker pending requests distribution
system.cpu24.itb.walker.walksPending::0    -359031524    100.00%    100.00% # Table walker pending requests distribution
system.cpu24.itb.walker.walksPending::total   -359031524                       # Table walker pending requests distribution
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu24.kern.inst.quiesce                   2070                       # number of quiesce instructions executed
system.cpu24.not_idle_fraction               0.016272                       # Percentage of non-idle cycles
system.cpu24.numCycles                     1272622693                       # number of cpu cycles simulated
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.num_busy_cycles             20708437.168356                       # Number of busy cycles
system.cpu24.num_cc_register_reads            5292916                       # number of times the CC registers were read
system.cpu24.num_cc_register_writes           3759811                       # number of times the CC registers were written
system.cpu24.num_conditional_control_insts      2634341                       # number of instructions that are conditional controls
system.cpu24.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu24.num_fp_insts                           0                       # number of float instructions
system.cpu24.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu24.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu24.num_func_calls                   1113406                       # number of times a function call or return occured
system.cpu24.num_idle_cycles             1251914255.831644                       # Number of idle cycles
system.cpu24.num_int_alu_accesses            18898979                       # Number of integer alu accesses
system.cpu24.num_int_insts                   18898979                       # number of integer instructions
system.cpu24.num_int_register_reads          24926420                       # number of times the integer registers were read
system.cpu24.num_int_register_writes         15000830                       # number of times the integer registers were written
system.cpu24.num_load_insts                   4120798                       # Number of load instructions
system.cpu24.num_mem_refs                     6830073                       # number of memory refs
system.cpu24.num_store_insts                  2709275                       # Number of store instructions
system.cpu24.num_vec_alu_accesses               10765                       # Number of vector alu accesses
system.cpu24.num_vec_insts                      10765                       # number of vector instructions
system.cpu24.num_vec_register_reads              8616                       # number of times the vector registers were read
system.cpu24.num_vec_register_writes             2188                       # number of times the vector registers were written
system.cpu24.op_class::No_OpClass                4091      0.02%      0.02% # Class of executed instruction
system.cpu24.op_class::IntAlu                13826492     66.75%     66.77% # Class of executed instruction
system.cpu24.op_class::IntMult                  43643      0.21%     66.98% # Class of executed instruction
system.cpu24.op_class::IntDiv                    9659      0.05%     67.03% # Class of executed instruction
system.cpu24.op_class::FloatAdd                     0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::FloatCmp                     1      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::FloatCvt                     1      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::FloatMult                    0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::FloatMultAcc                 0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::FloatDiv                     0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::FloatMisc                  111      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::FloatSqrt                    0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdAdd                      0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdAddAcc                   0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdAlu                      0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdCmp                      0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdCvt                      0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdMisc                     0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdMult                     0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdMultAcc                  0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdShift                    0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdShiftAcc                 0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdDiv                      0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdSqrt                     0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatAdd                 0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatAlu                 0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatCmp                 0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatCvt                 0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatDiv                 0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatMisc                0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatMult                0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatMultAcc             0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatSqrt                0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdReduceAdd                0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdReduceAlu                0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdReduceCmp                0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatReduceAdd            0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdFloatReduceCmp            0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdAes                      0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdAesMix                   0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdSha1Hash                 0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdSha1Hash2                0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdSha256Hash               0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdSha256Hash2              0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdShaSigma2                0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdShaSigma3                0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::SimdPredAlu                  0      0.00%     67.03% # Class of executed instruction
system.cpu24.op_class::MemRead                4120798     19.89%     86.92% # Class of executed instruction
system.cpu24.op_class::MemWrite               2709275     13.08%    100.00% # Class of executed instruction
system.cpu24.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::total                 20714071                       # Class of executed instruction
system.cpu25.Branches                         5831317                       # Number of branches fetched
system.cpu25.committedInsts                  25394748                       # Number of instructions committed
system.cpu25.committedOps                    29997225                       # Number of ops (including micro ops) committed
system.cpu25.dtb.accesses                     9874116                       # DTB accesses
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.flush_entries                    772                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.hits                         9860095                       # DTB hits
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.misses                         14021                       # DTB misses
system.cpu25.dtb.perms_faults                      98                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.prefetch_faults                 3226                       # Number of TLB faults due to prefetch
system.cpu25.dtb.read_accesses                5708126                       # DTB read accesses
system.cpu25.dtb.read_hits                    5695592                       # DTB read hits
system.cpu25.dtb.read_misses                    12534                       # DTB read misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dtb.walker.walkPageSizes::4K        13504     98.47%     98.47% # Table walker page sizes translated
system.cpu25.dtb.walker.walkPageSizes::2M          188      1.37%     99.84% # Table walker page sizes translated
system.cpu25.dtb.walker.walkPageSizes::1G           22      0.16%    100.00% # Table walker page sizes translated
system.cpu25.dtb.walker.walkPageSizes::total        13714                       # Table walker page sizes translated
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data        14021                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total        14021                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data        13714                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total        13714                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total        27735                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkWaitTime::samples        14021                       # Table walker wait (enqueue to first request) latency
system.cpu25.dtb.walker.walkWaitTime::0         14021    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu25.dtb.walker.walkWaitTime::total        14021                       # Table walker wait (enqueue to first request) latency
system.cpu25.dtb.walker.walks                   14021                       # Table walker walks requested
system.cpu25.dtb.walker.walksLong               14021                       # Table walker walks initiated with long descriptors
system.cpu25.dtb.walker.walksPending::samples   1835333484                       # Table walker pending requests distribution
system.cpu25.dtb.walker.walksPending::0    1835333484    100.00%    100.00% # Table walker pending requests distribution
system.cpu25.dtb.walker.walksPending::total   1835333484                       # Table walker pending requests distribution
system.cpu25.dtb.write_accesses               4165990                       # DTB write accesses
system.cpu25.dtb.write_hits                   4164503                       # DTB write hits
system.cpu25.dtb.write_misses                    1487                       # DTB write misses
system.cpu25.idle_fraction                   0.976433                       # Percentage of idle cycles
system.cpu25.itb.accesses                    25396385                       # DTB accesses
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.flush_entries                    522                       # Number of entries that have been flushed from TLB
system.cpu25.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.hits                        25350648                       # DTB hits
system.cpu25.itb.inst_accesses               25396385                       # ITB inst accesses
system.cpu25.itb.inst_hits                   25350648                       # ITB inst hits
system.cpu25.itb.inst_misses                    45737                       # ITB inst misses
system.cpu25.itb.misses                         45737                       # DTB misses
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.itb.walker.walkPageSizes::4K        45382     99.38%     99.38% # Table walker page sizes translated
system.cpu25.itb.walker.walkPageSizes::2M          283      0.62%    100.00% # Table walker page sizes translated
system.cpu25.itb.walker.walkPageSizes::total        45665                       # Table walker page sizes translated
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst        45737                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total        45737                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst        45665                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total        45665                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total        91402                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkWaitTime::samples        45737                       # Table walker wait (enqueue to first request) latency
system.cpu25.itb.walker.walkWaitTime::0         45737    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu25.itb.walker.walkWaitTime::total        45737                       # Table walker wait (enqueue to first request) latency
system.cpu25.itb.walker.walks                   45737                       # Table walker walks requested
system.cpu25.itb.walker.walksLong               45737                       # Table walker walks initiated with long descriptors
system.cpu25.itb.walker.walksPending::samples   1835305704                       # Table walker pending requests distribution
system.cpu25.itb.walker.walksPending::0    1835305704    100.00%    100.00% # Table walker pending requests distribution
system.cpu25.itb.walker.walksPending::total   1835305704                       # Table walker pending requests distribution
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu25.kern.inst.quiesce                   1730                       # number of quiesce instructions executed
system.cpu25.not_idle_fraction               0.023567                       # Percentage of non-idle cycles
system.cpu25.numCycles                     1267228089                       # number of cpu cycles simulated
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.num_busy_cycles             29864967.637707                       # Number of busy cycles
system.cpu25.num_cc_register_reads            7077707                       # number of times the CC registers were read
system.cpu25.num_cc_register_writes           5417595                       # number of times the CC registers were written
system.cpu25.num_conditional_control_insts      3813058                       # number of instructions that are conditional controls
system.cpu25.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu25.num_fp_insts                           0                       # number of float instructions
system.cpu25.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu25.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu25.num_func_calls                   1708521                       # number of times a function call or return occured
system.cpu25.num_idle_cycles             1237363121.362293                       # Number of idle cycles
system.cpu25.num_int_alu_accesses            27525946                       # Number of integer alu accesses
system.cpu25.num_int_insts                   27525946                       # number of integer instructions
system.cpu25.num_int_register_reads          36486532                       # number of times the integer registers were read
system.cpu25.num_int_register_writes         21642852                       # number of times the integer registers were written
system.cpu25.num_load_insts                   5698798                       # Number of load instructions
system.cpu25.num_mem_refs                     9863929                       # number of memory refs
system.cpu25.num_store_insts                  4165131                       # Number of store instructions
system.cpu25.num_vec_alu_accesses               51023                       # Number of vector alu accesses
system.cpu25.num_vec_insts                      51023                       # number of vector instructions
system.cpu25.num_vec_register_reads             45289                       # number of times the vector registers were read
system.cpu25.num_vec_register_writes             7050                       # number of times the vector registers were written
system.cpu25.op_class::No_OpClass               10090      0.03%      0.03% # Class of executed instruction
system.cpu25.op_class::IntAlu                20061655     66.87%     66.91% # Class of executed instruction
system.cpu25.op_class::IntMult                  48007      0.16%     67.07% # Class of executed instruction
system.cpu25.op_class::IntDiv                   10159      0.03%     67.10% # Class of executed instruction
system.cpu25.op_class::FloatAdd                     0      0.00%     67.10% # Class of executed instruction
system.cpu25.op_class::FloatCmp                     0      0.00%     67.10% # Class of executed instruction
system.cpu25.op_class::FloatCvt                     0      0.00%     67.10% # Class of executed instruction
system.cpu25.op_class::FloatMult                    0      0.00%     67.10% # Class of executed instruction
system.cpu25.op_class::FloatMultAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu25.op_class::FloatDiv                     0      0.00%     67.10% # Class of executed instruction
system.cpu25.op_class::FloatMisc                 5932      0.02%     67.12% # Class of executed instruction
system.cpu25.op_class::FloatSqrt                    0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdAdd                      0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdAddAcc                   0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdAlu                      0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdCmp                      0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdCvt                      0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdMisc                     0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdMult                     0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdMultAcc                  0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdShift                    0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdShiftAcc                 0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdDiv                      0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdSqrt                     0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatAdd                 0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatAlu                 0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatCmp                 0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatCvt                 0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatDiv                 0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatMisc                0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatMult                0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatMultAcc             0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatSqrt                0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdReduceAdd                0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdReduceAlu                0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdReduceCmp                0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatReduceAdd            0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdFloatReduceCmp            0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdAes                      0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdAesMix                   0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdSha1Hash                 0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdSha1Hash2                0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdSha256Hash               0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdSha256Hash2              0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdShaSigma2                0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdShaSigma3                0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::SimdPredAlu                  0      0.00%     67.12% # Class of executed instruction
system.cpu25.op_class::MemRead                5698798     19.00%     86.12% # Class of executed instruction
system.cpu25.op_class::MemWrite               4165131     13.88%    100.00% # Class of executed instruction
system.cpu25.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::total                 29999772                       # Class of executed instruction
system.cpu26.Branches                         3363636                       # Number of branches fetched
system.cpu26.committedInsts                  15105475                       # Number of instructions committed
system.cpu26.committedOps                    17773783                       # Number of ops (including micro ops) committed
system.cpu26.dtb.accesses                     5959542                       # DTB accesses
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.flush_entries                    848                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.hits                         5955973                       # DTB hits
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.misses                          3569                       # DTB misses
system.cpu26.dtb.perms_faults                     178                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.prefetch_faults                 1110                       # Number of TLB faults due to prefetch
system.cpu26.dtb.read_accesses                3630910                       # DTB read accesses
system.cpu26.dtb.read_hits                    3627991                       # DTB read hits
system.cpu26.dtb.read_misses                     2919                       # DTB read misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dtb.walker.walkPageSizes::4K         3174     96.74%     96.74% # Table walker page sizes translated
system.cpu26.dtb.walker.walkPageSizes::2M           80      2.44%     99.18% # Table walker page sizes translated
system.cpu26.dtb.walker.walkPageSizes::1G           27      0.82%    100.00% # Table walker page sizes translated
system.cpu26.dtb.walker.walkPageSizes::total         3281                       # Table walker page sizes translated
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data         3569                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total         3569                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data         3281                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total         3281                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total         6850                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkWaitTime::samples         3569                       # Table walker wait (enqueue to first request) latency
system.cpu26.dtb.walker.walkWaitTime::0          3569    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu26.dtb.walker.walkWaitTime::total         3569                       # Table walker wait (enqueue to first request) latency
system.cpu26.dtb.walker.walks                    3569                       # Table walker walks requested
system.cpu26.dtb.walker.walksLong                3569                       # Table walker walks initiated with long descriptors
system.cpu26.dtb.walker.walksPending::samples   -272674952                       # Table walker pending requests distribution
system.cpu26.dtb.walker.walksPending::0    -272674952    100.00%    100.00% # Table walker pending requests distribution
system.cpu26.dtb.walker.walksPending::total   -272674952                       # Table walker pending requests distribution
system.cpu26.dtb.write_accesses               2328632                       # DTB write accesses
system.cpu26.dtb.write_hits                   2327982                       # DTB write hits
system.cpu26.dtb.write_misses                     650                       # DTB write misses
system.cpu26.idle_fraction                   0.986037                       # Percentage of idle cycles
system.cpu26.itb.accesses                    15105471                       # DTB accesses
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.flush_entries                    649                       # Number of entries that have been flushed from TLB
system.cpu26.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.hits                        15092567                       # DTB hits
system.cpu26.itb.inst_accesses               15105471                       # ITB inst accesses
system.cpu26.itb.inst_hits                   15092567                       # ITB inst hits
system.cpu26.itb.inst_misses                    12904                       # ITB inst misses
system.cpu26.itb.misses                         12904                       # DTB misses
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.itb.walker.walkPageSizes::4K        12729     99.37%     99.37% # Table walker page sizes translated
system.cpu26.itb.walker.walkPageSizes::2M           81      0.63%    100.00% # Table walker page sizes translated
system.cpu26.itb.walker.walkPageSizes::total        12810                       # Table walker page sizes translated
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst        12904                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total        12904                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst        12810                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total        12810                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total        25714                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkWaitTime::samples        12904                       # Table walker wait (enqueue to first request) latency
system.cpu26.itb.walker.walkWaitTime::0         12904    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu26.itb.walker.walkWaitTime::total        12904                       # Table walker wait (enqueue to first request) latency
system.cpu26.itb.walker.walks                   12904                       # Table walker walks requested
system.cpu26.itb.walker.walksLong               12904                       # Table walker walks initiated with long descriptors
system.cpu26.itb.walker.walksPending::samples   -272702732                       # Table walker pending requests distribution
system.cpu26.itb.walker.walksPending::0    -272702732    100.00%    100.00% # Table walker pending requests distribution
system.cpu26.itb.walker.walksPending::total   -272702732                       # Table walker pending requests distribution
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu26.kern.inst.quiesce                   1858                       # number of quiesce instructions executed
system.cpu26.not_idle_fraction               0.013963                       # Percentage of non-idle cycles
system.cpu26.numCycles                     1272260587                       # number of cpu cycles simulated
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.num_busy_cycles             17764674.444134                       # Number of busy cycles
system.cpu26.num_cc_register_reads            4697059                       # number of times the CC registers were read
system.cpu26.num_cc_register_writes           3135024                       # number of times the CC registers were written
system.cpu26.num_conditional_control_insts      2276925                       # number of instructions that are conditional controls
system.cpu26.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu26.num_fp_insts                           0                       # number of float instructions
system.cpu26.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu26.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu26.num_func_calls                    934700                       # number of times a function call or return occured
system.cpu26.num_idle_cycles             1254495912.555866                       # Number of idle cycles
system.cpu26.num_int_alu_accesses            16136430                       # Number of integer alu accesses
system.cpu26.num_int_insts                   16136430                       # number of integer instructions
system.cpu26.num_int_register_reads          20935746                       # number of times the integer registers were read
system.cpu26.num_int_register_writes         12760241                       # number of times the integer registers were written
system.cpu26.num_load_insts                   3626303                       # Number of load instructions
system.cpu26.num_mem_refs                     5954862                       # number of memory refs
system.cpu26.num_store_insts                  2328559                       # Number of store instructions
system.cpu26.num_vec_alu_accesses                5892                       # Number of vector alu accesses
system.cpu26.num_vec_insts                       5892                       # number of vector instructions
system.cpu26.num_vec_register_reads              5172                       # number of times the vector registers were read
system.cpu26.num_vec_register_writes              744                       # number of times the vector registers were written
system.cpu26.op_class::No_OpClass                2194      0.01%      0.01% # Class of executed instruction
system.cpu26.op_class::IntAlu                11779159     66.27%     66.28% # Class of executed instruction
system.cpu26.op_class::IntMult                  30461      0.17%     66.45% # Class of executed instruction
system.cpu26.op_class::IntDiv                    7933      0.04%     66.50% # Class of executed instruction
system.cpu26.op_class::FloatAdd                     0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::FloatCmp                     0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::FloatCvt                     0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::FloatMult                    0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::FloatMultAcc                 0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::FloatDiv                     0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::FloatMisc                   68      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::FloatSqrt                    0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdAdd                      0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdAddAcc                   0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdAlu                      0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdCmp                      0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdCvt                      0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdMisc                     0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdMult                     0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdMultAcc                  0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdShift                    0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdShiftAcc                 0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdDiv                      0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdSqrt                     0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatAdd                 0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatAlu                 0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatCmp                 0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatCvt                 0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatDiv                 0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatMisc                0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatMult                0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatMultAcc             0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatSqrt                0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdReduceAdd                0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdReduceAlu                0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdReduceCmp                0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatReduceAdd            0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdFloatReduceCmp            0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdAes                      0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdAesMix                   0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdSha1Hash                 0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdSha1Hash2                0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdSha256Hash               0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdSha256Hash2              0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdShaSigma2                0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdShaSigma3                0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::SimdPredAlu                  0      0.00%     66.50% # Class of executed instruction
system.cpu26.op_class::MemRead                3626303     20.40%     86.90% # Class of executed instruction
system.cpu26.op_class::MemWrite               2328559     13.10%    100.00% # Class of executed instruction
system.cpu26.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::total                 17774677                       # Class of executed instruction
system.cpu27.Branches                         3183558                       # Number of branches fetched
system.cpu27.committedInsts                  13957729                       # Number of instructions committed
system.cpu27.committedOps                    16511431                       # Number of ops (including micro ops) committed
system.cpu27.dtb.accesses                     5452928                       # DTB accesses
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.flush_entries                    454                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.hits                         5447161                       # DTB hits
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.misses                          5767                       # DTB misses
system.cpu27.dtb.perms_faults                      65                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.prefetch_faults                 1427                       # Number of TLB faults due to prefetch
system.cpu27.dtb.read_accesses                3243476                       # DTB read accesses
system.cpu27.dtb.read_hits                    3238562                       # DTB read hits
system.cpu27.dtb.read_misses                     4914                       # DTB read misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dtb.walker.walkPageSizes::4K         5349     97.97%     97.97% # Table walker page sizes translated
system.cpu27.dtb.walker.walkPageSizes::2M           92      1.68%     99.65% # Table walker page sizes translated
system.cpu27.dtb.walker.walkPageSizes::1G           19      0.35%    100.00% # Table walker page sizes translated
system.cpu27.dtb.walker.walkPageSizes::total         5460                       # Table walker page sizes translated
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data         5767                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total         5767                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data         5460                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total         5460                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total        11227                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkWaitTime::samples         5767                       # Table walker wait (enqueue to first request) latency
system.cpu27.dtb.walker.walkWaitTime::0          5767    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu27.dtb.walker.walkWaitTime::total         5767                       # Table walker wait (enqueue to first request) latency
system.cpu27.dtb.walker.walks                    5767                       # Table walker walks requested
system.cpu27.dtb.walker.walksLong                5767                       # Table walker walks initiated with long descriptors
system.cpu27.dtb.walker.walksPending::samples   1914283908                       # Table walker pending requests distribution
system.cpu27.dtb.walker.walksPending::0    1914283908    100.00%    100.00% # Table walker pending requests distribution
system.cpu27.dtb.walker.walksPending::total   1914283908                       # Table walker pending requests distribution
system.cpu27.dtb.write_accesses               2209452                       # DTB write accesses
system.cpu27.dtb.write_hits                   2208599                       # DTB write hits
system.cpu27.dtb.write_misses                     853                       # DTB write misses
system.cpu27.idle_fraction                   0.987028                       # Percentage of idle cycles
system.cpu27.itb.accesses                    13957956                       # DTB accesses
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.flush_entries                    332                       # Number of entries that have been flushed from TLB
system.cpu27.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.hits                        13938583                       # DTB hits
system.cpu27.itb.inst_accesses               13957956                       # ITB inst accesses
system.cpu27.itb.inst_hits                   13938583                       # ITB inst hits
system.cpu27.itb.inst_misses                    19373                       # ITB inst misses
system.cpu27.itb.misses                         19373                       # DTB misses
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.itb.walker.walkPageSizes::4K        19182     99.39%     99.39% # Table walker page sizes translated
system.cpu27.itb.walker.walkPageSizes::2M          118      0.61%    100.00% # Table walker page sizes translated
system.cpu27.itb.walker.walkPageSizes::total        19300                       # Table walker page sizes translated
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst        19373                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total        19373                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst        19300                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total        19300                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total        38673                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkWaitTime::samples        19373                       # Table walker wait (enqueue to first request) latency
system.cpu27.itb.walker.walkWaitTime::0         19373    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu27.itb.walker.walkWaitTime::total        19373                       # Table walker wait (enqueue to first request) latency
system.cpu27.itb.walker.walks                   19373                       # Table walker walks requested
system.cpu27.itb.walker.walksLong               19373                       # Table walker walks initiated with long descriptors
system.cpu27.itb.walker.walksPending::samples   1914256128                       # Table walker pending requests distribution
system.cpu27.itb.walker.walksPending::0    1914256128    100.00%    100.00% # Table walker pending requests distribution
system.cpu27.itb.walker.walksPending::total   1914256128                       # Table walker pending requests distribution
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu27.kern.inst.quiesce                   1615                       # number of quiesce instructions executed
system.cpu27.not_idle_fraction               0.012972                       # Percentage of non-idle cycles
system.cpu27.numCycles                     1272260360                       # number of cpu cycles simulated
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.num_busy_cycles             16503328.397382                       # Number of busy cycles
system.cpu27.num_cc_register_reads            4225098                       # number of times the CC registers were read
system.cpu27.num_cc_register_writes           2689791                       # number of times the CC registers were written
system.cpu27.num_conditional_control_insts      2081633                       # number of instructions that are conditional controls
system.cpu27.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu27.num_fp_insts                           0                       # number of float instructions
system.cpu27.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu27.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu27.num_func_calls                    963970                       # number of times a function call or return occured
system.cpu27.num_idle_cycles             1255757031.602618                       # Number of idle cycles
system.cpu27.num_int_alu_accesses            15038365                       # Number of integer alu accesses
system.cpu27.num_int_insts                   15038365                       # number of integer instructions
system.cpu27.num_int_register_reads          19788118                       # number of times the integer registers were read
system.cpu27.num_int_register_writes         11824944                       # number of times the integer registers were written
system.cpu27.num_load_insts                   3239881                       # Number of load instructions
system.cpu27.num_mem_refs                     5449142                       # number of memory refs
system.cpu27.num_store_insts                  2209261                       # Number of store instructions
system.cpu27.num_vec_alu_accesses               20681                       # Number of vector alu accesses
system.cpu27.num_vec_insts                      20681                       # number of vector instructions
system.cpu27.num_vec_register_reads             17728                       # number of times the vector registers were read
system.cpu27.num_vec_register_writes             3577                       # number of times the vector registers were written
system.cpu27.op_class::No_OpClass                3543      0.02%      0.02% # Class of executed instruction
system.cpu27.op_class::IntAlu                11025718     66.77%     66.79% # Class of executed instruction
system.cpu27.op_class::IntMult                  26571      0.16%     66.95% # Class of executed instruction
system.cpu27.op_class::IntDiv                    4562      0.03%     66.98% # Class of executed instruction
system.cpu27.op_class::FloatAdd                     0      0.00%     66.98% # Class of executed instruction
system.cpu27.op_class::FloatCmp                     0      0.00%     66.98% # Class of executed instruction
system.cpu27.op_class::FloatCvt                     0      0.00%     66.98% # Class of executed instruction
system.cpu27.op_class::FloatMult                    0      0.00%     66.98% # Class of executed instruction
system.cpu27.op_class::FloatMultAcc                 0      0.00%     66.98% # Class of executed instruction
system.cpu27.op_class::FloatDiv                     0      0.00%     66.98% # Class of executed instruction
system.cpu27.op_class::FloatMisc                 3014      0.02%     67.00% # Class of executed instruction
system.cpu27.op_class::FloatSqrt                    0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdAdd                     12      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdAddAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdAlu                      8      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdCmp                      8      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdCvt                      0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdMisc                     9      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdMult                     0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdMultAcc                  0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdShift                    0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdShiftAcc                 0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdDiv                      0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdSqrt                     0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatAdd                 0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatAlu                 0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatCmp                 0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatCvt                 0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatDiv                 0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatMisc                0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatMult                0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatMultAcc             0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatSqrt                0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdReduceAdd                0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdReduceAlu                0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdReduceCmp                0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatReduceAdd            0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatReduceCmp            0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdAes                      0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdAesMix                   0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdSha1Hash                 0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdSha1Hash2                0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdSha256Hash               0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdSha256Hash2              0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdShaSigma2                0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdShaSigma3                0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::SimdPredAlu                  0      0.00%     67.00% # Class of executed instruction
system.cpu27.op_class::MemRead                3239881     19.62%     86.62% # Class of executed instruction
system.cpu27.op_class::MemWrite               2209261     13.38%    100.00% # Class of executed instruction
system.cpu27.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::total                 16512587                       # Class of executed instruction
system.cpu28.Branches                         4083813                       # Number of branches fetched
system.cpu28.committedInsts                  18909614                       # Number of instructions committed
system.cpu28.committedOps                    22022717                       # Number of ops (including micro ops) committed
system.cpu28.dtb.accesses                     7081983                       # DTB accesses
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.flush_entries                    494                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.hits                         7078344                       # DTB hits
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.misses                          3639                       # DTB misses
system.cpu28.dtb.perms_faults                      91                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.prefetch_faults                  971                       # Number of TLB faults due to prefetch
system.cpu28.dtb.read_accesses                4260410                       # DTB read accesses
system.cpu28.dtb.read_hits                    4257715                       # DTB read hits
system.cpu28.dtb.read_misses                     2695                       # DTB read misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dtb.walker.walkPageSizes::4K         3264     97.32%     97.32% # Table walker page sizes translated
system.cpu28.dtb.walker.walkPageSizes::2M           71      2.12%     99.43% # Table walker page sizes translated
system.cpu28.dtb.walker.walkPageSizes::1G           19      0.57%    100.00% # Table walker page sizes translated
system.cpu28.dtb.walker.walkPageSizes::total         3354                       # Table walker page sizes translated
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data         3639                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total         3639                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data         3354                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total         3354                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total         6993                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkWaitTime::samples         3639                       # Table walker wait (enqueue to first request) latency
system.cpu28.dtb.walker.walkWaitTime::0          3639    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu28.dtb.walker.walkWaitTime::total         3639                       # Table walker wait (enqueue to first request) latency
system.cpu28.dtb.walker.walks                    3639                       # Table walker walks requested
system.cpu28.dtb.walker.walksLong                3639                       # Table walker walks initiated with long descriptors
system.cpu28.dtb.walker.walksPending::samples   -194546816                       # Table walker pending requests distribution
system.cpu28.dtb.walker.walksPending::0    -194546816    100.00%    100.00% # Table walker pending requests distribution
system.cpu28.dtb.walker.walksPending::total   -194546816                       # Table walker pending requests distribution
system.cpu28.dtb.write_accesses               2821573                       # DTB write accesses
system.cpu28.dtb.write_hits                   2820629                       # DTB write hits
system.cpu28.dtb.write_misses                     944                       # DTB write misses
system.cpu28.idle_fraction                   0.982699                       # Percentage of idle cycles
system.cpu28.itb.accesses                    18909363                       # DTB accesses
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu28.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.hits                        18885552                       # DTB hits
system.cpu28.itb.inst_accesses               18909363                       # ITB inst accesses
system.cpu28.itb.inst_hits                   18885552                       # ITB inst hits
system.cpu28.itb.inst_misses                    23811                       # ITB inst misses
system.cpu28.itb.misses                         23811                       # DTB misses
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.itb.walker.walkPageSizes::4K        23527     99.16%     99.16% # Table walker page sizes translated
system.cpu28.itb.walker.walkPageSizes::2M          199      0.84%    100.00% # Table walker page sizes translated
system.cpu28.itb.walker.walkPageSizes::total        23726                       # Table walker page sizes translated
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst        23811                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total        23811                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst        23726                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total        23726                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total        47537                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkWaitTime::samples        23811                       # Table walker wait (enqueue to first request) latency
system.cpu28.itb.walker.walkWaitTime::0         23811    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu28.itb.walker.walkWaitTime::total        23811                       # Table walker wait (enqueue to first request) latency
system.cpu28.itb.walker.walks                   23811                       # Table walker walks requested
system.cpu28.itb.walker.walksLong               23811                       # Table walker walks initiated with long descriptors
system.cpu28.itb.walker.walksPending::samples   -194574596                       # Table walker pending requests distribution
system.cpu28.itb.walker.walksPending::0    -194574596    100.00%    100.00% # Table walker pending requests distribution
system.cpu28.itb.walker.walksPending::total   -194574596                       # Table walker pending requests distribution
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu28.kern.inst.quiesce                   1850                       # number of quiesce instructions executed
system.cpu28.not_idle_fraction               0.017301                       # Percentage of non-idle cycles
system.cpu28.numCycles                     1272260696                       # number of cpu cycles simulated
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.num_busy_cycles             22011192.769494                       # Number of busy cycles
system.cpu28.num_cc_register_reads            5876592                       # number of times the CC registers were read
system.cpu28.num_cc_register_writes           4311792                       # number of times the CC registers were written
system.cpu28.num_conditional_control_insts      2711801                       # number of instructions that are conditional controls
system.cpu28.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu28.num_fp_insts                           0                       # number of float instructions
system.cpu28.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu28.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu28.num_func_calls                   1220225                       # number of times a function call or return occured
system.cpu28.num_idle_cycles             1250249503.230506                       # Number of idle cycles
system.cpu28.num_int_alu_accesses            20112385                       # Number of integer alu accesses
system.cpu28.num_int_insts                   20112385                       # number of integer instructions
system.cpu28.num_int_register_reads          26943660                       # number of times the integer registers were read
system.cpu28.num_int_register_writes         16089189                       # number of times the integer registers were written
system.cpu28.num_load_insts                   4254273                       # Number of load instructions
system.cpu28.num_mem_refs                     7075740                       # number of memory refs
system.cpu28.num_store_insts                  2821467                       # Number of store instructions
system.cpu28.num_vec_alu_accesses                6887                       # Number of vector alu accesses
system.cpu28.num_vec_insts                       6887                       # number of vector instructions
system.cpu28.num_vec_register_reads              5408                       # number of times the vector registers were read
system.cpu28.num_vec_register_writes             1543                       # number of times the vector registers were written
system.cpu28.op_class::No_OpClass                1596      0.01%      0.01% # Class of executed instruction
system.cpu28.op_class::IntAlu                14863623     67.49%     67.50% # Class of executed instruction
system.cpu28.op_class::IntMult                  49603      0.23%     67.72% # Class of executed instruction
system.cpu28.op_class::IntDiv                   32528      0.15%     67.87% # Class of executed instruction
system.cpu28.op_class::FloatAdd                     0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::FloatCmp                     0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::FloatCvt                     0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::FloatMult                    0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::FloatMultAcc                 0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::FloatDiv                     0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::FloatMisc                  303      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::FloatSqrt                    0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdAdd                      0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdAddAcc                   0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdAlu                      0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdCmp                      0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdCvt                      0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdMisc                     0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdMult                     0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdMultAcc                  0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdShift                    0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdShiftAcc                 0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdDiv                      0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdSqrt                     0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatAdd                 0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatAlu                 0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatCmp                 0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatCvt                 0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatDiv                 0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatMisc                0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatMult                0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatMultAcc             0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatSqrt                0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdReduceAdd                0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdReduceAlu                0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdReduceCmp                0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatReduceAdd            0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdFloatReduceCmp            0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdAes                      0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdAesMix                   0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdSha1Hash                 0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdSha1Hash2                0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdSha256Hash               0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdSha256Hash2              0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdShaSigma2                0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdShaSigma3                0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::SimdPredAlu                  0      0.00%     67.87% # Class of executed instruction
system.cpu28.op_class::MemRead                4254273     19.32%     87.19% # Class of executed instruction
system.cpu28.op_class::MemWrite               2821467     12.81%    100.00% # Class of executed instruction
system.cpu28.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::total                 22023393                       # Class of executed instruction
system.cpu29.Branches                         2145414                       # Number of branches fetched
system.cpu29.committedInsts                   9445860                       # Number of instructions committed
system.cpu29.committedOps                    11148839                       # Number of ops (including micro ops) committed
system.cpu29.dtb.accesses                     3706773                       # DTB accesses
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.flush_entries                    327                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.hits                         3704865                       # DTB hits
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.misses                          1908                       # DTB misses
system.cpu29.dtb.perms_faults                      67                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.prefetch_faults                  511                       # Number of TLB faults due to prefetch
system.cpu29.dtb.read_accesses                2294999                       # DTB read accesses
system.cpu29.dtb.read_hits                    2293444                       # DTB read hits
system.cpu29.dtb.read_misses                     1555                       # DTB read misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dtb.walker.walkPageSizes::4K         1678     96.88%     96.88% # Table walker page sizes translated
system.cpu29.dtb.walker.walkPageSizes::2M           37      2.14%     99.02% # Table walker page sizes translated
system.cpu29.dtb.walker.walkPageSizes::1G           17      0.98%    100.00% # Table walker page sizes translated
system.cpu29.dtb.walker.walkPageSizes::total         1732                       # Table walker page sizes translated
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data         1908                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total         1908                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data         1732                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total         1732                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total         3640                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkWaitTime::samples         1908                       # Table walker wait (enqueue to first request) latency
system.cpu29.dtb.walker.walkWaitTime::0          1908    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu29.dtb.walker.walkWaitTime::total         1908                       # Table walker wait (enqueue to first request) latency
system.cpu29.dtb.walker.walks                    1908                       # Table walker walks requested
system.cpu29.dtb.walker.walksLong                1908                       # Table walker walks initiated with long descriptors
system.cpu29.dtb.walker.walksPending::samples   1992356484                       # Table walker pending requests distribution
system.cpu29.dtb.walker.walksPending::0    1992356484    100.00%    100.00% # Table walker pending requests distribution
system.cpu29.dtb.walker.walksPending::total   1992356484                       # Table walker pending requests distribution
system.cpu29.dtb.write_accesses               1411774                       # DTB write accesses
system.cpu29.dtb.write_hits                   1411421                       # DTB write hits
system.cpu29.dtb.write_misses                     353                       # DTB write misses
system.cpu29.idle_fraction                   0.991242                       # Percentage of idle cycles
system.cpu29.itb.accesses                     9445290                       # DTB accesses
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu29.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.hits                         9435931                       # DTB hits
system.cpu29.itb.inst_accesses                9445290                       # ITB inst accesses
system.cpu29.itb.inst_hits                    9435931                       # ITB inst hits
system.cpu29.itb.inst_misses                     9359                       # ITB inst misses
system.cpu29.itb.misses                          9359                       # DTB misses
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.itb.walker.walkPageSizes::4K         9232     99.27%     99.27% # Table walker page sizes translated
system.cpu29.itb.walker.walkPageSizes::2M           68      0.73%    100.00% # Table walker page sizes translated
system.cpu29.itb.walker.walkPageSizes::total         9300                       # Table walker page sizes translated
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst         9359                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total         9359                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst         9300                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total         9300                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total        18659                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkWaitTime::samples         9359                       # Table walker wait (enqueue to first request) latency
system.cpu29.itb.walker.walkWaitTime::0          9359    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu29.itb.walker.walkWaitTime::total         9359                       # Table walker wait (enqueue to first request) latency
system.cpu29.itb.walker.walks                    9359                       # Table walker walks requested
system.cpu29.itb.walker.walksLong                9359                       # Table walker walks initiated with long descriptors
system.cpu29.itb.walker.walksPending::samples   1992328704                       # Table walker pending requests distribution
system.cpu29.itb.walker.walksPending::0    1992328704    100.00%    100.00% # Table walker pending requests distribution
system.cpu29.itb.walker.walksPending::total   1992328704                       # Table walker pending requests distribution
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu29.kern.inst.quiesce                   1446                       # number of quiesce instructions executed
system.cpu29.not_idle_fraction               0.008758                       # Percentage of non-idle cycles
system.cpu29.numCycles                     1272267414                       # number of cpu cycles simulated
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.num_busy_cycles             11142855.607917                       # Number of busy cycles
system.cpu29.num_cc_register_reads            3129397                       # number of times the CC registers were read
system.cpu29.num_cc_register_writes           1664943                       # number of times the CC registers were written
system.cpu29.num_conditional_control_insts      1421981                       # number of instructions that are conditional controls
system.cpu29.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu29.num_fp_insts                           0                       # number of float instructions
system.cpu29.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu29.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu29.num_func_calls                    661035                       # number of times a function call or return occured
system.cpu29.num_idle_cycles             1261124558.392083                       # Number of idle cycles
system.cpu29.num_int_alu_accesses            10063364                       # Number of integer alu accesses
system.cpu29.num_int_insts                   10063364                       # number of integer instructions
system.cpu29.num_int_register_reads          13120615                       # number of times the integer registers were read
system.cpu29.num_int_register_writes          7904256                       # number of times the integer registers were written
system.cpu29.num_load_insts                   2292474                       # Number of load instructions
system.cpu29.num_mem_refs                     3704159                       # number of memory refs
system.cpu29.num_store_insts                  1411685                       # Number of store instructions
system.cpu29.num_vec_alu_accesses                2805                       # Number of vector alu accesses
system.cpu29.num_vec_insts                       2805                       # number of vector instructions
system.cpu29.num_vec_register_reads              2209                       # number of times the vector registers were read
system.cpu29.num_vec_register_writes              616                       # number of times the vector registers were written
system.cpu29.op_class::No_OpClass                 625      0.01%      0.01% # Class of executed instruction
system.cpu29.op_class::IntAlu                 7421086     66.56%     66.57% # Class of executed instruction
system.cpu29.op_class::IntMult                  19658      0.18%     66.74% # Class of executed instruction
system.cpu29.op_class::IntDiv                    3659      0.03%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatAdd                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatCmp                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatCvt                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatMult                    0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatMultAcc                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatDiv                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatMisc                   45      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::FloatSqrt                    0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAdd                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAddAcc                   0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAlu                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdCmp                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdCvt                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdMisc                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdMult                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdMultAcc                  0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdShift                    0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdShiftAcc                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdDiv                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSqrt                     0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatAdd                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatAlu                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatCmp                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatCvt                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatDiv                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatMisc                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatMult                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatMultAcc             0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatSqrt                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdReduceAdd                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdReduceAlu                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdReduceCmp                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatReduceAdd            0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdFloatReduceCmp            0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAes                      0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdAesMix                   0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSha1Hash                 0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSha1Hash2                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSha256Hash               0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdSha256Hash2              0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdShaSigma2                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdShaSigma3                0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::SimdPredAlu                  0      0.00%     66.78% # Class of executed instruction
system.cpu29.op_class::MemRead                2292474     20.56%     87.34% # Class of executed instruction
system.cpu29.op_class::MemWrite               1411685     12.66%    100.00% # Class of executed instruction
system.cpu29.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::total                 11149232                       # Class of executed instruction
system.cpu30.Branches                         2610926                       # Number of branches fetched
system.cpu30.committedInsts                  11530703                       # Number of instructions committed
system.cpu30.committedOps                    13562599                       # Number of ops (including micro ops) committed
system.cpu30.dtb.accesses                     4476252                       # DTB accesses
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.flush_entries                    596                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.hits                         4473355                       # DTB hits
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.misses                          2897                       # DTB misses
system.cpu30.dtb.perms_faults                      76                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.prefetch_faults                  628                       # Number of TLB faults due to prefetch
system.cpu30.dtb.read_accesses                2740030                       # DTB read accesses
system.cpu30.dtb.read_hits                    2737546                       # DTB read hits
system.cpu30.dtb.read_misses                     2484                       # DTB read misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dtb.walker.walkPageSizes::4K         2697     96.91%     96.91% # Table walker page sizes translated
system.cpu30.dtb.walker.walkPageSizes::2M           54      1.94%     98.85% # Table walker page sizes translated
system.cpu30.dtb.walker.walkPageSizes::1G           32      1.15%    100.00% # Table walker page sizes translated
system.cpu30.dtb.walker.walkPageSizes::total         2783                       # Table walker page sizes translated
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data         2897                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total         2897                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data         2783                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total         2783                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total         5680                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkWaitTime::samples         2897                       # Table walker wait (enqueue to first request) latency
system.cpu30.dtb.walker.walkWaitTime::0          2897    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu30.dtb.walker.walkWaitTime::total         2897                       # Table walker wait (enqueue to first request) latency
system.cpu30.dtb.walker.walks                    2897                       # Table walker walks requested
system.cpu30.dtb.walker.walksLong                2897                       # Table walker walks initiated with long descriptors
system.cpu30.dtb.walker.walksPending::samples   -115685288                       # Table walker pending requests distribution
system.cpu30.dtb.walker.walksPending::0    -115685288    100.00%    100.00% # Table walker pending requests distribution
system.cpu30.dtb.walker.walksPending::total   -115685288                       # Table walker pending requests distribution
system.cpu30.dtb.write_accesses               1736222                       # DTB write accesses
system.cpu30.dtb.write_hits                   1735809                       # DTB write hits
system.cpu30.dtb.write_misses                     413                       # DTB write misses
system.cpu30.idle_fraction                   0.989346                       # Percentage of idle cycles
system.cpu30.itb.accesses                    11530161                       # DTB accesses
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu30.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.hits                        11517627                       # DTB hits
system.cpu30.itb.inst_accesses               11530161                       # ITB inst accesses
system.cpu30.itb.inst_hits                   11517627                       # ITB inst hits
system.cpu30.itb.inst_misses                    12534                       # ITB inst misses
system.cpu30.itb.misses                         12534                       # DTB misses
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.itb.walker.walkPageSizes::4K        12397     99.28%     99.28% # Table walker page sizes translated
system.cpu30.itb.walker.walkPageSizes::2M           90      0.72%    100.00% # Table walker page sizes translated
system.cpu30.itb.walker.walkPageSizes::total        12487                       # Table walker page sizes translated
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst        12534                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total        12534                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst        12487                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total        12487                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total        25021                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkWaitTime::samples        12534                       # Table walker wait (enqueue to first request) latency
system.cpu30.itb.walker.walkWaitTime::0         12534    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu30.itb.walker.walkWaitTime::total        12534                       # Table walker wait (enqueue to first request) latency
system.cpu30.itb.walker.walks                   12534                       # Table walker walks requested
system.cpu30.itb.walker.walksLong               12534                       # Table walker walks initiated with long descriptors
system.cpu30.itb.walker.walksPending::samples   -115713068                       # Table walker pending requests distribution
system.cpu30.itb.walker.walksPending::0    -115713068    100.00%    100.00% # Table walker pending requests distribution
system.cpu30.itb.walker.walksPending::total   -115713068                       # Table walker pending requests distribution
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu30.kern.inst.quiesce                   1629                       # number of quiesce instructions executed
system.cpu30.not_idle_fraction               0.010654                       # Percentage of non-idle cycles
system.cpu30.numCycles                     1272912733                       # number of cpu cycles simulated
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.num_busy_cycles             13562208.109222                       # Number of busy cycles
system.cpu30.num_cc_register_reads            3657403                       # number of times the CC registers were read
system.cpu30.num_cc_register_writes           2188203                       # number of times the CC registers were written
system.cpu30.num_conditional_control_insts      1731947                       # number of instructions that are conditional controls
system.cpu30.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu30.num_fp_insts                           0                       # number of float instructions
system.cpu30.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu30.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu30.num_func_calls                    789638                       # number of times a function call or return occured
system.cpu30.num_idle_cycles             1259350524.890778                       # Number of idle cycles
system.cpu30.num_int_alu_accesses            12301922                       # Number of integer alu accesses
system.cpu30.num_int_insts                   12301922                       # number of integer instructions
system.cpu30.num_int_register_reads          16047396                       # number of times the integer registers were read
system.cpu30.num_int_register_writes          9671365                       # number of times the integer registers were written
system.cpu30.num_load_insts                   2735776                       # Number of load instructions
system.cpu30.num_mem_refs                     4471733                       # number of memory refs
system.cpu30.num_store_insts                  1735957                       # Number of store instructions
system.cpu30.num_vec_alu_accesses                7768                       # Number of vector alu accesses
system.cpu30.num_vec_insts                       7768                       # number of vector instructions
system.cpu30.num_vec_register_reads              6805                       # number of times the vector registers were read
system.cpu30.num_vec_register_writes             1043                       # number of times the vector registers were written
system.cpu30.op_class::No_OpClass                1345      0.01%      0.01% # Class of executed instruction
system.cpu30.op_class::IntAlu                 9061398     66.81%     66.82% # Class of executed instruction
system.cpu30.op_class::IntMult                  23022      0.17%     66.99% # Class of executed instruction
system.cpu30.op_class::IntDiv                    5323      0.04%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatAdd                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatCmp                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatCvt                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatMult                    0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatMultAcc                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatDiv                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatMisc                  204      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatSqrt                    0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAdd                      5      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAddAcc                   0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAlu                      4      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdCmp                      4      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdCvt                      0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdMisc                     4      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdMult                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdMultAcc                  0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdShift                    0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdShiftAcc                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdDiv                      0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSqrt                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatAdd                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatAlu                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatCmp                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatCvt                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatDiv                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatMisc                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatMult                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatMultAcc             0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatSqrt                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdReduceAdd                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdReduceAlu                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdReduceCmp                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatReduceAdd            0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatReduceCmp            0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAes                      0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAesMix                   0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSha1Hash                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSha1Hash2                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSha256Hash               0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSha256Hash2              0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdShaSigma2                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdShaSigma3                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdPredAlu                  0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::MemRead                2735776     20.17%     87.20% # Class of executed instruction
system.cpu30.op_class::MemWrite               1735957     12.80%    100.00% # Class of executed instruction
system.cpu30.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::total                 13563042                       # Class of executed instruction
system.cpu31.Branches                         2028309                       # Number of branches fetched
system.cpu31.committedInsts                   8961037                       # Number of instructions committed
system.cpu31.committedOps                    10572250                       # Number of ops (including micro ops) committed
system.cpu31.dtb.accesses                     3511850                       # DTB accesses
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.flush_entries                    310                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.hits                         3510326                       # DTB hits
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.misses                          1524                       # DTB misses
system.cpu31.dtb.perms_faults                      57                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.prefetch_faults                  442                       # Number of TLB faults due to prefetch
system.cpu31.dtb.read_accesses                2187282                       # DTB read accesses
system.cpu31.dtb.read_hits                    2186018                       # DTB read hits
system.cpu31.dtb.read_misses                     1264                       # DTB read misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dtb.walker.walkPageSizes::4K         1343     96.62%     96.62% # Table walker page sizes translated
system.cpu31.dtb.walker.walkPageSizes::2M           33      2.37%     98.99% # Table walker page sizes translated
system.cpu31.dtb.walker.walkPageSizes::1G           14      1.01%    100.00% # Table walker page sizes translated
system.cpu31.dtb.walker.walkPageSizes::total         1390                       # Table walker page sizes translated
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data         1524                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total         1524                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data         1390                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total         1390                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total         2914                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkWaitTime::samples         1524                       # Table walker wait (enqueue to first request) latency
system.cpu31.dtb.walker.walkWaitTime::0          1524    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu31.dtb.walker.walkWaitTime::total         1524                       # Table walker wait (enqueue to first request) latency
system.cpu31.dtb.walker.walks                    1524                       # Table walker walks requested
system.cpu31.dtb.walker.walksLong                1524                       # Table walker walks initiated with long descriptors
system.cpu31.dtb.walker.walksPending::samples   2071256904                       # Table walker pending requests distribution
system.cpu31.dtb.walker.walksPending::0    2071256904    100.00%    100.00% # Table walker pending requests distribution
system.cpu31.dtb.walker.walksPending::total   2071256904                       # Table walker pending requests distribution
system.cpu31.dtb.write_accesses               1324568                       # DTB write accesses
system.cpu31.dtb.write_hits                   1324308                       # DTB write hits
system.cpu31.dtb.write_misses                     260                       # DTB write misses
system.cpu31.idle_fraction                   0.991695                       # Percentage of idle cycles
system.cpu31.itb.accesses                     8960385                       # DTB accesses
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu31.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.hits                         8951521                       # DTB hits
system.cpu31.itb.inst_accesses                8960385                       # ITB inst accesses
system.cpu31.itb.inst_hits                    8951521                       # ITB inst hits
system.cpu31.itb.inst_misses                     8864                       # ITB inst misses
system.cpu31.itb.misses                          8864                       # DTB misses
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.itb.walker.walkPageSizes::4K         8741     99.25%     99.25% # Table walker page sizes translated
system.cpu31.itb.walker.walkPageSizes::2M           66      0.75%    100.00% # Table walker page sizes translated
system.cpu31.itb.walker.walkPageSizes::total         8807                       # Table walker page sizes translated
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst         8864                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total         8864                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst         8807                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total         8807                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total        17671                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkWaitTime::samples         8864                       # Table walker wait (enqueue to first request) latency
system.cpu31.itb.walker.walkWaitTime::0          8864    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu31.itb.walker.walkWaitTime::total         8864                       # Table walker wait (enqueue to first request) latency
system.cpu31.itb.walker.walks                    8864                       # Table walker walks requested
system.cpu31.itb.walker.walksLong                8864                       # Table walker walks initiated with long descriptors
system.cpu31.itb.walker.walksPending::samples   2071229124                       # Table walker pending requests distribution
system.cpu31.itb.walker.walksPending::0    2071229124    100.00%    100.00% # Table walker pending requests distribution
system.cpu31.itb.walker.walksPending::total   2071229124                       # Table walker pending requests distribution
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu31.kern.inst.quiesce                   1522                       # number of quiesce instructions executed
system.cpu31.not_idle_fraction               0.008305                       # Percentage of non-idle cycles
system.cpu31.numCycles                     1208913553                       # number of cpu cycles simulated
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.num_busy_cycles             10040291.224535                       # Number of busy cycles
system.cpu31.num_cc_register_reads            2967043                       # number of times the CC registers were read
system.cpu31.num_cc_register_writes           1526232                       # number of times the CC registers were written
system.cpu31.num_conditional_control_insts      1336270                       # number of instructions that are conditional controls
system.cpu31.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu31.num_fp_insts                           0                       # number of float instructions
system.cpu31.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu31.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu31.num_func_calls                    637332                       # number of times a function call or return occured
system.cpu31.num_idle_cycles             1198873261.775465                       # Number of idle cycles
system.cpu31.num_int_alu_accesses             9546349                       # Number of integer alu accesses
system.cpu31.num_int_insts                    9546349                       # number of integer instructions
system.cpu31.num_int_register_reads          12429484                       # number of times the integer registers were read
system.cpu31.num_int_register_writes          7497559                       # number of times the integer registers were written
system.cpu31.num_load_insts                   2184252                       # Number of load instructions
system.cpu31.num_mem_refs                     3508646                       # number of memory refs
system.cpu31.num_store_insts                  1324394                       # Number of store instructions
system.cpu31.num_vec_alu_accesses                2768                       # Number of vector alu accesses
system.cpu31.num_vec_insts                       2768                       # number of vector instructions
system.cpu31.num_vec_register_reads              2048                       # number of times the vector registers were read
system.cpu31.num_vec_register_writes              720                       # number of times the vector registers were written
system.cpu31.op_class::No_OpClass                 768      0.01%      0.01% # Class of executed instruction
system.cpu31.op_class::IntAlu                 7039964     66.59%     66.59% # Class of executed instruction
system.cpu31.op_class::IntMult                  19249      0.18%     66.78% # Class of executed instruction
system.cpu31.op_class::IntDiv                    3956      0.04%     66.81% # Class of executed instruction
system.cpu31.op_class::FloatAdd                     0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::FloatCmp                     0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::FloatCvt                     0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::FloatMult                    0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::FloatMultAcc                 0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::FloatDiv                     0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::FloatMisc                    0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::FloatSqrt                    0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdAdd                      0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdAddAcc                   0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdAlu                      0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdCmp                      0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdCvt                      0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdMisc                     0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdMult                     0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdMultAcc                  0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdShift                    0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdShiftAcc                 0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdDiv                      0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdSqrt                     0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatAdd                 0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatAlu                 0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatCmp                 0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatCvt                 0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatDiv                 0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatMisc                0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatMult                0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatMultAcc             0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatSqrt                0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdReduceAdd                0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdReduceAlu                0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdReduceCmp                0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatReduceAdd            0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdFloatReduceCmp            0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdAes                      0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdAesMix                   0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdSha1Hash                 0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdSha1Hash2                0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdSha256Hash               0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdSha256Hash2              0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdShaSigma2                0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdShaSigma3                0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::SimdPredAlu                  0      0.00%     66.81% # Class of executed instruction
system.cpu31.op_class::MemRead                2184252     20.66%     87.47% # Class of executed instruction
system.cpu31.op_class::MemWrite               1324394     12.53%    100.00% # Class of executed instruction
system.cpu31.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::total                 10572583                       # Class of executed instruction
system.cpu32.Branches                         8426061                       # Number of branches fetched
system.cpu32.committedInsts                  36433606                       # Number of instructions committed
system.cpu32.committedOps                    43203701                       # Number of ops (including micro ops) committed
system.cpu32.dtb.accesses                    14456842                       # DTB accesses
system.cpu32.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu32.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu32.dtb.flush_entries                   1236                       # Number of entries that have been flushed from TLB
system.cpu32.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu32.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu32.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu32.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.dtb.hits                        14441821                       # DTB hits
system.cpu32.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu32.dtb.inst_hits                          0                       # ITB inst hits
system.cpu32.dtb.inst_misses                        0                       # ITB inst misses
system.cpu32.dtb.misses                         15021                       # DTB misses
system.cpu32.dtb.perms_faults                     380                       # Number of TLB faults due to permissions restrictions
system.cpu32.dtb.prefetch_faults                 3765                       # Number of TLB faults due to prefetch
system.cpu32.dtb.read_accesses                8285491                       # DTB read accesses
system.cpu32.dtb.read_hits                    8272294                       # DTB read hits
system.cpu32.dtb.read_misses                    13197                       # DTB read misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu32.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu32.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu32.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu32.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu32.dtb.walker.walkPageSizes::4K        14453     98.69%     98.69% # Table walker page sizes translated
system.cpu32.dtb.walker.walkPageSizes::2M          168      1.15%     99.84% # Table walker page sizes translated
system.cpu32.dtb.walker.walkPageSizes::1G           24      0.16%    100.00% # Table walker page sizes translated
system.cpu32.dtb.walker.walkPageSizes::total        14645                       # Table walker page sizes translated
system.cpu32.dtb.walker.walkRequestOrigin_Requested::Data        15021                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Requested::total        15021                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::Data        14645                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::total        14645                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin::total        29666                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkWaitTime::samples        15021                       # Table walker wait (enqueue to first request) latency
system.cpu32.dtb.walker.walkWaitTime::0         15021    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu32.dtb.walker.walkWaitTime::total        15021                       # Table walker wait (enqueue to first request) latency
system.cpu32.dtb.walker.walks                   15021                       # Table walker walks requested
system.cpu32.dtb.walker.walksLong               15021                       # Table walker walks initiated with long descriptors
system.cpu32.dtb.walker.walksPending::samples    -36779312                       # Table walker pending requests distribution
system.cpu32.dtb.walker.walksPending::0     -36779312    100.00%    100.00% # Table walker pending requests distribution
system.cpu32.dtb.walker.walksPending::total    -36779312                       # Table walker pending requests distribution
system.cpu32.dtb.write_accesses               6171351                       # DTB write accesses
system.cpu32.dtb.write_hits                   6169527                       # DTB write hits
system.cpu32.dtb.write_misses                    1824                       # DTB write misses
system.cpu32.idle_fraction                   0.966057                       # Percentage of idle cycles
system.cpu32.itb.accesses                    36436004                       # DTB accesses
system.cpu32.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu32.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu32.itb.flush_entries                    842                       # Number of entries that have been flushed from TLB
system.cpu32.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu32.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu32.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu32.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.itb.hits                        36373486                       # DTB hits
system.cpu32.itb.inst_accesses               36436004                       # ITB inst accesses
system.cpu32.itb.inst_hits                   36373486                       # ITB inst hits
system.cpu32.itb.inst_misses                    62518                       # ITB inst misses
system.cpu32.itb.misses                         62518                       # DTB misses
system.cpu32.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu32.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu32.itb.read_accesses                      0                       # DTB read accesses
system.cpu32.itb.read_hits                          0                       # DTB read hits
system.cpu32.itb.read_misses                        0                       # DTB read misses
system.cpu32.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu32.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu32.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu32.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu32.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu32.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu32.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu32.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu32.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu32.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu32.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu32.itb.walker.walkPageSizes::4K        61961     99.27%     99.27% # Table walker page sizes translated
system.cpu32.itb.walker.walkPageSizes::2M          453      0.73%    100.00% # Table walker page sizes translated
system.cpu32.itb.walker.walkPageSizes::total        62414                       # Table walker page sizes translated
system.cpu32.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Requested::Inst        62518                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Requested::total        62518                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::Inst        62414                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::total        62414                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin::total       124932                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkWaitTime::samples        62518                       # Table walker wait (enqueue to first request) latency
system.cpu32.itb.walker.walkWaitTime::0         62518    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu32.itb.walker.walkWaitTime::total        62518                       # Table walker wait (enqueue to first request) latency
system.cpu32.itb.walker.walks                   62518                       # Table walker walks requested
system.cpu32.itb.walker.walksLong               62518                       # Table walker walks initiated with long descriptors
system.cpu32.itb.walker.walksPending::samples    -36807092                       # Table walker pending requests distribution
system.cpu32.itb.walker.walksPending::0     -36807092    100.00%    100.00% # Table walker pending requests distribution
system.cpu32.itb.walker.walksPending::total    -36807092                       # Table walker pending requests distribution
system.cpu32.itb.write_accesses                     0                       # DTB write accesses
system.cpu32.itb.write_hits                         0                       # DTB write hits
system.cpu32.itb.write_misses                       0                       # DTB write misses
system.cpu32.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu32.kern.inst.quiesce                   2036                       # number of quiesce instructions executed
system.cpu32.not_idle_fraction               0.033943                       # Percentage of non-idle cycles
system.cpu32.numCycles                     1220433056                       # number of cpu cycles simulated
system.cpu32.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu32.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu32.num_busy_cycles             41424767.556275                       # Number of busy cycles
system.cpu32.num_cc_register_reads           10010492                       # number of times the CC registers were read
system.cpu32.num_cc_register_writes           8418291                       # number of times the CC registers were written
system.cpu32.num_conditional_control_insts      5255971                       # number of instructions that are conditional controls
system.cpu32.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu32.num_fp_insts                           0                       # number of float instructions
system.cpu32.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu32.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu32.num_func_calls                   2647679                       # number of times a function call or return occured
system.cpu32.num_idle_cycles             1179008288.443725                       # Number of idle cycles
system.cpu32.num_int_alu_accesses            39757166                       # Number of integer alu accesses
system.cpu32.num_int_insts                   39757166                       # number of integer instructions
system.cpu32.num_int_register_reads          51886226                       # number of times the integer registers were read
system.cpu32.num_int_register_writes         31331109                       # number of times the integer registers were written
system.cpu32.num_load_insts                   8273583                       # Number of load instructions
system.cpu32.num_mem_refs                    14441711                       # number of memory refs
system.cpu32.num_store_insts                  6168128                       # Number of store instructions
system.cpu32.num_vec_alu_accesses               37193                       # Number of vector alu accesses
system.cpu32.num_vec_insts                      37193                       # number of vector instructions
system.cpu32.num_vec_register_reads             30853                       # number of times the vector registers were read
system.cpu32.num_vec_register_writes             7900                       # number of times the vector registers were written
system.cpu32.op_class::No_OpClass               12564      0.03%      0.03% # Class of executed instruction
system.cpu32.op_class::IntAlu                28687659     66.40%     66.42% # Class of executed instruction
system.cpu32.op_class::IntMult                  47867      0.11%     66.54% # Class of executed instruction
system.cpu32.op_class::IntDiv                   12675      0.03%     66.56% # Class of executed instruction
system.cpu32.op_class::FloatAdd                     0      0.00%     66.56% # Class of executed instruction
system.cpu32.op_class::FloatCmp                     0      0.00%     66.56% # Class of executed instruction
system.cpu32.op_class::FloatCvt                     0      0.00%     66.56% # Class of executed instruction
system.cpu32.op_class::FloatMult                    0      0.00%     66.56% # Class of executed instruction
system.cpu32.op_class::FloatMultAcc                 0      0.00%     66.56% # Class of executed instruction
system.cpu32.op_class::FloatDiv                     0      0.00%     66.56% # Class of executed instruction
system.cpu32.op_class::FloatMisc                 4571      0.01%     66.58% # Class of executed instruction
system.cpu32.op_class::FloatSqrt                    0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdAdd                      0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdAddAcc                   0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdAlu                      0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdCmp                      0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdCvt                      0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdMisc                     0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdMult                     0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdMultAcc                  0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdShift                    0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdShiftAcc                 0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdDiv                      0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdSqrt                     0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatAdd                 0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatAlu                 0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatCmp                 0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatCvt                 0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatDiv                 0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatMisc                0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatMult                0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatMultAcc             0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatSqrt                0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdReduceAdd                0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdReduceAlu                0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdReduceCmp                0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatReduceAdd            0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdFloatReduceCmp            0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdAes                      0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdAesMix                   0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdSha1Hash                 0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdSha1Hash2                0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdSha256Hash               0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdSha256Hash2              0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdShaSigma2                0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdShaSigma3                0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::SimdPredAlu                  0      0.00%     66.58% # Class of executed instruction
system.cpu32.op_class::MemRead                8273583     19.15%     85.72% # Class of executed instruction
system.cpu32.op_class::MemWrite               6168128     14.28%    100.00% # Class of executed instruction
system.cpu32.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::total                 43207047                       # Class of executed instruction
system.cpu33.Branches                         8147157                       # Number of branches fetched
system.cpu33.committedInsts                  35224697                       # Number of instructions committed
system.cpu33.committedOps                    41540122                       # Number of ops (including micro ops) committed
system.cpu33.dtb.accesses                    13661802                       # DTB accesses
system.cpu33.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu33.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu33.dtb.flush_entries                    287                       # Number of entries that have been flushed from TLB
system.cpu33.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu33.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu33.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu33.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.dtb.hits                        13654974                       # DTB hits
system.cpu33.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu33.dtb.inst_hits                          0                       # ITB inst hits
system.cpu33.dtb.inst_misses                        0                       # ITB inst misses
system.cpu33.dtb.misses                          6828                       # DTB misses
system.cpu33.dtb.perms_faults                      77                       # Number of TLB faults due to permissions restrictions
system.cpu33.dtb.prefetch_faults                 2164                       # Number of TLB faults due to prefetch
system.cpu33.dtb.read_accesses                7515384                       # DTB read accesses
system.cpu33.dtb.read_hits                    7509446                       # DTB read hits
system.cpu33.dtb.read_misses                     5938                       # DTB read misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu33.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu33.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu33.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu33.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu33.dtb.walker.walkPageSizes::4K         6344     95.96%     95.96% # Table walker page sizes translated
system.cpu33.dtb.walker.walkPageSizes::2M          240      3.63%     99.59% # Table walker page sizes translated
system.cpu33.dtb.walker.walkPageSizes::1G           27      0.41%    100.00% # Table walker page sizes translated
system.cpu33.dtb.walker.walkPageSizes::total         6611                       # Table walker page sizes translated
system.cpu33.dtb.walker.walkRequestOrigin_Requested::Data         6828                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Requested::total         6828                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::Data         6611                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::total         6611                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin::total        13439                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkWaitTime::samples         6828                       # Table walker wait (enqueue to first request) latency
system.cpu33.dtb.walker.walkWaitTime::0          6828    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu33.dtb.walker.walkWaitTime::total         6828                       # Table walker wait (enqueue to first request) latency
system.cpu33.dtb.walker.walks                    6828                       # Table walker walks requested
system.cpu33.dtb.walker.walksLong                6828                       # Table walker walks initiated with long descriptors
system.cpu33.dtb.walker.walksPending::samples  -2144815528                       # Table walker pending requests distribution
system.cpu33.dtb.walker.walksPending::0   -2144815528    100.00%    100.00% # Table walker pending requests distribution
system.cpu33.dtb.walker.walksPending::total  -2144815528                       # Table walker pending requests distribution
system.cpu33.dtb.write_accesses               6146418                       # DTB write accesses
system.cpu33.dtb.write_hits                   6145528                       # DTB write hits
system.cpu33.dtb.write_misses                     890                       # DTB write misses
system.cpu33.idle_fraction                   0.967365                       # Percentage of idle cycles
system.cpu33.itb.accesses                    35225650                       # DTB accesses
system.cpu33.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu33.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu33.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu33.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu33.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu33.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu33.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.itb.hits                        35166973                       # DTB hits
system.cpu33.itb.inst_accesses               35225650                       # ITB inst accesses
system.cpu33.itb.inst_hits                   35166973                       # ITB inst hits
system.cpu33.itb.inst_misses                    58677                       # ITB inst misses
system.cpu33.itb.misses                         58677                       # DTB misses
system.cpu33.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu33.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu33.itb.read_accesses                      0                       # DTB read accesses
system.cpu33.itb.read_hits                          0                       # DTB read hits
system.cpu33.itb.read_misses                        0                       # DTB read misses
system.cpu33.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu33.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu33.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu33.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu33.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu33.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu33.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu33.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu33.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu33.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu33.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu33.itb.walker.walkPageSizes::4K        57339     97.82%     97.82% # Table walker page sizes translated
system.cpu33.itb.walker.walkPageSizes::2M         1275      2.18%    100.00% # Table walker page sizes translated
system.cpu33.itb.walker.walkPageSizes::total        58614                       # Table walker page sizes translated
system.cpu33.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Requested::Inst        58677                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Requested::total        58677                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::Inst        58614                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::total        58614                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin::total       117291                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkWaitTime::samples        58677                       # Table walker wait (enqueue to first request) latency
system.cpu33.itb.walker.walkWaitTime::0         58677    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu33.itb.walker.walkWaitTime::total        58677                       # Table walker wait (enqueue to first request) latency
system.cpu33.itb.walker.walks                   58677                       # Table walker walks requested
system.cpu33.itb.walker.walksLong               58677                       # Table walker walks initiated with long descriptors
system.cpu33.itb.walker.walksPending::samples  -2144843308                       # Table walker pending requests distribution
system.cpu33.itb.walker.walksPending::0   -2144843308    100.00%    100.00% # Table walker pending requests distribution
system.cpu33.itb.walker.walksPending::total  -2144843308                       # Table walker pending requests distribution
system.cpu33.itb.write_accesses                     0                       # DTB write accesses
system.cpu33.itb.write_hits                         0                       # DTB write hits
system.cpu33.itb.write_misses                       0                       # DTB write misses
system.cpu33.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu33.kern.inst.quiesce                   1685                       # number of quiesce instructions executed
system.cpu33.not_idle_fraction               0.032635                       # Percentage of non-idle cycles
system.cpu33.numCycles                     1227628071                       # number of cpu cycles simulated
system.cpu33.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu33.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu33.num_busy_cycles             40063359.949362                       # Number of busy cycles
system.cpu33.num_cc_register_reads            9762698                       # number of times the CC registers were read
system.cpu33.num_cc_register_writes           7905366                       # number of times the CC registers were written
system.cpu33.num_conditional_control_insts      5627569                       # number of instructions that are conditional controls
system.cpu33.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu33.num_fp_insts                           0                       # number of float instructions
system.cpu33.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu33.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu33.num_func_calls                   2056419                       # number of times a function call or return occured
system.cpu33.num_idle_cycles             1187564711.050637                       # Number of idle cycles
system.cpu33.num_int_alu_accesses            38221571                       # Number of integer alu accesses
system.cpu33.num_int_insts                   38221571                       # number of integer instructions
system.cpu33.num_int_register_reads          50685787                       # number of times the integer registers were read
system.cpu33.num_int_register_writes         29583226                       # number of times the integer registers were written
system.cpu33.num_load_insts                   7505575                       # Number of load instructions
system.cpu33.num_mem_refs                    13648242                       # number of memory refs
system.cpu33.num_store_insts                  6142667                       # Number of store instructions
system.cpu33.num_vec_alu_accesses              428715                       # Number of vector alu accesses
system.cpu33.num_vec_insts                     428715                       # number of vector instructions
system.cpu33.num_vec_register_reads            283961                       # number of times the vector registers were read
system.cpu33.num_vec_register_writes           177890                       # number of times the vector registers were written
system.cpu33.op_class::No_OpClass               12253      0.03%      0.03% # Class of executed instruction
system.cpu33.op_class::IntAlu                27648683     66.56%     66.59% # Class of executed instruction
system.cpu33.op_class::IntMult                  59799      0.14%     66.73% # Class of executed instruction
system.cpu33.op_class::IntDiv                   19000      0.05%     66.78% # Class of executed instruction
system.cpu33.op_class::FloatAdd                     0      0.00%     66.78% # Class of executed instruction
system.cpu33.op_class::FloatCmp                     0      0.00%     66.78% # Class of executed instruction
system.cpu33.op_class::FloatCvt                     0      0.00%     66.78% # Class of executed instruction
system.cpu33.op_class::FloatMult                    0      0.00%     66.78% # Class of executed instruction
system.cpu33.op_class::FloatMultAcc                 0      0.00%     66.78% # Class of executed instruction
system.cpu33.op_class::FloatDiv                     0      0.00%     66.78% # Class of executed instruction
system.cpu33.op_class::FloatMisc               154097      0.37%     67.15% # Class of executed instruction
system.cpu33.op_class::FloatSqrt                    0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdAdd                      0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdAddAcc                   0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdAlu                      0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdCmp                      0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdCvt                      0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdMisc                     0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdMult                     0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdMultAcc                  0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdShift                    0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdShiftAcc                 0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdDiv                      0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdSqrt                     0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatAdd                 0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatAlu                 0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatCmp                 0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatCvt                 0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatDiv                 0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatMisc                0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatMult                0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatMultAcc             0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatSqrt                0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdReduceAdd                0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdReduceAlu                0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdReduceCmp                0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatReduceAdd            0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdFloatReduceCmp            0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdAes                      0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdAesMix                   0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdSha1Hash                 0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdSha1Hash2                0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdSha256Hash               0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdSha256Hash2              0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdShaSigma2                0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdShaSigma3                0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::SimdPredAlu                  0      0.00%     67.15% # Class of executed instruction
system.cpu33.op_class::MemRead                7505575     18.07%     85.21% # Class of executed instruction
system.cpu33.op_class::MemWrite               6142667     14.79%    100.00% # Class of executed instruction
system.cpu33.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::total                 41542074                       # Class of executed instruction
system.cpu34.Branches                         5964417                       # Number of branches fetched
system.cpu34.committedInsts                  25912722                       # Number of instructions committed
system.cpu34.committedOps                    30634211                       # Number of ops (including micro ops) committed
system.cpu34.dtb.accesses                    10073353                       # DTB accesses
system.cpu34.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu34.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu34.dtb.flush_entries                    518                       # Number of entries that have been flushed from TLB
system.cpu34.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu34.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu34.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu34.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.dtb.hits                        10059483                       # DTB hits
system.cpu34.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu34.dtb.inst_hits                          0                       # ITB inst hits
system.cpu34.dtb.inst_misses                        0                       # ITB inst misses
system.cpu34.dtb.misses                         13870                       # DTB misses
system.cpu34.dtb.perms_faults                      85                       # Number of TLB faults due to permissions restrictions
system.cpu34.dtb.prefetch_faults                 3192                       # Number of TLB faults due to prefetch
system.cpu34.dtb.read_accesses                5808012                       # DTB read accesses
system.cpu34.dtb.read_hits                    5795628                       # DTB read hits
system.cpu34.dtb.read_misses                    12384                       # DTB read misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu34.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu34.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu34.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu34.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu34.dtb.walker.walkPageSizes::4K        13347     98.56%     98.56% # Table walker page sizes translated
system.cpu34.dtb.walker.walkPageSizes::2M          175      1.29%     99.85% # Table walker page sizes translated
system.cpu34.dtb.walker.walkPageSizes::1G           20      0.15%    100.00% # Table walker page sizes translated
system.cpu34.dtb.walker.walkPageSizes::total        13542                       # Table walker page sizes translated
system.cpu34.dtb.walker.walkRequestOrigin_Requested::Data        13870                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Requested::total        13870                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::Data        13542                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::total        13542                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin::total        27412                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkWaitTime::samples        13870                       # Table walker wait (enqueue to first request) latency
system.cpu34.dtb.walker.walkWaitTime::0         13870    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu34.dtb.walker.walkWaitTime::total        13870                       # Table walker wait (enqueue to first request) latency
system.cpu34.dtb.walker.walks                   13870                       # Table walker walks requested
system.cpu34.dtb.walker.walksLong               13870                       # Table walker walks initiated with long descriptors
system.cpu34.dtb.walker.walksPending::samples     42109996                       # Table walker pending requests distribution
system.cpu34.dtb.walker.walksPending::0      42109996    100.00%    100.00% # Table walker pending requests distribution
system.cpu34.dtb.walker.walksPending::total     42109996                       # Table walker pending requests distribution
system.cpu34.dtb.write_accesses               4265341                       # DTB write accesses
system.cpu34.dtb.write_hits                   4263855                       # DTB write hits
system.cpu34.dtb.write_misses                    1486                       # DTB write misses
system.cpu34.idle_fraction                   0.975932                       # Percentage of idle cycles
system.cpu34.itb.accesses                    25914220                       # DTB accesses
system.cpu34.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu34.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu34.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu34.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu34.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu34.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu34.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.itb.hits                        25865421                       # DTB hits
system.cpu34.itb.inst_accesses               25914220                       # ITB inst accesses
system.cpu34.itb.inst_hits                   25865421                       # ITB inst hits
system.cpu34.itb.inst_misses                    48799                       # ITB inst misses
system.cpu34.itb.misses                         48799                       # DTB misses
system.cpu34.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu34.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu34.itb.read_accesses                      0                       # DTB read accesses
system.cpu34.itb.read_hits                          0                       # DTB read hits
system.cpu34.itb.read_misses                        0                       # DTB read misses
system.cpu34.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu34.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu34.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu34.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu34.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu34.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu34.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu34.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu34.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu34.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu34.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu34.itb.walker.walkPageSizes::4K        48439     99.39%     99.39% # Table walker page sizes translated
system.cpu34.itb.walker.walkPageSizes::2M          295      0.61%    100.00% # Table walker page sizes translated
system.cpu34.itb.walker.walkPageSizes::total        48734                       # Table walker page sizes translated
system.cpu34.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Requested::Inst        48799                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Requested::total        48799                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::Inst        48734                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::total        48734                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin::total        97533                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkWaitTime::samples        48799                       # Table walker wait (enqueue to first request) latency
system.cpu34.itb.walker.walkWaitTime::0         48799    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu34.itb.walker.walkWaitTime::total        48799                       # Table walker wait (enqueue to first request) latency
system.cpu34.itb.walker.walks                   48799                       # Table walker walks requested
system.cpu34.itb.walker.walksLong               48799                       # Table walker walks initiated with long descriptors
system.cpu34.itb.walker.walksPending::samples     42082216                       # Table walker pending requests distribution
system.cpu34.itb.walker.walksPending::0      42082216    100.00%    100.00% # Table walker pending requests distribution
system.cpu34.itb.walker.walksPending::total     42082216                       # Table walker pending requests distribution
system.cpu34.itb.write_accesses                     0                       # DTB write accesses
system.cpu34.itb.write_hits                         0                       # DTB write hits
system.cpu34.itb.write_misses                       0                       # DTB write misses
system.cpu34.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu34.kern.inst.quiesce                   1729                       # number of quiesce instructions executed
system.cpu34.not_idle_fraction               0.024068                       # Percentage of non-idle cycles
system.cpu34.numCycles                     1207474851                       # number of cpu cycles simulated
system.cpu34.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu34.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu34.num_busy_cycles             29060933.971231                       # Number of busy cycles
system.cpu34.num_cc_register_reads            7078428                       # number of times the CC registers were read
system.cpu34.num_cc_register_writes           5468844                       # number of times the CC registers were written
system.cpu34.num_conditional_control_insts      3885198                       # number of instructions that are conditional controls
system.cpu34.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu34.num_fp_insts                           0                       # number of float instructions
system.cpu34.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu34.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu34.num_func_calls                   1753290                       # number of times a function call or return occured
system.cpu34.num_idle_cycles             1178413917.028769                       # Number of idle cycles
system.cpu34.num_int_alu_accesses            28157809                       # Number of integer alu accesses
system.cpu34.num_int_insts                   28157809                       # number of integer instructions
system.cpu34.num_int_register_reads          37290314                       # number of times the integer registers were read
system.cpu34.num_int_register_writes         22134345                       # number of times the integer registers were written
system.cpu34.num_load_insts                   5798927                       # Number of load instructions
system.cpu34.num_mem_refs                    10063500                       # number of memory refs
system.cpu34.num_store_insts                  4264573                       # Number of store instructions
system.cpu34.num_vec_alu_accesses               56521                       # Number of vector alu accesses
system.cpu34.num_vec_insts                      56521                       # number of vector instructions
system.cpu34.num_vec_register_reads             49473                       # number of times the vector registers were read
system.cpu34.num_vec_register_writes             8882                       # number of times the vector registers were written
system.cpu34.op_class::No_OpClass                8758      0.03%      0.03% # Class of executed instruction
system.cpu34.op_class::IntAlu                20497299     66.90%     66.93% # Class of executed instruction
system.cpu34.op_class::IntMult                  49698      0.16%     67.10% # Class of executed instruction
system.cpu34.op_class::IntDiv                   10375      0.03%     67.13% # Class of executed instruction
system.cpu34.op_class::FloatAdd                    11      0.00%     67.13% # Class of executed instruction
system.cpu34.op_class::FloatCmp                   111      0.00%     67.13% # Class of executed instruction
system.cpu34.op_class::FloatCvt                     8      0.00%     67.13% # Class of executed instruction
system.cpu34.op_class::FloatMult                   40      0.00%     67.13% # Class of executed instruction
system.cpu34.op_class::FloatMultAcc                 0      0.00%     67.13% # Class of executed instruction
system.cpu34.op_class::FloatDiv                     1      0.00%     67.13% # Class of executed instruction
system.cpu34.op_class::FloatMisc                 6915      0.02%     67.15% # Class of executed instruction
system.cpu34.op_class::FloatSqrt                    0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdAdd                      0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdAddAcc                   0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdAlu                      0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdCmp                      0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdCvt                      0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdMisc                     0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdMult                     0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdMultAcc                  0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdShift                    0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdShiftAcc                 0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdDiv                      0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdSqrt                     0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatAdd                 0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatAlu                 0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatCmp                 0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatCvt                 0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatDiv                 0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatMisc                0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatMult                0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatMultAcc             0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatSqrt                0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdReduceAdd                0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdReduceAlu                0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdReduceCmp                0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatReduceAdd            0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdFloatReduceCmp            0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdAes                      0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdAesMix                   0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdSha1Hash                 0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdSha1Hash2                0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdSha256Hash               0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdSha256Hash2              0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdShaSigma2                0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdShaSigma3                0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::SimdPredAlu                  0      0.00%     67.15% # Class of executed instruction
system.cpu34.op_class::MemRead                5798927     18.93%     86.08% # Class of executed instruction
system.cpu34.op_class::MemWrite               4264573     13.92%    100.00% # Class of executed instruction
system.cpu34.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::total                 30636716                       # Class of executed instruction
system.cpu35.Branches                         4385145                       # Number of branches fetched
system.cpu35.committedInsts                  19944231                       # Number of instructions committed
system.cpu35.committedOps                    23395950                       # Number of ops (including micro ops) committed
system.cpu35.dtb.accesses                     7748391                       # DTB accesses
system.cpu35.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu35.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu35.dtb.flush_entries                    997                       # Number of entries that have been flushed from TLB
system.cpu35.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu35.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu35.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu35.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.dtb.hits                         7741575                       # DTB hits
system.cpu35.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu35.dtb.inst_hits                          0                       # ITB inst hits
system.cpu35.dtb.inst_misses                        0                       # ITB inst misses
system.cpu35.dtb.misses                          6816                       # DTB misses
system.cpu35.dtb.perms_faults                     269                       # Number of TLB faults due to permissions restrictions
system.cpu35.dtb.prefetch_faults                 2186                       # Number of TLB faults due to prefetch
system.cpu35.dtb.read_accesses                4696922                       # DTB read accesses
system.cpu35.dtb.read_hits                    4691212                       # DTB read hits
system.cpu35.dtb.read_misses                     5710                       # DTB read misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu35.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu35.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu35.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu35.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu35.dtb.walker.walkPageSizes::4K         6037     97.42%     97.42% # Table walker page sizes translated
system.cpu35.dtb.walker.walkPageSizes::2M          124      2.00%     99.42% # Table walker page sizes translated
system.cpu35.dtb.walker.walkPageSizes::1G           36      0.58%    100.00% # Table walker page sizes translated
system.cpu35.dtb.walker.walkPageSizes::total         6197                       # Table walker page sizes translated
system.cpu35.dtb.walker.walkRequestOrigin_Requested::Data         6816                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Requested::total         6816                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::Data         6197                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::total         6197                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin::total        13013                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkWaitTime::samples         6816                       # Table walker wait (enqueue to first request) latency
system.cpu35.dtb.walker.walkWaitTime::0          6816    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu35.dtb.walker.walkWaitTime::total         6816                       # Table walker wait (enqueue to first request) latency
system.cpu35.dtb.walker.walks                    6816                       # Table walker walks requested
system.cpu35.dtb.walker.walksLong                6816                       # Table walker walks initiated with long descriptors
system.cpu35.dtb.walker.walksPending::samples  -2065920664                       # Table walker pending requests distribution
system.cpu35.dtb.walker.walksPending::0   -2065920664    100.00%    100.00% # Table walker pending requests distribution
system.cpu35.dtb.walker.walksPending::total  -2065920664                       # Table walker pending requests distribution
system.cpu35.dtb.write_accesses               3051469                       # DTB write accesses
system.cpu35.dtb.write_hits                   3050363                       # DTB write hits
system.cpu35.dtb.write_misses                    1106                       # DTB write misses
system.cpu35.idle_fraction                   0.981619                       # Percentage of idle cycles
system.cpu35.itb.accesses                    19945194                       # DTB accesses
system.cpu35.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu35.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu35.itb.flush_entries                    649                       # Number of entries that have been flushed from TLB
system.cpu35.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu35.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu35.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu35.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.itb.hits                        19922917                       # DTB hits
system.cpu35.itb.inst_accesses               19945194                       # ITB inst accesses
system.cpu35.itb.inst_hits                   19922917                       # ITB inst hits
system.cpu35.itb.inst_misses                    22277                       # ITB inst misses
system.cpu35.itb.misses                         22277                       # DTB misses
system.cpu35.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu35.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu35.itb.read_accesses                      0                       # DTB read accesses
system.cpu35.itb.read_hits                          0                       # DTB read hits
system.cpu35.itb.read_misses                        0                       # DTB read misses
system.cpu35.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu35.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu35.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu35.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu35.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu35.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu35.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu35.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu35.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu35.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu35.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu35.itb.walker.walkPageSizes::4K        21929     99.49%     99.49% # Table walker page sizes translated
system.cpu35.itb.walker.walkPageSizes::2M          112      0.51%    100.00% # Table walker page sizes translated
system.cpu35.itb.walker.walkPageSizes::total        22041                       # Table walker page sizes translated
system.cpu35.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Requested::Inst        22277                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Requested::total        22277                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::Inst        22041                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::total        22041                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin::total        44318                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkWaitTime::samples        22277                       # Table walker wait (enqueue to first request) latency
system.cpu35.itb.walker.walkWaitTime::0         22277    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu35.itb.walker.walkWaitTime::total        22277                       # Table walker wait (enqueue to first request) latency
system.cpu35.itb.walker.walks                   22277                       # Table walker walks requested
system.cpu35.itb.walker.walksLong               22277                       # Table walker walks initiated with long descriptors
system.cpu35.itb.walker.walksPending::samples  -2065948444                       # Table walker pending requests distribution
system.cpu35.itb.walker.walksPending::0   -2065948444    100.00%    100.00% # Table walker pending requests distribution
system.cpu35.itb.walker.walksPending::total  -2065948444                       # Table walker pending requests distribution
system.cpu35.itb.write_accesses                     0                       # DTB write accesses
system.cpu35.itb.write_hits                         0                       # DTB write hits
system.cpu35.itb.write_misses                       0                       # DTB write misses
system.cpu35.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu35.kern.inst.quiesce                   2064                       # number of quiesce instructions executed
system.cpu35.not_idle_fraction               0.018381                       # Percentage of non-idle cycles
system.cpu35.numCycles                     1226907998                       # number of cpu cycles simulated
system.cpu35.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu35.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu35.num_busy_cycles             22551301.236940                       # Number of busy cycles
system.cpu35.num_cc_register_reads            5906434                       # number of times the CC registers were read
system.cpu35.num_cc_register_writes           4453413                       # number of times the CC registers were written
system.cpu35.num_conditional_control_insts      3008082                       # number of instructions that are conditional controls
system.cpu35.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu35.num_fp_insts                           0                       # number of float instructions
system.cpu35.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu35.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu35.num_func_calls                   1206222                       # number of times a function call or return occured
system.cpu35.num_idle_cycles             1204356696.763060                       # Number of idle cycles
system.cpu35.num_int_alu_accesses            21391787                       # Number of integer alu accesses
system.cpu35.num_int_insts                   21391787                       # number of integer instructions
system.cpu35.num_int_register_reads          28304769                       # number of times the integer registers were read
system.cpu35.num_int_register_writes         16992652                       # number of times the integer registers were written
system.cpu35.num_load_insts                   4688302                       # Number of load instructions
system.cpu35.num_mem_refs                     7739590                       # number of memory refs
system.cpu35.num_store_insts                  3051288                       # Number of store instructions
system.cpu35.num_vec_alu_accesses               14519                       # Number of vector alu accesses
system.cpu35.num_vec_insts                      14519                       # number of vector instructions
system.cpu35.num_vec_register_reads             10859                       # number of times the vector registers were read
system.cpu35.num_vec_register_writes             3904                       # number of times the vector registers were written
system.cpu35.op_class::No_OpClass                3981      0.02%      0.02% # Class of executed instruction
system.cpu35.op_class::IntAlu                15593906     66.65%     66.66% # Class of executed instruction
system.cpu35.op_class::IntMult                  49950      0.21%     66.88% # Class of executed instruction
system.cpu35.op_class::IntDiv                    9774      0.04%     66.92% # Class of executed instruction
system.cpu35.op_class::FloatAdd                     0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::FloatCmp                     0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::FloatCvt                     0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::FloatMult                    0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::FloatMultAcc                 0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::FloatDiv                     0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::FloatMisc                  558      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::FloatSqrt                    0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdAdd                      0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdAddAcc                   0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdAlu                      0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdCmp                      0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdCvt                      0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdMisc                     0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdMult                     0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdMultAcc                  0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdShift                    0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdShiftAcc                 0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdDiv                      0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdSqrt                     0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatAdd                 0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatAlu                 0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatCmp                 0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatCvt                 0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatDiv                 0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatMisc                0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatMult                0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatMultAcc             0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatSqrt                0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdReduceAdd                0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdReduceAlu                0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdReduceCmp                0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatReduceAdd            0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdFloatReduceCmp            0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdAes                      0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdAesMix                   0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdSha1Hash                 0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdSha1Hash2                0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdSha256Hash               0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdSha256Hash2              0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdShaSigma2                0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdShaSigma3                0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::SimdPredAlu                  0      0.00%     66.92% # Class of executed instruction
system.cpu35.op_class::MemRead                4688302     20.04%     86.96% # Class of executed instruction
system.cpu35.op_class::MemWrite               3051288     13.04%    100.00% # Class of executed instruction
system.cpu35.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::total                 23397759                       # Class of executed instruction
system.cpu36.Branches                         2841431                       # Number of branches fetched
system.cpu36.committedInsts                  12773243                       # Number of instructions committed
system.cpu36.committedOps                    14965548                       # Number of ops (including micro ops) committed
system.cpu36.dtb.accesses                     4915322                       # DTB accesses
system.cpu36.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu36.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu36.dtb.flush_entries                    409                       # Number of entries that have been flushed from TLB
system.cpu36.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu36.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu36.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu36.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.dtb.hits                         4911668                       # DTB hits
system.cpu36.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu36.dtb.inst_hits                          0                       # ITB inst hits
system.cpu36.dtb.inst_misses                        0                       # ITB inst misses
system.cpu36.dtb.misses                          3654                       # DTB misses
system.cpu36.dtb.perms_faults                     113                       # Number of TLB faults due to permissions restrictions
system.cpu36.dtb.prefetch_faults                 1048                       # Number of TLB faults due to prefetch
system.cpu36.dtb.read_accesses                3022967                       # DTB read accesses
system.cpu36.dtb.read_hits                    3019898                       # DTB read hits
system.cpu36.dtb.read_misses                     3069                       # DTB read misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu36.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu36.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu36.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu36.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu36.dtb.walker.walkPageSizes::4K         3233     97.20%     97.20% # Table walker page sizes translated
system.cpu36.dtb.walker.walkPageSizes::2M           71      2.13%     99.34% # Table walker page sizes translated
system.cpu36.dtb.walker.walkPageSizes::1G           22      0.66%    100.00% # Table walker page sizes translated
system.cpu36.dtb.walker.walkPageSizes::total         3326                       # Table walker page sizes translated
system.cpu36.dtb.walker.walkRequestOrigin_Requested::Data         3654                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Requested::total         3654                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::Data         3326                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::total         3326                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin::total         6980                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkWaitTime::samples         3654                       # Table walker wait (enqueue to first request) latency
system.cpu36.dtb.walker.walkWaitTime::0          3654    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu36.dtb.walker.walkWaitTime::total         3654                       # Table walker wait (enqueue to first request) latency
system.cpu36.dtb.walker.walks                    3654                       # Table walker walks requested
system.cpu36.dtb.walker.walksLong                3654                       # Table walker walks initiated with long descriptors
system.cpu36.dtb.walker.walksPending::samples    121015972                       # Table walker pending requests distribution
system.cpu36.dtb.walker.walksPending::0     121015972    100.00%    100.00% # Table walker pending requests distribution
system.cpu36.dtb.walker.walksPending::total    121015972                       # Table walker pending requests distribution
system.cpu36.dtb.write_accesses               1892355                       # DTB write accesses
system.cpu36.dtb.write_hits                   1891770                       # DTB write hits
system.cpu36.dtb.write_misses                     585                       # DTB write misses
system.cpu36.idle_fraction                   0.988243                       # Percentage of idle cycles
system.cpu36.itb.accesses                    12773111                       # DTB accesses
system.cpu36.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu36.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu36.itb.flush_entries                    268                       # Number of entries that have been flushed from TLB
system.cpu36.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu36.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu36.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu36.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.itb.hits                        12760654                       # DTB hits
system.cpu36.itb.inst_accesses               12773111                       # ITB inst accesses
system.cpu36.itb.inst_hits                   12760654                       # ITB inst hits
system.cpu36.itb.inst_misses                    12457                       # ITB inst misses
system.cpu36.itb.misses                         12457                       # DTB misses
system.cpu36.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu36.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu36.itb.read_accesses                      0                       # DTB read accesses
system.cpu36.itb.read_hits                          0                       # DTB read hits
system.cpu36.itb.read_misses                        0                       # DTB read misses
system.cpu36.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu36.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu36.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu36.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu36.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu36.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu36.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu36.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu36.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu36.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu36.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu36.itb.walker.walkPageSizes::4K        12268     99.38%     99.38% # Table walker page sizes translated
system.cpu36.itb.walker.walkPageSizes::2M           76      0.62%    100.00% # Table walker page sizes translated
system.cpu36.itb.walker.walkPageSizes::total        12344                       # Table walker page sizes translated
system.cpu36.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Requested::Inst        12457                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Requested::total        12457                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::Inst        12344                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::total        12344                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin::total        24801                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkWaitTime::samples        12457                       # Table walker wait (enqueue to first request) latency
system.cpu36.itb.walker.walkWaitTime::0         12457    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu36.itb.walker.walkWaitTime::total        12457                       # Table walker wait (enqueue to first request) latency
system.cpu36.itb.walker.walks                   12457                       # Table walker walks requested
system.cpu36.itb.walker.walksLong               12457                       # Table walker walks initiated with long descriptors
system.cpu36.itb.walker.walksPending::samples    120988192                       # Table walker pending requests distribution
system.cpu36.itb.walker.walksPending::0     120988192    100.00%    100.00% # Table walker pending requests distribution
system.cpu36.itb.walker.walksPending::total    120988192                       # Table walker pending requests distribution
system.cpu36.itb.write_accesses                     0                       # DTB write accesses
system.cpu36.itb.write_hits                         0                       # DTB write hits
system.cpu36.itb.write_misses                       0                       # DTB write misses
system.cpu36.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu36.kern.inst.quiesce                   1798                       # number of quiesce instructions executed
system.cpu36.not_idle_fraction               0.011757                       # Percentage of non-idle cycles
system.cpu36.numCycles                     1214673338                       # number of cpu cycles simulated
system.cpu36.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu36.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu36.num_busy_cycles             14280827.856445                       # Number of busy cycles
system.cpu36.num_cc_register_reads            4070044                       # number of times the CC registers were read
system.cpu36.num_cc_register_writes           2615250                       # number of times the CC registers were written
system.cpu36.num_conditional_control_insts      1942998                       # number of instructions that are conditional controls
system.cpu36.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu36.num_fp_insts                           0                       # number of float instructions
system.cpu36.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu36.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu36.num_func_calls                    802079                       # number of times a function call or return occured
system.cpu36.num_idle_cycles             1200392510.143555                       # Number of idle cycles
system.cpu36.num_int_alu_accesses            13581719                       # Number of integer alu accesses
system.cpu36.num_int_insts                   13581719                       # number of integer instructions
system.cpu36.num_int_register_reads          17927243                       # number of times the integer registers were read
system.cpu36.num_int_register_writes         10738980                       # number of times the integer registers were written
system.cpu36.num_load_insts                   3018612                       # Number of load instructions
system.cpu36.num_mem_refs                     4910860                       # number of memory refs
system.cpu36.num_store_insts                  1892248                       # Number of store instructions
system.cpu36.num_vec_alu_accesses                7121                       # Number of vector alu accesses
system.cpu36.num_vec_insts                       7121                       # number of vector instructions
system.cpu36.num_vec_register_reads              5157                       # number of times the vector registers were read
system.cpu36.num_vec_register_writes             2056                       # number of times the vector registers were written
system.cpu36.op_class::No_OpClass                5900      0.04%      0.04% # Class of executed instruction
system.cpu36.op_class::IntAlu                10013550     66.91%     66.95% # Class of executed instruction
system.cpu36.op_class::IntMult                  30051      0.20%     67.15% # Class of executed instruction
system.cpu36.op_class::IntDiv                    5821      0.04%     67.19% # Class of executed instruction
system.cpu36.op_class::FloatAdd                     0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::FloatCmp                     0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::FloatCvt                     0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::FloatMult                    0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::FloatMultAcc                 0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::FloatDiv                     0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::FloatMisc                  213      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::FloatSqrt                    0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdAdd                      0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdAddAcc                   0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdAlu                      0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdCmp                      0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdCvt                      0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdMisc                     0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdMult                     0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdMultAcc                  0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdShift                    0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdShiftAcc                 0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdDiv                      0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdSqrt                     0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatAdd                 0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatAlu                 0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatCmp                 0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatCvt                 0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatDiv                 0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatMisc                0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatMult                0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatMultAcc             0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatSqrt                0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdReduceAdd                0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdReduceAlu                0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdReduceCmp                0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatReduceAdd            0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdFloatReduceCmp            0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdAes                      0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdAesMix                   0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdSha1Hash                 0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdSha1Hash2                0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdSha256Hash               0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdSha256Hash2              0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdShaSigma2                0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdShaSigma3                0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::SimdPredAlu                  0      0.00%     67.19% # Class of executed instruction
system.cpu36.op_class::MemRead                3018612     20.17%     87.36% # Class of executed instruction
system.cpu36.op_class::MemWrite               1892248     12.64%    100.00% # Class of executed instruction
system.cpu36.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::total                 14966395                       # Class of executed instruction
system.cpu37.Branches                         3331163                       # Number of branches fetched
system.cpu37.committedInsts                  14801624                       # Number of instructions committed
system.cpu37.committedOps                    17264060                       # Number of ops (including micro ops) committed
system.cpu37.dtb.accesses                     5535566                       # DTB accesses
system.cpu37.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu37.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu37.dtb.flush_entries                    119                       # Number of entries that have been flushed from TLB
system.cpu37.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu37.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu37.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu37.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.dtb.hits                         5535370                       # DTB hits
system.cpu37.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu37.dtb.inst_hits                          0                       # ITB inst hits
system.cpu37.dtb.inst_misses                        0                       # ITB inst misses
system.cpu37.dtb.misses                           196                       # DTB misses
system.cpu37.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu37.dtb.prefetch_faults                   19                       # Number of TLB faults due to prefetch
system.cpu37.dtb.read_accesses                3418384                       # DTB read accesses
system.cpu37.dtb.read_hits                    3418204                       # DTB read hits
system.cpu37.dtb.read_misses                      180                       # DTB read misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu37.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu37.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu37.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu37.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu37.dtb.walker.walkPageSizes::4K          187     95.41%     95.41% # Table walker page sizes translated
system.cpu37.dtb.walker.walkPageSizes::2M            4      2.04%     97.45% # Table walker page sizes translated
system.cpu37.dtb.walker.walkPageSizes::1G            5      2.55%    100.00% # Table walker page sizes translated
system.cpu37.dtb.walker.walkPageSizes::total          196                       # Table walker page sizes translated
system.cpu37.dtb.walker.walkRequestOrigin_Requested::Data          196                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Requested::total          196                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::Data          196                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::total          196                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin::total          392                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkWaitTime::samples          196                       # Table walker wait (enqueue to first request) latency
system.cpu37.dtb.walker.walkWaitTime::0           196    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu37.dtb.walker.walkWaitTime::total          196                       # Table walker wait (enqueue to first request) latency
system.cpu37.dtb.walker.walks                     196                       # Table walker walks requested
system.cpu37.dtb.walker.walksLong                 196                       # Table walker walks initiated with long descriptors
system.cpu37.dtb.walker.walksPending::samples  -1986842452                       # Table walker pending requests distribution
system.cpu37.dtb.walker.walksPending::0   -1986842452    100.00%    100.00% # Table walker pending requests distribution
system.cpu37.dtb.walker.walksPending::total  -1986842452                       # Table walker pending requests distribution
system.cpu37.dtb.write_accesses               2117182                       # DTB write accesses
system.cpu37.dtb.write_hits                   2117166                       # DTB write hits
system.cpu37.dtb.write_misses                      16                       # DTB write misses
system.cpu37.idle_fraction                   0.986438                       # Percentage of idle cycles
system.cpu37.itb.accesses                    14800522                       # DTB accesses
system.cpu37.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu37.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu37.itb.flush_entries                    138                       # Number of entries that have been flushed from TLB
system.cpu37.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu37.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu37.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu37.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.itb.hits                        14791206                       # DTB hits
system.cpu37.itb.inst_accesses               14800522                       # ITB inst accesses
system.cpu37.itb.inst_hits                   14791206                       # ITB inst hits
system.cpu37.itb.inst_misses                     9316                       # ITB inst misses
system.cpu37.itb.misses                          9316                       # DTB misses
system.cpu37.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu37.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu37.itb.read_accesses                      0                       # DTB read accesses
system.cpu37.itb.read_hits                          0                       # DTB read hits
system.cpu37.itb.read_misses                        0                       # DTB read misses
system.cpu37.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu37.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu37.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu37.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu37.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu37.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu37.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu37.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu37.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu37.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu37.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu37.itb.walker.walkPageSizes::4K         9053     97.18%     97.18% # Table walker page sizes translated
system.cpu37.itb.walker.walkPageSizes::2M          263      2.82%    100.00% # Table walker page sizes translated
system.cpu37.itb.walker.walkPageSizes::total         9316                       # Table walker page sizes translated
system.cpu37.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Requested::Inst         9316                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Requested::total         9316                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::Inst         9316                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::total         9316                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin::total        18632                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkWaitTime::samples         9316                       # Table walker wait (enqueue to first request) latency
system.cpu37.itb.walker.walkWaitTime::0          9316    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu37.itb.walker.walkWaitTime::total         9316                       # Table walker wait (enqueue to first request) latency
system.cpu37.itb.walker.walks                    9316                       # Table walker walks requested
system.cpu37.itb.walker.walksLong                9316                       # Table walker walks initiated with long descriptors
system.cpu37.itb.walker.walksPending::samples  -1986870232                       # Table walker pending requests distribution
system.cpu37.itb.walker.walksPending::0   -1986870232    100.00%    100.00% # Table walker pending requests distribution
system.cpu37.itb.walker.walksPending::total  -1986870232                       # Table walker pending requests distribution
system.cpu37.itb.write_accesses                     0                       # DTB write accesses
system.cpu37.itb.write_hits                         0                       # DTB write hits
system.cpu37.itb.write_misses                       0                       # DTB write misses
system.cpu37.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu37.kern.inst.quiesce                   1572                       # number of quiesce instructions executed
system.cpu37.not_idle_fraction               0.013562                       # Percentage of non-idle cycles
system.cpu37.numCycles                     1271581850                       # number of cpu cycles simulated
system.cpu37.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu37.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu37.num_busy_cycles             17245150.657711                       # Number of busy cycles
system.cpu37.num_cc_register_reads            4132218                       # number of times the CC registers were read
system.cpu37.num_cc_register_writes           2709702                       # number of times the CC registers were written
system.cpu37.num_conditional_control_insts      2027313                       # number of instructions that are conditional controls
system.cpu37.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu37.num_fp_insts                           0                       # number of float instructions
system.cpu37.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu37.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu37.num_func_calls                   1196410                       # number of times a function call or return occured
system.cpu37.num_idle_cycles             1254336699.342289                       # Number of idle cycles
system.cpu37.num_int_alu_accesses            15858852                       # Number of integer alu accesses
system.cpu37.num_int_insts                   15858852                       # number of integer instructions
system.cpu37.num_int_register_reads          20696808                       # number of times the integer registers were read
system.cpu37.num_int_register_writes         12587367                       # number of times the integer registers were written
system.cpu37.num_load_insts                   3407693                       # Number of load instructions
system.cpu37.num_mem_refs                     5524871                       # number of memory refs
system.cpu37.num_store_insts                  2117178                       # Number of store instructions
system.cpu37.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu37.num_vec_insts                          0                       # number of vector instructions
system.cpu37.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu37.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu37.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu37.op_class::IntAlu                11664741     67.57%     67.57% # Class of executed instruction
system.cpu37.op_class::IntMult                  53663      0.31%     67.88% # Class of executed instruction
system.cpu37.op_class::IntDiv                   20785      0.12%     68.00% # Class of executed instruction
system.cpu37.op_class::FloatAdd                     0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::FloatCmp                     0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::FloatCvt                     0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::FloatMult                    0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::FloatMultAcc                 0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::FloatDiv                     0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::FloatMisc                    0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::FloatSqrt                    0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdAdd                      0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdAddAcc                   0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdAlu                      0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdCmp                      0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdCvt                      0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdMisc                     0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdMult                     0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdMultAcc                  0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdShift                    0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdShiftAcc                 0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdDiv                      0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdSqrt                     0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatCvt                 0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatDiv                 0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatMisc                0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatMult                0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatMultAcc             0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatSqrt                0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdReduceAdd                0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdReduceAlu                0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdReduceCmp                0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdAes                      0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdAesMix                   0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdSha1Hash                 0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdSha1Hash2                0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdSha256Hash               0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdSha256Hash2              0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdShaSigma2                0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdShaSigma3                0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::SimdPredAlu                  0      0.00%     68.00% # Class of executed instruction
system.cpu37.op_class::MemRead                3407693     19.74%     87.74% # Class of executed instruction
system.cpu37.op_class::MemWrite               2117178     12.26%    100.00% # Class of executed instruction
system.cpu37.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::total                 17264060                       # Class of executed instruction
system.cpu38.Branches                         4071064                       # Number of branches fetched
system.cpu38.committedInsts                  18618096                       # Number of instructions committed
system.cpu38.committedOps                    21807200                       # Number of ops (including micro ops) committed
system.cpu38.dtb.accesses                     7157822                       # DTB accesses
system.cpu38.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu38.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu38.dtb.flush_entries                    869                       # Number of entries that have been flushed from TLB
system.cpu38.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu38.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu38.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu38.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.dtb.hits                         7151062                       # DTB hits
system.cpu38.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu38.dtb.inst_hits                          0                       # ITB inst hits
system.cpu38.dtb.inst_misses                        0                       # ITB inst misses
system.cpu38.dtb.misses                          6760                       # DTB misses
system.cpu38.dtb.perms_faults                     268                       # Number of TLB faults due to permissions restrictions
system.cpu38.dtb.prefetch_faults                 2171                       # Number of TLB faults due to prefetch
system.cpu38.dtb.read_accesses                4336542                       # DTB read accesses
system.cpu38.dtb.read_hits                    4330862                       # DTB read hits
system.cpu38.dtb.read_misses                     5680                       # DTB read misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu38.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu38.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu38.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu38.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu38.dtb.walker.walkPageSizes::4K         5960     97.48%     97.48% # Table walker page sizes translated
system.cpu38.dtb.walker.walkPageSizes::2M          121      1.98%     99.46% # Table walker page sizes translated
system.cpu38.dtb.walker.walkPageSizes::1G           33      0.54%    100.00% # Table walker page sizes translated
system.cpu38.dtb.walker.walkPageSizes::total         6114                       # Table walker page sizes translated
system.cpu38.dtb.walker.walkRequestOrigin_Requested::Data         6760                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Requested::total         6760                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::Data         6114                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::total         6114                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin::total        12874                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkWaitTime::samples         6760                       # Table walker wait (enqueue to first request) latency
system.cpu38.dtb.walker.walkWaitTime::0          6760    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu38.dtb.walker.walkWaitTime::total         6760                       # Table walker wait (enqueue to first request) latency
system.cpu38.dtb.walker.walks                    6760                       # Table walker walks requested
system.cpu38.dtb.walker.walksLong                6760                       # Table walker walks initiated with long descriptors
system.cpu38.dtb.walker.walksPending::samples    200394208                       # Table walker pending requests distribution
system.cpu38.dtb.walker.walksPending::0     200394208    100.00%    100.00% # Table walker pending requests distribution
system.cpu38.dtb.walker.walksPending::total    200394208                       # Table walker pending requests distribution
system.cpu38.dtb.write_accesses               2821280                       # DTB write accesses
system.cpu38.dtb.write_hits                   2820200                       # DTB write hits
system.cpu38.dtb.write_misses                    1080                       # DTB write misses
system.cpu38.idle_fraction                   0.982867                       # Percentage of idle cycles
system.cpu38.itb.accesses                    18619013                       # DTB accesses
system.cpu38.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu38.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu38.itb.flush_entries                    524                       # Number of entries that have been flushed from TLB
system.cpu38.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu38.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu38.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu38.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.itb.hits                        18599881                       # DTB hits
system.cpu38.itb.inst_accesses               18619013                       # ITB inst accesses
system.cpu38.itb.inst_hits                   18599881                       # ITB inst hits
system.cpu38.itb.inst_misses                    19132                       # ITB inst misses
system.cpu38.itb.misses                         19132                       # DTB misses
system.cpu38.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu38.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu38.itb.read_accesses                      0                       # DTB read accesses
system.cpu38.itb.read_hits                          0                       # DTB read hits
system.cpu38.itb.read_misses                        0                       # DTB read misses
system.cpu38.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu38.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu38.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu38.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu38.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu38.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu38.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu38.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu38.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu38.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu38.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu38.itb.walker.walkPageSizes::4K        18827     99.52%     99.52% # Table walker page sizes translated
system.cpu38.itb.walker.walkPageSizes::2M           90      0.48%    100.00% # Table walker page sizes translated
system.cpu38.itb.walker.walkPageSizes::total        18917                       # Table walker page sizes translated
system.cpu38.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Requested::Inst        19132                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Requested::total        19132                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::Inst        18917                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::total        18917                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin::total        38049                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkWaitTime::samples        19132                       # Table walker wait (enqueue to first request) latency
system.cpu38.itb.walker.walkWaitTime::0         19132    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu38.itb.walker.walkWaitTime::total        19132                       # Table walker wait (enqueue to first request) latency
system.cpu38.itb.walker.walks                   19132                       # Table walker walks requested
system.cpu38.itb.walker.walksLong               19132                       # Table walker walks initiated with long descriptors
system.cpu38.itb.walker.walksPending::samples    200366428                       # Table walker pending requests distribution
system.cpu38.itb.walker.walksPending::0     200366428    100.00%    100.00% # Table walker pending requests distribution
system.cpu38.itb.walker.walksPending::total    200366428                       # Table walker pending requests distribution
system.cpu38.itb.write_accesses                     0                       # DTB write accesses
system.cpu38.itb.write_hits                         0                       # DTB write hits
system.cpu38.itb.write_misses                       0                       # DTB write misses
system.cpu38.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu38.kern.inst.quiesce                   1667                       # number of quiesce instructions executed
system.cpu38.not_idle_fraction               0.017133                       # Percentage of non-idle cycles
system.cpu38.numCycles                     1210353438                       # number of cpu cycles simulated
system.cpu38.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu38.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu38.num_busy_cycles             20736512.779864                       # Number of busy cycles
system.cpu38.num_cc_register_reads            5696512                       # number of times the CC registers were read
system.cpu38.num_cc_register_writes           4231230                       # number of times the CC registers were written
system.cpu38.num_conditional_control_insts      2819224                       # number of instructions that are conditional controls
system.cpu38.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu38.num_fp_insts                           0                       # number of float instructions
system.cpu38.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu38.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu38.num_func_calls                   1098847                       # number of times a function call or return occured
system.cpu38.num_idle_cycles             1189616925.220136                       # Number of idle cycles
system.cpu38.num_int_alu_accesses            19892292                       # Number of integer alu accesses
system.cpu38.num_int_insts                   19892292                       # number of integer instructions
system.cpu38.num_int_register_reads          26502196                       # number of times the integer registers were read
system.cpu38.num_int_register_writes         15820411                       # number of times the integer registers were written
system.cpu38.num_load_insts                   4328598                       # Number of load instructions
system.cpu38.num_mem_refs                     7149720                       # number of memory refs
system.cpu38.num_store_insts                  2821122                       # Number of store instructions
system.cpu38.num_vec_alu_accesses               11759                       # Number of vector alu accesses
system.cpu38.num_vec_insts                      11759                       # number of vector instructions
system.cpu38.num_vec_register_reads              8515                       # number of times the vector registers were read
system.cpu38.num_vec_register_writes             3440                       # number of times the vector registers were written
system.cpu38.op_class::No_OpClass               12014      0.06%      0.06% # Class of executed instruction
system.cpu38.op_class::IntAlu                14589399     66.90%     66.95% # Class of executed instruction
system.cpu38.op_class::IntMult                  48499      0.22%     67.17% # Class of executed instruction
system.cpu38.op_class::IntDiv                    8905      0.04%     67.21% # Class of executed instruction
system.cpu38.op_class::FloatAdd                     0      0.00%     67.21% # Class of executed instruction
system.cpu38.op_class::FloatCmp                     0      0.00%     67.21% # Class of executed instruction
system.cpu38.op_class::FloatCvt                     0      0.00%     67.21% # Class of executed instruction
system.cpu38.op_class::FloatMult                    0      0.00%     67.21% # Class of executed instruction
system.cpu38.op_class::FloatMultAcc                 0      0.00%     67.21% # Class of executed instruction
system.cpu38.op_class::FloatDiv                     0      0.00%     67.21% # Class of executed instruction
system.cpu38.op_class::FloatMisc                  477      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::FloatSqrt                    0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdAdd                      0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdAddAcc                   0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdAlu                      0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdCmp                      0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdCvt                      0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdMisc                     0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdMult                     0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdMultAcc                  0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdShift                    0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdShiftAcc                 0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdDiv                      0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdSqrt                     0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatAdd                 0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatAlu                 0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatCmp                 0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatCvt                 0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatDiv                 0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatMisc                0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatMult                0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatMultAcc             0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatSqrt                0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdReduceAdd                0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdReduceAlu                0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdReduceCmp                0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatReduceAdd            0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdFloatReduceCmp            0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdAes                      0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdAesMix                   0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdSha1Hash                 0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdSha1Hash2                0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdSha256Hash               0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdSha256Hash2              0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdShaSigma2                0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdShaSigma3                0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::SimdPredAlu                  0      0.00%     67.22% # Class of executed instruction
system.cpu38.op_class::MemRead                4328598     19.85%     87.06% # Class of executed instruction
system.cpu38.op_class::MemWrite               2821122     12.94%    100.00% # Class of executed instruction
system.cpu38.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::total                 21809014                       # Class of executed instruction
system.cpu39.Branches                         2652376                       # Number of branches fetched
system.cpu39.committedInsts                  11761492                       # Number of instructions committed
system.cpu39.committedOps                    13886835                       # Number of ops (including micro ops) committed
system.cpu39.dtb.accesses                     4621524                       # DTB accesses
system.cpu39.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu39.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu39.dtb.flush_entries                    331                       # Number of entries that have been flushed from TLB
system.cpu39.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu39.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu39.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu39.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.dtb.hits                         4618668                       # DTB hits
system.cpu39.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu39.dtb.inst_hits                          0                       # ITB inst hits
system.cpu39.dtb.inst_misses                        0                       # ITB inst misses
system.cpu39.dtb.misses                          2856                       # DTB misses
system.cpu39.dtb.perms_faults                      60                       # Number of TLB faults due to permissions restrictions
system.cpu39.dtb.prefetch_faults                  600                       # Number of TLB faults due to prefetch
system.cpu39.dtb.read_accesses                2786229                       # DTB read accesses
system.cpu39.dtb.read_hits                    2783869                       # DTB read hits
system.cpu39.dtb.read_misses                     2360                       # DTB read misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu39.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu39.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu39.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu39.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu39.dtb.walker.walkPageSizes::4K         2630     97.84%     97.84% # Table walker page sizes translated
system.cpu39.dtb.walker.walkPageSizes::2M           41      1.53%     99.37% # Table walker page sizes translated
system.cpu39.dtb.walker.walkPageSizes::1G           17      0.63%    100.00% # Table walker page sizes translated
system.cpu39.dtb.walker.walkPageSizes::total         2688                       # Table walker page sizes translated
system.cpu39.dtb.walker.walkRequestOrigin_Requested::Data         2856                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Requested::total         2856                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::Data         2688                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::total         2688                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin::total         5544                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkWaitTime::samples         2856                       # Table walker wait (enqueue to first request) latency
system.cpu39.dtb.walker.walkWaitTime::0          2856    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu39.dtb.walker.walkWaitTime::total         2856                       # Table walker wait (enqueue to first request) latency
system.cpu39.dtb.walker.walks                    2856                       # Table walker walks requested
system.cpu39.dtb.walker.walksLong                2856                       # Table walker walks initiated with long descriptors
system.cpu39.dtb.walker.walksPending::samples  -1907347540                       # Table walker pending requests distribution
system.cpu39.dtb.walker.walksPending::0   -1907347540    100.00%    100.00% # Table walker pending requests distribution
system.cpu39.dtb.walker.walksPending::total  -1907347540                       # Table walker pending requests distribution
system.cpu39.dtb.write_accesses               1835295                       # DTB write accesses
system.cpu39.dtb.write_hits                   1834799                       # DTB write hits
system.cpu39.dtb.write_misses                     496                       # DTB write misses
system.cpu39.idle_fraction                   0.989091                       # Percentage of idle cycles
system.cpu39.itb.accesses                    11760865                       # DTB accesses
system.cpu39.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu39.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu39.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu39.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu39.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu39.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu39.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.itb.hits                        11741351                       # DTB hits
system.cpu39.itb.inst_accesses               11760865                       # ITB inst accesses
system.cpu39.itb.inst_hits                   11741351                       # ITB inst hits
system.cpu39.itb.inst_misses                    19514                       # ITB inst misses
system.cpu39.itb.misses                         19514                       # DTB misses
system.cpu39.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu39.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu39.itb.read_accesses                      0                       # DTB read accesses
system.cpu39.itb.read_hits                          0                       # DTB read hits
system.cpu39.itb.read_misses                        0                       # DTB read misses
system.cpu39.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu39.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu39.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu39.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu39.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu39.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu39.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu39.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu39.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu39.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu39.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu39.itb.walker.walkPageSizes::4K        19326     99.27%     99.27% # Table walker page sizes translated
system.cpu39.itb.walker.walkPageSizes::2M          142      0.73%    100.00% # Table walker page sizes translated
system.cpu39.itb.walker.walkPageSizes::total        19468                       # Table walker page sizes translated
system.cpu39.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Requested::Inst        19514                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Requested::total        19514                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::Inst        19468                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::total        19468                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin::total        38982                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkWaitTime::samples        19514                       # Table walker wait (enqueue to first request) latency
system.cpu39.itb.walker.walkWaitTime::0         19514    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu39.itb.walker.walkWaitTime::total        19514                       # Table walker wait (enqueue to first request) latency
system.cpu39.itb.walker.walks                   19514                       # Table walker walks requested
system.cpu39.itb.walker.walksLong               19514                       # Table walker walks initiated with long descriptors
system.cpu39.itb.walker.walksPending::samples  -1907375320                       # Table walker pending requests distribution
system.cpu39.itb.walker.walksPending::0   -1907375320    100.00%    100.00% # Table walker pending requests distribution
system.cpu39.itb.walker.walksPending::total  -1907375320                       # Table walker pending requests distribution
system.cpu39.itb.write_accesses                     0                       # DTB write accesses
system.cpu39.itb.write_hits                         0                       # DTB write hits
system.cpu39.itb.write_misses                       0                       # DTB write misses
system.cpu39.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu39.kern.inst.quiesce                   1295                       # number of quiesce instructions executed
system.cpu39.not_idle_fraction               0.010909                       # Percentage of non-idle cycles
system.cpu39.numCycles                     1201714835                       # number of cpu cycles simulated
system.cpu39.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu39.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu39.num_busy_cycles             13109878.193743                       # Number of busy cycles
system.cpu39.num_cc_register_reads            3556192                       # number of times the CC registers were read
system.cpu39.num_cc_register_writes           2139810                       # number of times the CC registers were written
system.cpu39.num_conditional_control_insts      1733278                       # number of instructions that are conditional controls
system.cpu39.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu39.num_fp_insts                           0                       # number of float instructions
system.cpu39.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu39.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu39.num_func_calls                    835932                       # number of times a function call or return occured
system.cpu39.num_idle_cycles             1188604956.806257                       # Number of idle cycles
system.cpu39.num_int_alu_accesses            12655657                       # Number of integer alu accesses
system.cpu39.num_int_insts                   12655657                       # number of integer instructions
system.cpu39.num_int_register_reads          16689926                       # number of times the integer registers were read
system.cpu39.num_int_register_writes          9930102                       # number of times the integer registers were written
system.cpu39.num_load_insts                   2782041                       # Number of load instructions
system.cpu39.num_mem_refs                     4617063                       # number of memory refs
system.cpu39.num_store_insts                  1835022                       # Number of store instructions
system.cpu39.num_vec_alu_accesses                5777                       # Number of vector alu accesses
system.cpu39.num_vec_insts                       5777                       # number of vector instructions
system.cpu39.num_vec_register_reads              4508                       # number of times the vector registers were read
system.cpu39.num_vec_register_writes             1329                       # number of times the vector registers were written
system.cpu39.op_class::No_OpClass                4903      0.04%      0.04% # Class of executed instruction
system.cpu39.op_class::IntAlu                 9232549     66.48%     66.52% # Class of executed instruction
system.cpu39.op_class::IntMult                  26414      0.19%     66.71% # Class of executed instruction
system.cpu39.op_class::IntDiv                    6153      0.04%     66.75% # Class of executed instruction
system.cpu39.op_class::FloatAdd                     0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::FloatCmp                     0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::FloatCvt                     0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::FloatMult                    0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::FloatMultAcc                 0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::FloatDiv                     0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::FloatMisc                  202      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::FloatSqrt                    0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdAdd                      0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdAddAcc                   0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdAlu                      0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdCmp                      0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdCvt                      0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdMisc                     0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdMult                     0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdMultAcc                  0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdShift                    0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdShiftAcc                 0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdDiv                      0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdSqrt                     0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatAdd                 0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatAlu                 0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatCmp                 0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatCvt                 0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatDiv                 0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatMisc                0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatMult                0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatMultAcc             0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatSqrt                0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdReduceAdd                0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdReduceAlu                0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdReduceCmp                0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatReduceAdd            0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdFloatReduceCmp            0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdAes                      0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdAesMix                   0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdSha1Hash                 0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdSha1Hash2                0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdSha256Hash               0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdSha256Hash2              0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdShaSigma2                0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdShaSigma3                0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::SimdPredAlu                  0      0.00%     66.75% # Class of executed instruction
system.cpu39.op_class::MemRead                2782041     20.03%     86.79% # Class of executed instruction
system.cpu39.op_class::MemWrite               1835022     13.21%    100.00% # Class of executed instruction
system.cpu39.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::total                 13887284                       # Class of executed instruction
system.cpu40.Branches                         2727979                       # Number of branches fetched
system.cpu40.committedInsts                  12085178                       # Number of instructions committed
system.cpu40.committedOps                    14188513                       # Number of ops (including micro ops) committed
system.cpu40.dtb.accesses                     4756849                       # DTB accesses
system.cpu40.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu40.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu40.dtb.flush_entries                    773                       # Number of entries that have been flushed from TLB
system.cpu40.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu40.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu40.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu40.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.dtb.hits                         4754141                       # DTB hits
system.cpu40.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu40.dtb.inst_hits                          0                       # ITB inst hits
system.cpu40.dtb.inst_misses                        0                       # ITB inst misses
system.cpu40.dtb.misses                          2708                       # DTB misses
system.cpu40.dtb.perms_faults                     131                       # Number of TLB faults due to permissions restrictions
system.cpu40.dtb.prefetch_faults                  657                       # Number of TLB faults due to prefetch
system.cpu40.dtb.read_accesses                2926732                       # DTB read accesses
system.cpu40.dtb.read_hits                    2924474                       # DTB read hits
system.cpu40.dtb.read_misses                     2258                       # DTB read misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu40.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu40.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu40.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu40.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu40.dtb.walker.walkPageSizes::4K         2490     96.70%     96.70% # Table walker page sizes translated
system.cpu40.dtb.walker.walkPageSizes::2M           59      2.29%     98.99% # Table walker page sizes translated
system.cpu40.dtb.walker.walkPageSizes::1G           26      1.01%    100.00% # Table walker page sizes translated
system.cpu40.dtb.walker.walkPageSizes::total         2575                       # Table walker page sizes translated
system.cpu40.dtb.walker.walkRequestOrigin_Requested::Data         2708                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Requested::total         2708                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::Data         2575                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::total         2575                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin::total         5283                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkWaitTime::samples         2708                       # Table walker wait (enqueue to first request) latency
system.cpu40.dtb.walker.walkWaitTime::0          2708    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu40.dtb.walker.walkWaitTime::total         2708                       # Table walker wait (enqueue to first request) latency
system.cpu40.dtb.walker.walks                    2708                       # Table walker walks requested
system.cpu40.dtb.walker.walksLong                2708                       # Table walker walks initiated with long descriptors
system.cpu40.dtb.walker.walksPending::samples    280033576                       # Table walker pending requests distribution
system.cpu40.dtb.walker.walksPending::0     280033576    100.00%    100.00% # Table walker pending requests distribution
system.cpu40.dtb.walker.walksPending::total    280033576                       # Table walker pending requests distribution
system.cpu40.dtb.write_accesses               1830117                       # DTB write accesses
system.cpu40.dtb.write_hits                   1829667                       # DTB write hits
system.cpu40.dtb.write_misses                     450                       # DTB write misses
system.cpu40.idle_fraction                   0.988854                       # Percentage of idle cycles
system.cpu40.itb.accesses                    12084591                       # DTB accesses
system.cpu40.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu40.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu40.itb.flush_entries                    647                       # Number of entries that have been flushed from TLB
system.cpu40.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu40.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu40.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu40.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.itb.hits                        12075611                       # DTB hits
system.cpu40.itb.inst_accesses               12084591                       # ITB inst accesses
system.cpu40.itb.inst_hits                   12075611                       # ITB inst hits
system.cpu40.itb.inst_misses                     8980                       # ITB inst misses
system.cpu40.itb.misses                          8980                       # DTB misses
system.cpu40.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu40.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu40.itb.read_accesses                      0                       # DTB read accesses
system.cpu40.itb.read_hits                          0                       # DTB read hits
system.cpu40.itb.read_misses                        0                       # DTB read misses
system.cpu40.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu40.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu40.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu40.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu40.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu40.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu40.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu40.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu40.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu40.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu40.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu40.itb.walker.walkPageSizes::4K         8870     99.31%     99.31% # Table walker page sizes translated
system.cpu40.itb.walker.walkPageSizes::2M           62      0.69%    100.00% # Table walker page sizes translated
system.cpu40.itb.walker.walkPageSizes::total         8932                       # Table walker page sizes translated
system.cpu40.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Requested::Inst         8980                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Requested::total         8980                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::Inst         8932                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::total         8932                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin::total        17912                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkWaitTime::samples         8980                       # Table walker wait (enqueue to first request) latency
system.cpu40.itb.walker.walkWaitTime::0          8980    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu40.itb.walker.walkWaitTime::total         8980                       # Table walker wait (enqueue to first request) latency
system.cpu40.itb.walker.walks                    8980                       # Table walker walks requested
system.cpu40.itb.walker.walksLong                8980                       # Table walker walks initiated with long descriptors
system.cpu40.itb.walker.walksPending::samples    280005796                       # Table walker pending requests distribution
system.cpu40.itb.walker.walksPending::0     280005796    100.00%    100.00% # Table walker pending requests distribution
system.cpu40.itb.walker.walksPending::total    280005796                       # Table walker pending requests distribution
system.cpu40.itb.write_accesses                     0                       # DTB write accesses
system.cpu40.itb.write_hits                         0                       # DTB write hits
system.cpu40.itb.write_misses                       0                       # DTB write misses
system.cpu40.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu40.kern.inst.quiesce                   1473                       # number of quiesce instructions executed
system.cpu40.not_idle_fraction               0.011146                       # Percentage of non-idle cycles
system.cpu40.numCycles                     1224747607                       # number of cpu cycles simulated
system.cpu40.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu40.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu40.num_busy_cycles             13651394.500383                       # Number of busy cycles
system.cpu40.num_cc_register_reads            3854367                       # number of times the CC registers were read
system.cpu40.num_cc_register_writes           2407077                       # number of times the CC registers were written
system.cpu40.num_conditional_control_insts      1861046                       # number of instructions that are conditional controls
system.cpu40.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu40.num_fp_insts                           0                       # number of float instructions
system.cpu40.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu40.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu40.num_func_calls                    736611                       # number of times a function call or return occured
system.cpu40.num_idle_cycles             1211096212.499617                       # Number of idle cycles
system.cpu40.num_int_alu_accesses            12838730                       # Number of integer alu accesses
system.cpu40.num_int_insts                   12838730                       # number of integer instructions
system.cpu40.num_int_register_reads          16473061                       # number of times the integer registers were read
system.cpu40.num_int_register_writes         10107477                       # number of times the integer registers were written
system.cpu40.num_load_insts                   2923871                       # Number of load instructions
system.cpu40.num_mem_refs                     4753920                       # number of memory refs
system.cpu40.num_store_insts                  1830049                       # Number of store instructions
system.cpu40.num_vec_alu_accesses                5367                       # Number of vector alu accesses
system.cpu40.num_vec_insts                       5367                       # number of vector instructions
system.cpu40.num_vec_register_reads              4579                       # number of times the vector registers were read
system.cpu40.num_vec_register_writes              800                       # number of times the vector registers were written
system.cpu40.op_class::No_OpClass                1464      0.01%      0.01% # Class of executed instruction
system.cpu40.op_class::IntAlu                 9404107     66.28%     66.29% # Class of executed instruction
system.cpu40.op_class::IntMult                  23210      0.16%     66.45% # Class of executed instruction
system.cpu40.op_class::IntDiv                    6292      0.04%     66.50% # Class of executed instruction
system.cpu40.op_class::FloatAdd                     0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::FloatCmp                     0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::FloatCvt                     0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::FloatMult                    0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::FloatMultAcc                 0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::FloatDiv                     0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::FloatMisc                   17      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::FloatSqrt                    0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdAdd                      0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdAddAcc                   0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdAlu                      0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdCmp                      0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdCvt                      0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdMisc                     0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdMult                     0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdMultAcc                  0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdShift                    0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdShiftAcc                 0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdDiv                      0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdSqrt                     0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatAdd                 0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatAlu                 0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatCmp                 0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatCvt                 0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatDiv                 0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatMisc                0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatMult                0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatMultAcc             0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatSqrt                0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdReduceAdd                0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdReduceAlu                0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdReduceCmp                0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatReduceAdd            0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdFloatReduceCmp            0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdAes                      0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdAesMix                   0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdSha1Hash                 0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdSha1Hash2                0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdSha256Hash               0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdSha256Hash2              0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdShaSigma2                0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdShaSigma3                0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::SimdPredAlu                  0      0.00%     66.50% # Class of executed instruction
system.cpu40.op_class::MemRead                2923871     20.61%     87.10% # Class of executed instruction
system.cpu40.op_class::MemWrite               1830049     12.90%    100.00% # Class of executed instruction
system.cpu40.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::total                 14189010                       # Class of executed instruction
system.cpu41.Branches                         2268655                       # Number of branches fetched
system.cpu41.committedInsts                  10081018                       # Number of instructions committed
system.cpu41.committedOps                    11819481                       # Number of ops (including micro ops) committed
system.cpu41.dtb.accesses                     3914357                       # DTB accesses
system.cpu41.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu41.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu41.dtb.flush_entries                    624                       # Number of entries that have been flushed from TLB
system.cpu41.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu41.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu41.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu41.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.dtb.hits                         3911765                       # DTB hits
system.cpu41.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu41.dtb.inst_hits                          0                       # ITB inst hits
system.cpu41.dtb.inst_misses                        0                       # ITB inst misses
system.cpu41.dtb.misses                          2592                       # DTB misses
system.cpu41.dtb.perms_faults                     100                       # Number of TLB faults due to permissions restrictions
system.cpu41.dtb.prefetch_faults                  629                       # Number of TLB faults due to prefetch
system.cpu41.dtb.read_accesses                2438406                       # DTB read accesses
system.cpu41.dtb.read_hits                    2436229                       # DTB read hits
system.cpu41.dtb.read_misses                     2177                       # DTB read misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu41.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu41.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu41.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu41.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu41.dtb.walker.walkPageSizes::4K         2341     96.50%     96.50% # Table walker page sizes translated
system.cpu41.dtb.walker.walkPageSizes::2M           62      2.56%     99.05% # Table walker page sizes translated
system.cpu41.dtb.walker.walkPageSizes::1G           23      0.95%    100.00% # Table walker page sizes translated
system.cpu41.dtb.walker.walkPageSizes::total         2426                       # Table walker page sizes translated
system.cpu41.dtb.walker.walkRequestOrigin_Requested::Data         2592                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Requested::total         2592                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::Data         2426                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::total         2426                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin::total         5018                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkWaitTime::samples         2592                       # Table walker wait (enqueue to first request) latency
system.cpu41.dtb.walker.walkWaitTime::0          2592    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu41.dtb.walker.walkWaitTime::total         2592                       # Table walker wait (enqueue to first request) latency
system.cpu41.dtb.walker.walks                    2592                       # Table walker walks requested
system.cpu41.dtb.walker.walksLong                2592                       # Table walker walks initiated with long descriptors
system.cpu41.dtb.walker.walksPending::samples  -1827424816                       # Table walker pending requests distribution
system.cpu41.dtb.walker.walksPending::0   -1827424816    100.00%    100.00% # Table walker pending requests distribution
system.cpu41.dtb.walker.walksPending::total  -1827424816                       # Table walker pending requests distribution
system.cpu41.dtb.write_accesses               1475951                       # DTB write accesses
system.cpu41.dtb.write_hits                   1475536                       # DTB write hits
system.cpu41.dtb.write_misses                     415                       # DTB write misses
system.cpu41.idle_fraction                   0.990715                       # Percentage of idle cycles
system.cpu41.itb.accesses                    10080412                       # DTB accesses
system.cpu41.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu41.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu41.itb.flush_entries                    522                       # Number of entries that have been flushed from TLB
system.cpu41.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu41.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu41.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu41.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.itb.hits                        10071543                       # DTB hits
system.cpu41.itb.inst_accesses               10080412                       # ITB inst accesses
system.cpu41.itb.inst_hits                   10071543                       # ITB inst hits
system.cpu41.itb.inst_misses                     8869                       # ITB inst misses
system.cpu41.itb.misses                          8869                       # DTB misses
system.cpu41.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu41.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu41.itb.read_accesses                      0                       # DTB read accesses
system.cpu41.itb.read_hits                          0                       # DTB read hits
system.cpu41.itb.read_misses                        0                       # DTB read misses
system.cpu41.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu41.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu41.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu41.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu41.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu41.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu41.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu41.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu41.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu41.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu41.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu41.itb.walker.walkPageSizes::4K         8736     99.30%     99.30% # Table walker page sizes translated
system.cpu41.itb.walker.walkPageSizes::2M           62      0.70%    100.00% # Table walker page sizes translated
system.cpu41.itb.walker.walkPageSizes::total         8798                       # Table walker page sizes translated
system.cpu41.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Requested::Inst         8869                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Requested::total         8869                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::Inst         8798                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::total         8798                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin::total        17667                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkWaitTime::samples         8869                       # Table walker wait (enqueue to first request) latency
system.cpu41.itb.walker.walkWaitTime::0          8869    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu41.itb.walker.walkWaitTime::total         8869                       # Table walker wait (enqueue to first request) latency
system.cpu41.itb.walker.walks                    8869                       # Table walker walks requested
system.cpu41.itb.walker.walksLong                8869                       # Table walker walks initiated with long descriptors
system.cpu41.itb.walker.walksPending::samples  -1827452596                       # Table walker pending requests distribution
system.cpu41.itb.walker.walksPending::0   -1827452596    100.00%    100.00% # Table walker pending requests distribution
system.cpu41.itb.walker.walksPending::total  -1827452596                       # Table walker pending requests distribution
system.cpu41.itb.write_accesses                     0                       # DTB write accesses
system.cpu41.itb.write_hits                         0                       # DTB write hits
system.cpu41.itb.write_misses                       0                       # DTB write misses
system.cpu41.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu41.kern.inst.quiesce                   1472                       # number of quiesce instructions executed
system.cpu41.not_idle_fraction               0.009285                       # Percentage of non-idle cycles
system.cpu41.numCycles                     1217548311                       # number of cpu cycles simulated
system.cpu41.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu41.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu41.num_busy_cycles             11305140.514353                       # Number of busy cycles
system.cpu41.num_cc_register_reads            3304061                       # number of times the CC registers were read
system.cpu41.num_cc_register_writes           1913733                       # number of times the CC registers were written
system.cpu41.num_conditional_control_insts      1548218                       # number of instructions that are conditional controls
system.cpu41.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu41.num_fp_insts                           0                       # number of float instructions
system.cpu41.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu41.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu41.num_func_calls                    644591                       # number of times a function call or return occured
system.cpu41.num_idle_cycles             1206243170.485647                       # Number of idle cycles
system.cpu41.num_int_alu_accesses            10682855                       # Number of integer alu accesses
system.cpu41.num_int_insts                   10682855                       # number of integer instructions
system.cpu41.num_int_register_reads          13939818                       # number of times the integer registers were read
system.cpu41.num_int_register_writes          8405000                       # number of times the integer registers were written
system.cpu41.num_load_insts                   2435083                       # Number of load instructions
system.cpu41.num_mem_refs                     3910970                       # number of memory refs
system.cpu41.num_store_insts                  1475887                       # Number of store instructions
system.cpu41.num_vec_alu_accesses                4447                       # Number of vector alu accesses
system.cpu41.num_vec_insts                       4447                       # number of vector instructions
system.cpu41.num_vec_register_reads              3395                       # number of times the vector registers were read
system.cpu41.num_vec_register_writes             1064                       # number of times the vector registers were written
system.cpu41.op_class::No_OpClass                1301      0.01%      0.01% # Class of executed instruction
system.cpu41.op_class::IntAlu                 7875037     66.62%     66.64% # Class of executed instruction
system.cpu41.op_class::IntMult                  27184      0.23%     66.87% # Class of executed instruction
system.cpu41.op_class::IntDiv                    5437      0.05%     66.91% # Class of executed instruction
system.cpu41.op_class::FloatAdd                     0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::FloatCmp                     0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::FloatCvt                     0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::FloatMult                    0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::FloatMultAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::FloatDiv                     0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::FloatMisc                   17      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::FloatSqrt                    0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdAdd                      0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdAddAcc                   0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdAlu                      0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdCmp                      0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdCvt                      0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdMisc                     0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdMult                     0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdMultAcc                  0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdShift                    0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdShiftAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdDiv                      0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdSqrt                     0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatAdd                 0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatAlu                 0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatCmp                 0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatCvt                 0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatDiv                 0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatMisc                0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatMult                0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatMultAcc             0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatSqrt                0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdReduceAdd                0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdReduceAlu                0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdReduceCmp                0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatReduceAdd            0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdFloatReduceCmp            0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdAes                      0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdAesMix                   0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdSha1Hash                 0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdSha1Hash2                0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdSha256Hash               0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdSha256Hash2              0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdShaSigma2                0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdShaSigma3                0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::SimdPredAlu                  0      0.00%     66.91% # Class of executed instruction
system.cpu41.op_class::MemRead                2435083     20.60%     87.51% # Class of executed instruction
system.cpu41.op_class::MemWrite               1475887     12.49%    100.00% # Class of executed instruction
system.cpu41.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::total                 11819946                       # Class of executed instruction
system.cpu42.Branches                         5105552                       # Number of branches fetched
system.cpu42.committedInsts                  21992011                       # Number of instructions committed
system.cpu42.committedOps                    26008929                       # Number of ops (including micro ops) committed
system.cpu42.dtb.accesses                     8567157                       # DTB accesses
system.cpu42.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu42.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu42.dtb.flush_entries                    680                       # Number of entries that have been flushed from TLB
system.cpu42.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu42.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu42.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu42.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.dtb.hits                         8554346                       # DTB hits
system.cpu42.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu42.dtb.inst_hits                          0                       # ITB inst hits
system.cpu42.dtb.inst_misses                        0                       # ITB inst misses
system.cpu42.dtb.misses                         12811                       # DTB misses
system.cpu42.dtb.perms_faults                      78                       # Number of TLB faults due to permissions restrictions
system.cpu42.dtb.prefetch_faults                 2873                       # Number of TLB faults due to prefetch
system.cpu42.dtb.read_accesses                4924595                       # DTB read accesses
system.cpu42.dtb.read_hits                    4913159                       # DTB read hits
system.cpu42.dtb.read_misses                    11436                       # DTB read misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu42.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu42.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu42.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu42.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu42.dtb.walker.walkPageSizes::4K        12432     98.82%     98.82% # Table walker page sizes translated
system.cpu42.dtb.walker.walkPageSizes::2M          134      1.07%     99.89% # Table walker page sizes translated
system.cpu42.dtb.walker.walkPageSizes::1G           14      0.11%    100.00% # Table walker page sizes translated
system.cpu42.dtb.walker.walkPageSizes::total        12580                       # Table walker page sizes translated
system.cpu42.dtb.walker.walkRequestOrigin_Requested::Data        12811                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Requested::total        12811                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::Data        12580                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::total        12580                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin::total        25391                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkWaitTime::samples        12811                       # Table walker wait (enqueue to first request) latency
system.cpu42.dtb.walker.walkWaitTime::0         12811    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu42.dtb.walker.walkWaitTime::total        12811                       # Table walker wait (enqueue to first request) latency
system.cpu42.dtb.walker.walks                   12811                       # Table walker walks requested
system.cpu42.dtb.walker.walksLong               12811                       # Table walker walks initiated with long descriptors
system.cpu42.dtb.walker.walksPending::samples    360072976                       # Table walker pending requests distribution
system.cpu42.dtb.walker.walksPending::0     360072976    100.00%    100.00% # Table walker pending requests distribution
system.cpu42.dtb.walker.walksPending::total    360072976                       # Table walker pending requests distribution
system.cpu42.dtb.write_accesses               3642562                       # DTB write accesses
system.cpu42.dtb.write_hits                   3641187                       # DTB write hits
system.cpu42.dtb.write_misses                    1375                       # DTB write misses
system.cpu42.idle_fraction                   0.979566                       # Percentage of idle cycles
system.cpu42.itb.accesses                    21993105                       # DTB accesses
system.cpu42.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu42.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu42.itb.flush_entries                    457                       # Number of entries that have been flushed from TLB
system.cpu42.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu42.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu42.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu42.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.itb.hits                        21950045                       # DTB hits
system.cpu42.itb.inst_accesses               21993105                       # ITB inst accesses
system.cpu42.itb.inst_hits                   21950045                       # ITB inst hits
system.cpu42.itb.inst_misses                    43060                       # ITB inst misses
system.cpu42.itb.misses                         43060                       # DTB misses
system.cpu42.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu42.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu42.itb.read_accesses                      0                       # DTB read accesses
system.cpu42.itb.read_hits                          0                       # DTB read hits
system.cpu42.itb.read_misses                        0                       # DTB read misses
system.cpu42.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu42.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu42.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu42.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu42.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu42.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu42.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu42.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu42.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu42.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu42.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu42.itb.walker.walkPageSizes::4K        42749     99.36%     99.36% # Table walker page sizes translated
system.cpu42.itb.walker.walkPageSizes::2M          276      0.64%    100.00% # Table walker page sizes translated
system.cpu42.itb.walker.walkPageSizes::total        43025                       # Table walker page sizes translated
system.cpu42.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Requested::Inst        43060                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Requested::total        43060                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::Inst        43025                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::total        43025                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin::total        86085                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkWaitTime::samples        43060                       # Table walker wait (enqueue to first request) latency
system.cpu42.itb.walker.walkWaitTime::0         43060    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu42.itb.walker.walkWaitTime::total        43060                       # Table walker wait (enqueue to first request) latency
system.cpu42.itb.walker.walks                   43060                       # Table walker walks requested
system.cpu42.itb.walker.walksLong               43060                       # Table walker walks initiated with long descriptors
system.cpu42.itb.walker.walksPending::samples    360045196                       # Table walker pending requests distribution
system.cpu42.itb.walker.walksPending::0     360045196    100.00%    100.00% # Table walker pending requests distribution
system.cpu42.itb.walker.walksPending::total    360045196                       # Table walker pending requests distribution
system.cpu42.itb.write_accesses                     0                       # DTB write accesses
system.cpu42.itb.write_hits                         0                       # DTB write hits
system.cpu42.itb.write_misses                       0                       # DTB write misses
system.cpu42.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu42.kern.inst.quiesce                   1498                       # number of quiesce instructions executed
system.cpu42.not_idle_fraction               0.020434                       # Percentage of non-idle cycles
system.cpu42.numCycles                     1216108246                       # number of cpu cycles simulated
system.cpu42.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu42.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu42.num_busy_cycles             24849640.770161                       # Number of busy cycles
system.cpu42.num_cc_register_reads            6081822                       # number of times the CC registers were read
system.cpu42.num_cc_register_writes           4539252                       # number of times the CC registers were written
system.cpu42.num_conditional_control_insts      3326847                       # number of instructions that are conditional controls
system.cpu42.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu42.num_fp_insts                           0                       # number of float instructions
system.cpu42.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu42.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu42.num_func_calls                   1492583                       # number of times a function call or return occured
system.cpu42.num_idle_cycles             1191258605.229839                       # Number of idle cycles
system.cpu42.num_int_alu_accesses            23866920                       # Number of integer alu accesses
system.cpu42.num_int_insts                   23866920                       # number of integer instructions
system.cpu42.num_int_register_reads          31518115                       # number of times the integer registers were read
system.cpu42.num_int_register_writes         18694385                       # number of times the integer registers were written
system.cpu42.num_load_insts                   4917231                       # Number of load instructions
system.cpu42.num_mem_refs                     8559100                       # number of memory refs
system.cpu42.num_store_insts                  3641869                       # Number of store instructions
system.cpu42.num_vec_alu_accesses               49517                       # Number of vector alu accesses
system.cpu42.num_vec_insts                      49517                       # number of vector instructions
system.cpu42.num_vec_register_reads             44397                       # number of times the vector registers were read
system.cpu42.num_vec_register_writes             6440                       # number of times the vector registers were written
system.cpu42.op_class::No_OpClass                7920      0.03%      0.03% # Class of executed instruction
system.cpu42.op_class::IntAlu                17388367     66.85%     66.88% # Class of executed instruction
system.cpu42.op_class::IntMult                  40697      0.16%     67.04% # Class of executed instruction
system.cpu42.op_class::IntDiv                    9033      0.03%     67.07% # Class of executed instruction
system.cpu42.op_class::FloatAdd                     0      0.00%     67.07% # Class of executed instruction
system.cpu42.op_class::FloatCmp                     0      0.00%     67.07% # Class of executed instruction
system.cpu42.op_class::FloatCvt                     0      0.00%     67.07% # Class of executed instruction
system.cpu42.op_class::FloatMult                    0      0.00%     67.07% # Class of executed instruction
system.cpu42.op_class::FloatMultAcc                 0      0.00%     67.07% # Class of executed instruction
system.cpu42.op_class::FloatDiv                     0      0.00%     67.07% # Class of executed instruction
system.cpu42.op_class::FloatMisc                 6023      0.02%     67.09% # Class of executed instruction
system.cpu42.op_class::FloatSqrt                    0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdAdd                      0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdAddAcc                   0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdAlu                      0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdCmp                      0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdCvt                      0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdMisc                     0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdMult                     0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdMultAcc                  0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdShift                    0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdShiftAcc                 0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdDiv                      0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdSqrt                     0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatAdd                 0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatAlu                 0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatCmp                 0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatCvt                 0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatDiv                 0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatMisc                0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatMult                0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatMultAcc             0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatSqrt                0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdReduceAdd                0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdReduceAlu                0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdReduceCmp                0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatReduceAdd            0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdFloatReduceCmp            0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdAes                      0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdAesMix                   0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdSha1Hash                 0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdSha1Hash2                0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdSha256Hash               0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdSha256Hash2              0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdShaSigma2                0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdShaSigma3                0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::SimdPredAlu                  0      0.00%     67.09% # Class of executed instruction
system.cpu42.op_class::MemRead                4917231     18.90%     86.00% # Class of executed instruction
system.cpu42.op_class::MemWrite               3641869     14.00%    100.00% # Class of executed instruction
system.cpu42.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::total                 26011140                       # Class of executed instruction
system.cpu43.Branches                         3275786                       # Number of branches fetched
system.cpu43.committedInsts                  14591211                       # Number of instructions committed
system.cpu43.committedOps                    17161829                       # Number of ops (including micro ops) committed
system.cpu43.dtb.accesses                     5809183                       # DTB accesses
system.cpu43.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu43.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu43.dtb.flush_entries                    707                       # Number of entries that have been flushed from TLB
system.cpu43.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu43.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu43.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu43.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.dtb.hits                         5806203                       # DTB hits
system.cpu43.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu43.dtb.inst_hits                          0                       # ITB inst hits
system.cpu43.dtb.inst_misses                        0                       # ITB inst misses
system.cpu43.dtb.misses                          2980                       # DTB misses
system.cpu43.dtb.perms_faults                     120                       # Number of TLB faults due to permissions restrictions
system.cpu43.dtb.prefetch_faults                  881                       # Number of TLB faults due to prefetch
system.cpu43.dtb.read_accesses                3542225                       # DTB read accesses
system.cpu43.dtb.read_hits                    3539730                       # DTB read hits
system.cpu43.dtb.read_misses                     2495                       # DTB read misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu43.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu43.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu43.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu43.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu43.dtb.walker.walkPageSizes::4K         2699     96.39%     96.39% # Table walker page sizes translated
system.cpu43.dtb.walker.walkPageSizes::2M           79      2.82%     99.21% # Table walker page sizes translated
system.cpu43.dtb.walker.walkPageSizes::1G           22      0.79%    100.00% # Table walker page sizes translated
system.cpu43.dtb.walker.walkPageSizes::total         2800                       # Table walker page sizes translated
system.cpu43.dtb.walker.walkRequestOrigin_Requested::Data         2980                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Requested::total         2980                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::Data         2800                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::total         2800                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin::total         5780                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkWaitTime::samples         2980                       # Table walker wait (enqueue to first request) latency
system.cpu43.dtb.walker.walkWaitTime::0          2980    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu43.dtb.walker.walkWaitTime::total         2980                       # Table walker wait (enqueue to first request) latency
system.cpu43.dtb.walker.walks                    2980                       # Table walker walks requested
system.cpu43.dtb.walker.walksLong                2980                       # Table walker walks initiated with long descriptors
system.cpu43.dtb.walker.walksPending::samples  -1745318584                       # Table walker pending requests distribution
system.cpu43.dtb.walker.walksPending::0   -1745318584    100.00%    100.00% # Table walker pending requests distribution
system.cpu43.dtb.walker.walksPending::total  -1745318584                       # Table walker pending requests distribution
system.cpu43.dtb.write_accesses               2266958                       # DTB write accesses
system.cpu43.dtb.write_hits                   2266473                       # DTB write hits
system.cpu43.dtb.write_misses                     485                       # DTB write misses
system.cpu43.idle_fraction                   0.986518                       # Percentage of idle cycles
system.cpu43.itb.accesses                    14590842                       # DTB accesses
system.cpu43.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu43.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu43.itb.flush_entries                    585                       # Number of entries that have been flushed from TLB
system.cpu43.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu43.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu43.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu43.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.itb.hits                        14574816                       # DTB hits
system.cpu43.itb.inst_accesses               14590842                       # ITB inst accesses
system.cpu43.itb.inst_hits                   14574816                       # ITB inst hits
system.cpu43.itb.inst_misses                    16026                       # ITB inst misses
system.cpu43.itb.misses                         16026                       # DTB misses
system.cpu43.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu43.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu43.itb.read_accesses                      0                       # DTB read accesses
system.cpu43.itb.read_hits                          0                       # DTB read hits
system.cpu43.itb.read_misses                        0                       # DTB read misses
system.cpu43.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu43.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu43.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu43.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu43.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu43.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu43.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu43.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu43.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu43.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu43.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu43.itb.walker.walkPageSizes::4K        15844     99.26%     99.26% # Table walker page sizes translated
system.cpu43.itb.walker.walkPageSizes::2M          118      0.74%    100.00% # Table walker page sizes translated
system.cpu43.itb.walker.walkPageSizes::total        15962                       # Table walker page sizes translated
system.cpu43.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Requested::Inst        16026                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Requested::total        16026                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::Inst        15962                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::total        15962                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin::total        31988                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkWaitTime::samples        16026                       # Table walker wait (enqueue to first request) latency
system.cpu43.itb.walker.walkWaitTime::0         16026    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu43.itb.walker.walkWaitTime::total        16026                       # Table walker wait (enqueue to first request) latency
system.cpu43.itb.walker.walks                   16026                       # Table walker walks requested
system.cpu43.itb.walker.walksLong               16026                       # Table walker walks initiated with long descriptors
system.cpu43.itb.walker.walksPending::samples  -1745346364                       # Table walker pending requests distribution
system.cpu43.itb.walker.walksPending::0   -1745346364    100.00%    100.00% # Table walker pending requests distribution
system.cpu43.itb.walker.walksPending::total  -1745346364                       # Table walker pending requests distribution
system.cpu43.itb.write_accesses                     0                       # DTB write accesses
system.cpu43.itb.write_hits                         0                       # DTB write hits
system.cpu43.itb.write_misses                       0                       # DTB write misses
system.cpu43.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu43.kern.inst.quiesce                   1607                       # number of quiesce instructions executed
system.cpu43.not_idle_fraction               0.013482                       # Percentage of non-idle cycles
system.cpu43.numCycles                     1226912334                       # number of cpu cycles simulated
system.cpu43.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu43.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu43.num_busy_cycles             16541547.058121                       # Number of busy cycles
system.cpu43.num_cc_register_reads            4421890                       # number of times the CC registers were read
system.cpu43.num_cc_register_writes           2994240                       # number of times the CC registers were written
system.cpu43.num_conditional_control_insts      2180409                       # number of instructions that are conditional controls
system.cpu43.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu43.num_fp_insts                           0                       # number of float instructions
system.cpu43.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu43.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu43.num_func_calls                    931626                       # number of times a function call or return occured
system.cpu43.num_idle_cycles             1210370786.941879                       # Number of idle cycles
system.cpu43.num_int_alu_accesses            15631673                       # Number of integer alu accesses
system.cpu43.num_int_insts                   15631673                       # number of integer instructions
system.cpu43.num_int_register_reads          20162846                       # number of times the integer registers were read
system.cpu43.num_int_register_writes         12305536                       # number of times the integer registers were written
system.cpu43.num_load_insts                   3536171                       # Number of load instructions
system.cpu43.num_mem_refs                     5802996                       # number of memory refs
system.cpu43.num_store_insts                  2266825                       # Number of store instructions
system.cpu43.num_vec_alu_accesses                8599                       # Number of vector alu accesses
system.cpu43.num_vec_insts                       8599                       # number of vector instructions
system.cpu43.num_vec_register_reads              7597                       # number of times the vector registers were read
system.cpu43.num_vec_register_writes             1054                       # number of times the vector registers were written
system.cpu43.op_class::No_OpClass                2397      0.01%      0.01% # Class of executed instruction
system.cpu43.op_class::IntAlu                11316601     65.94%     65.95% # Class of executed instruction
system.cpu43.op_class::IntMult                  29900      0.17%     66.13% # Class of executed instruction
system.cpu43.op_class::IntDiv                   10506      0.06%     66.19% # Class of executed instruction
system.cpu43.op_class::FloatAdd                     0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::FloatCmp                     0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::FloatCvt                     0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::FloatMult                    0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::FloatMultAcc                 0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::FloatDiv                     0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::FloatMisc                  158      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::FloatSqrt                    0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdAdd                      0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdAddAcc                   0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdAlu                      0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdCmp                      0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdCvt                      0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdMisc                     0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdMult                     0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdMultAcc                  0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdShift                    0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdShiftAcc                 0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdDiv                      0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdSqrt                     0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatAdd                 0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatAlu                 0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatCmp                 0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatCvt                 0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatDiv                 0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatMisc                0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatMult                0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatMultAcc             0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatSqrt                0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdReduceAdd                0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdReduceAlu                0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdReduceCmp                0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatReduceAdd            0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdFloatReduceCmp            0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdAes                      0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdAesMix                   0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdSha1Hash                 0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdSha1Hash2                0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdSha256Hash               0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdSha256Hash2              0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdShaSigma2                0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdShaSigma3                0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::SimdPredAlu                  0      0.00%     66.19% # Class of executed instruction
system.cpu43.op_class::MemRead                3536171     20.60%     86.79% # Class of executed instruction
system.cpu43.op_class::MemWrite               2266825     13.21%    100.00% # Class of executed instruction
system.cpu43.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::total                 17162558                       # Class of executed instruction
system.cpu44.Branches                         1966357                       # Number of branches fetched
system.cpu44.committedInsts                   8636181                       # Number of instructions committed
system.cpu44.committedOps                    10145089                       # Number of ops (including micro ops) committed
system.cpu44.dtb.accesses                     3390601                       # DTB accesses
system.cpu44.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu44.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu44.dtb.flush_entries                    586                       # Number of entries that have been flushed from TLB
system.cpu44.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu44.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu44.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu44.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.dtb.hits                         3388312                       # DTB hits
system.cpu44.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu44.dtb.inst_hits                          0                       # ITB inst hits
system.cpu44.dtb.inst_misses                        0                       # ITB inst misses
system.cpu44.dtb.misses                          2289                       # DTB misses
system.cpu44.dtb.perms_faults                      79                       # Number of TLB faults due to permissions restrictions
system.cpu44.dtb.prefetch_faults                  547                       # Number of TLB faults due to prefetch
system.cpu44.dtb.read_accesses                2127402                       # DTB read accesses
system.cpu44.dtb.read_hits                    2125443                       # DTB read hits
system.cpu44.dtb.read_misses                     1959                       # DTB read misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu44.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu44.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu44.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu44.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu44.dtb.walker.walkPageSizes::4K         2073     96.87%     96.87% # Table walker page sizes translated
system.cpu44.dtb.walker.walkPageSizes::2M           48      2.24%     99.11% # Table walker page sizes translated
system.cpu44.dtb.walker.walkPageSizes::1G           19      0.89%    100.00% # Table walker page sizes translated
system.cpu44.dtb.walker.walkPageSizes::total         2140                       # Table walker page sizes translated
system.cpu44.dtb.walker.walkRequestOrigin_Requested::Data         2289                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Requested::total         2289                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::Data         2140                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::total         2140                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin::total         4429                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkWaitTime::samples         2289                       # Table walker wait (enqueue to first request) latency
system.cpu44.dtb.walker.walkWaitTime::0          2289    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu44.dtb.walker.walkWaitTime::total         2289                       # Table walker wait (enqueue to first request) latency
system.cpu44.dtb.walker.walks                    2289                       # Table walker walks requested
system.cpu44.dtb.walker.walksLong                2289                       # Table walker walks initiated with long descriptors
system.cpu44.dtb.walker.walksPending::samples    445173892                       # Table walker pending requests distribution
system.cpu44.dtb.walker.walksPending::0     445173892    100.00%    100.00% # Table walker pending requests distribution
system.cpu44.dtb.walker.walksPending::total    445173892                       # Table walker pending requests distribution
system.cpu44.dtb.write_accesses               1263199                       # DTB write accesses
system.cpu44.dtb.write_hits                   1262869                       # DTB write hits
system.cpu44.dtb.write_misses                     330                       # DTB write misses
system.cpu44.idle_fraction                   0.992030                       # Percentage of idle cycles
system.cpu44.itb.accesses                     8635493                       # DTB accesses
system.cpu44.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu44.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu44.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu44.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu44.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu44.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu44.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.itb.hits                         8628096                       # DTB hits
system.cpu44.itb.inst_accesses                8635493                       # ITB inst accesses
system.cpu44.itb.inst_hits                    8628096                       # ITB inst hits
system.cpu44.itb.inst_misses                     7397                       # ITB inst misses
system.cpu44.itb.misses                          7397                       # DTB misses
system.cpu44.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu44.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu44.itb.read_accesses                      0                       # DTB read accesses
system.cpu44.itb.read_hits                          0                       # DTB read hits
system.cpu44.itb.read_misses                        0                       # DTB read misses
system.cpu44.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu44.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu44.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu44.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu44.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu44.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu44.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu44.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu44.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu44.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu44.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu44.itb.walker.walkPageSizes::4K         7274     99.17%     99.17% # Table walker page sizes translated
system.cpu44.itb.walker.walkPageSizes::2M           61      0.83%    100.00% # Table walker page sizes translated
system.cpu44.itb.walker.walkPageSizes::total         7335                       # Table walker page sizes translated
system.cpu44.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Requested::Inst         7397                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Requested::total         7397                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::Inst         7335                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::total         7335                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin::total        14732                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkWaitTime::samples         7397                       # Table walker wait (enqueue to first request) latency
system.cpu44.itb.walker.walkWaitTime::0          7397    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu44.itb.walker.walkWaitTime::total         7397                       # Table walker wait (enqueue to first request) latency
system.cpu44.itb.walker.walks                    7397                       # Table walker walks requested
system.cpu44.itb.walker.walksLong                7397                       # Table walker walks initiated with long descriptors
system.cpu44.itb.walker.walksPending::samples    445146112                       # Table walker pending requests distribution
system.cpu44.itb.walker.walksPending::0     445146112    100.00%    100.00% # Table walker pending requests distribution
system.cpu44.itb.walker.walksPending::total    445146112                       # Table walker pending requests distribution
system.cpu44.itb.write_accesses                     0                       # DTB write accesses
system.cpu44.itb.write_hits                         0                       # DTB write hits
system.cpu44.itb.write_misses                       0                       # DTB write misses
system.cpu44.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu44.kern.inst.quiesce                   1320                       # number of quiesce instructions executed
system.cpu44.not_idle_fraction               0.007970                       # Percentage of non-idle cycles
system.cpu44.numCycles                     1215411690                       # number of cpu cycles simulated
system.cpu44.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu44.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu44.num_busy_cycles             9686563.937728                       # Number of busy cycles
system.cpu44.num_cc_register_reads            2929499                       # number of times the CC registers were read
system.cpu44.num_cc_register_writes           1567875                       # number of times the CC registers were written
system.cpu44.num_conditional_control_insts      1339040                       # number of instructions that are conditional controls
system.cpu44.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu44.num_fp_insts                           0                       # number of float instructions
system.cpu44.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu44.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu44.num_func_calls                    566217                       # number of times a function call or return occured
system.cpu44.num_idle_cycles             1205725126.062272                       # Number of idle cycles
system.cpu44.num_int_alu_accesses             9150769                       # Number of integer alu accesses
system.cpu44.num_int_insts                    9150769                       # number of integer instructions
system.cpu44.num_int_register_reads          11876980                       # number of times the integer registers were read
system.cpu44.num_int_register_writes          7142652                       # number of times the integer registers were written
system.cpu44.num_load_insts                   2124967                       # Number of load instructions
system.cpu44.num_mem_refs                     3388099                       # number of memory refs
system.cpu44.num_store_insts                  1263132                       # Number of store instructions
system.cpu44.num_vec_alu_accesses                4157                       # Number of vector alu accesses
system.cpu44.num_vec_insts                       4157                       # number of vector instructions
system.cpu44.num_vec_register_reads              3351                       # number of times the vector registers were read
system.cpu44.num_vec_register_writes              854                       # number of times the vector registers were written
system.cpu44.op_class::No_OpClass                1198      0.01%      0.01% # Class of executed instruction
system.cpu44.op_class::IntAlu                 6733312     66.37%     66.38% # Class of executed instruction
system.cpu44.op_class::IntMult                  18297      0.18%     66.56% # Class of executed instruction
system.cpu44.op_class::IntDiv                    4447      0.04%     66.60% # Class of executed instruction
system.cpu44.op_class::FloatAdd                     0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::FloatCmp                     0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::FloatCvt                     0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::FloatMult                    0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::FloatMultAcc                 0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::FloatDiv                     0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::FloatMisc                  158      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::FloatSqrt                    0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdAdd                      0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdAddAcc                   0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdAlu                      0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdCmp                      0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdCvt                      0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdMisc                     0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdMult                     0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdMultAcc                  0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdShift                    0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdShiftAcc                 0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdDiv                      0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdSqrt                     0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatAdd                 0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatAlu                 0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatCmp                 0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatCvt                 0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatDiv                 0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatMisc                0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatMult                0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatMultAcc             0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatSqrt                0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdReduceAdd                0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdReduceAlu                0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdReduceCmp                0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatReduceAdd            0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdFloatReduceCmp            0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdAes                      0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdAesMix                   0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdSha1Hash                 0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdSha1Hash2                0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdSha256Hash               0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdSha256Hash2              0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdShaSigma2                0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdShaSigma3                0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::SimdPredAlu                  0      0.00%     66.60% # Class of executed instruction
system.cpu44.op_class::MemRead                2124967     20.94%     87.55% # Class of executed instruction
system.cpu44.op_class::MemWrite               1263132     12.45%    100.00% # Class of executed instruction
system.cpu44.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::total                 10145511                       # Class of executed instruction
system.cpu45.Branches                         1704106                       # Number of branches fetched
system.cpu45.committedInsts                   7393022                       # Number of instructions committed
system.cpu45.committedOps                     8644190                       # Number of ops (including micro ops) committed
system.cpu45.dtb.accesses                     2858740                       # DTB accesses
system.cpu45.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu45.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu45.dtb.flush_entries                    453                       # Number of entries that have been flushed from TLB
system.cpu45.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu45.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu45.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu45.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.dtb.hits                         2856967                       # DTB hits
system.cpu45.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu45.dtb.inst_hits                          0                       # ITB inst hits
system.cpu45.dtb.inst_misses                        0                       # ITB inst misses
system.cpu45.dtb.misses                          1773                       # DTB misses
system.cpu45.dtb.perms_faults                      61                       # Number of TLB faults due to permissions restrictions
system.cpu45.dtb.prefetch_faults                  415                       # Number of TLB faults due to prefetch
system.cpu45.dtb.read_accesses                1824778                       # DTB read accesses
system.cpu45.dtb.read_hits                    1823275                       # DTB read hits
system.cpu45.dtb.read_misses                     1503                       # DTB read misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu45.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu45.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu45.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu45.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu45.dtb.walker.walkPageSizes::4K         1593     96.72%     96.72% # Table walker page sizes translated
system.cpu45.dtb.walker.walkPageSizes::2M           36      2.19%     98.91% # Table walker page sizes translated
system.cpu45.dtb.walker.walkPageSizes::1G           18      1.09%    100.00% # Table walker page sizes translated
system.cpu45.dtb.walker.walkPageSizes::total         1647                       # Table walker page sizes translated
system.cpu45.dtb.walker.walkRequestOrigin_Requested::Data         1773                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Requested::total         1773                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::Data         1647                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::total         1647                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin::total         3420                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkWaitTime::samples         1773                       # Table walker wait (enqueue to first request) latency
system.cpu45.dtb.walker.walkWaitTime::0          1773    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu45.dtb.walker.walkWaitTime::total         1773                       # Table walker wait (enqueue to first request) latency
system.cpu45.dtb.walker.walks                    1773                       # Table walker walks requested
system.cpu45.dtb.walker.walksLong                1773                       # Table walker walks initiated with long descriptors
system.cpu45.dtb.walker.walksPending::samples  -1662806764                       # Table walker pending requests distribution
system.cpu45.dtb.walker.walksPending::0   -1662806764    100.00%    100.00% # Table walker pending requests distribution
system.cpu45.dtb.walker.walksPending::total  -1662806764                       # Table walker pending requests distribution
system.cpu45.dtb.write_accesses               1033962                       # DTB write accesses
system.cpu45.dtb.write_hits                   1033692                       # DTB write hits
system.cpu45.dtb.write_misses                     270                       # DTB write misses
system.cpu45.idle_fraction                   0.993209                       # Percentage of idle cycles
system.cpu45.itb.accesses                     7392206                       # DTB accesses
system.cpu45.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu45.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu45.itb.flush_entries                    393                       # Number of entries that have been flushed from TLB
system.cpu45.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu45.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu45.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu45.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.itb.hits                         7386684                       # DTB hits
system.cpu45.itb.inst_accesses                7392206                       # ITB inst accesses
system.cpu45.itb.inst_hits                    7386684                       # ITB inst hits
system.cpu45.itb.inst_misses                     5522                       # ITB inst misses
system.cpu45.itb.misses                          5522                       # DTB misses
system.cpu45.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu45.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu45.itb.read_accesses                      0                       # DTB read accesses
system.cpu45.itb.read_hits                          0                       # DTB read hits
system.cpu45.itb.read_misses                        0                       # DTB read misses
system.cpu45.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu45.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu45.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu45.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu45.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu45.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu45.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu45.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu45.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu45.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu45.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu45.itb.walker.walkPageSizes::4K         5424     99.20%     99.20% # Table walker page sizes translated
system.cpu45.itb.walker.walkPageSizes::2M           44      0.80%    100.00% # Table walker page sizes translated
system.cpu45.itb.walker.walkPageSizes::total         5468                       # Table walker page sizes translated
system.cpu45.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Requested::Inst         5522                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Requested::total         5522                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::Inst         5468                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::total         5468                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin::total        10990                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkWaitTime::samples         5522                       # Table walker wait (enqueue to first request) latency
system.cpu45.itb.walker.walkWaitTime::0          5522    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu45.itb.walker.walkWaitTime::total         5522                       # Table walker wait (enqueue to first request) latency
system.cpu45.itb.walker.walks                    5522                       # Table walker walks requested
system.cpu45.itb.walker.walksLong                5522                       # Table walker walks initiated with long descriptors
system.cpu45.itb.walker.walksPending::samples  -1662834544                       # Table walker pending requests distribution
system.cpu45.itb.walker.walksPending::0   -1662834544    100.00%    100.00% # Table walker pending requests distribution
system.cpu45.itb.walker.walksPending::total  -1662834544                       # Table walker pending requests distribution
system.cpu45.itb.write_accesses                     0                       # DTB write accesses
system.cpu45.itb.write_hits                         0                       # DTB write hits
system.cpu45.itb.write_misses                       0                       # DTB write misses
system.cpu45.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu45.kern.inst.quiesce                   1300                       # number of quiesce instructions executed
system.cpu45.not_idle_fraction               0.006791                       # Percentage of non-idle cycles
system.cpu45.numCycles                     1175520152                       # number of cpu cycles simulated
system.cpu45.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu45.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu45.num_busy_cycles             7982481.789594                       # Number of busy cycles
system.cpu45.num_cc_register_reads            2632155                       # number of times the CC registers were read
system.cpu45.num_cc_register_writes           1278519                       # number of times the CC registers were written
system.cpu45.num_conditional_control_insts      1179001                       # number of instructions that are conditional controls
system.cpu45.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu45.num_fp_insts                           0                       # number of float instructions
system.cpu45.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu45.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu45.num_func_calls                    478265                       # number of times a function call or return occured
system.cpu45.num_idle_cycles             1167537670.210406                       # Number of idle cycles
system.cpu45.num_int_alu_accesses             7742869                       # Number of integer alu accesses
system.cpu45.num_int_insts                    7742869                       # number of integer instructions
system.cpu45.num_int_register_reads          10021312                       # number of times the integer registers were read
system.cpu45.num_int_register_writes          6030978                       # number of times the integer registers were written
system.cpu45.num_load_insts                   1822528                       # Number of load instructions
system.cpu45.num_mem_refs                     2856453                       # number of memory refs
system.cpu45.num_store_insts                  1033925                       # Number of store instructions
system.cpu45.num_vec_alu_accesses                3155                       # Number of vector alu accesses
system.cpu45.num_vec_insts                       3155                       # number of vector instructions
system.cpu45.num_vec_register_reads              2411                       # number of times the vector registers were read
system.cpu45.num_vec_register_writes              760                       # number of times the vector registers were written
system.cpu45.op_class::No_OpClass                 745      0.01%      0.01% # Class of executed instruction
system.cpu45.op_class::IntAlu                 5766088     66.70%     66.71% # Class of executed instruction
system.cpu45.op_class::IntMult                  17954      0.21%     66.92% # Class of executed instruction
system.cpu45.op_class::IntDiv                    3245      0.04%     66.96% # Class of executed instruction
system.cpu45.op_class::FloatAdd                     0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::FloatCmp                     0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::FloatCvt                     0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::FloatMult                    0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::FloatMultAcc                 0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::FloatDiv                     0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::FloatMisc                   17      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::FloatSqrt                    0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdAdd                      0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdAddAcc                   0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdAlu                      0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdCmp                      0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdCvt                      0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdMisc                     0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdMult                     0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdMultAcc                  0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdShift                    0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdShiftAcc                 0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdDiv                      0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdSqrt                     0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatAdd                 0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatAlu                 0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatCmp                 0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatCvt                 0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatDiv                 0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatMisc                0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatMult                0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatMultAcc             0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatSqrt                0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdReduceAdd                0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdReduceAlu                0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdReduceCmp                0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatReduceAdd            0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdFloatReduceCmp            0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdAes                      0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdAesMix                   0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdSha1Hash                 0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdSha1Hash2                0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdSha256Hash               0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdSha256Hash2              0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdShaSigma2                0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdShaSigma3                0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::SimdPredAlu                  0      0.00%     66.96% # Class of executed instruction
system.cpu45.op_class::MemRead                1822528     21.08%     88.04% # Class of executed instruction
system.cpu45.op_class::MemWrite               1033925     11.96%    100.00% # Class of executed instruction
system.cpu45.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::total                  8644502                       # Class of executed instruction
system.cpu46.Branches                         4386604                       # Number of branches fetched
system.cpu46.committedInsts                  19131502                       # Number of instructions committed
system.cpu46.committedOps                    22651904                       # Number of ops (including micro ops) committed
system.cpu46.dtb.accesses                     7518052                       # DTB accesses
system.cpu46.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu46.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu46.dtb.flush_entries                    408                       # Number of entries that have been flushed from TLB
system.cpu46.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu46.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu46.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu46.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.dtb.hits                         7505334                       # DTB hits
system.cpu46.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu46.dtb.inst_hits                          0                       # ITB inst hits
system.cpu46.dtb.inst_misses                        0                       # ITB inst misses
system.cpu46.dtb.misses                         12718                       # DTB misses
system.cpu46.dtb.perms_faults                      60                       # Number of TLB faults due to permissions restrictions
system.cpu46.dtb.prefetch_faults                 2213                       # Number of TLB faults due to prefetch
system.cpu46.dtb.read_accesses                4369702                       # DTB read accesses
system.cpu46.dtb.read_hits                    4358101                       # DTB read hits
system.cpu46.dtb.read_misses                    11601                       # DTB read misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu46.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu46.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu46.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu46.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu46.dtb.walker.walkPageSizes::4K        12232     97.77%     97.77% # Table walker page sizes translated
system.cpu46.dtb.walker.walkPageSizes::2M          186      1.49%     99.26% # Table walker page sizes translated
system.cpu46.dtb.walker.walkPageSizes::1G           93      0.74%    100.00% # Table walker page sizes translated
system.cpu46.dtb.walker.walkPageSizes::total        12511                       # Table walker page sizes translated
system.cpu46.dtb.walker.walkRequestOrigin_Requested::Data        12718                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Requested::total        12718                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::Data        12511                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::total        12511                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin::total        25229                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkWaitTime::samples        12718                       # Table walker wait (enqueue to first request) latency
system.cpu46.dtb.walker.walkWaitTime::0         12718    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu46.dtb.walker.walkWaitTime::total        12718                       # Table walker wait (enqueue to first request) latency
system.cpu46.dtb.walker.walks                   12718                       # Table walker walks requested
system.cpu46.dtb.walker.walksLong               12718                       # Table walker walks initiated with long descriptors
system.cpu46.dtb.walker.walksPending::samples    524391004                       # Table walker pending requests distribution
system.cpu46.dtb.walker.walksPending::0     524391004    100.00%    100.00% # Table walker pending requests distribution
system.cpu46.dtb.walker.walksPending::total    524391004                       # Table walker pending requests distribution
system.cpu46.dtb.write_accesses               3148350                       # DTB write accesses
system.cpu46.dtb.write_hits                   3147233                       # DTB write hits
system.cpu46.dtb.write_misses                    1117                       # DTB write misses
system.cpu46.idle_fraction                   0.982204                       # Percentage of idle cycles
system.cpu46.itb.accesses                    19132031                       # DTB accesses
system.cpu46.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu46.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu46.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu46.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu46.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu46.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu46.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.itb.hits                        19095445                       # DTB hits
system.cpu46.itb.inst_accesses               19132031                       # ITB inst accesses
system.cpu46.itb.inst_hits                   19095445                       # ITB inst hits
system.cpu46.itb.inst_misses                    36586                       # ITB inst misses
system.cpu46.itb.misses                         36586                       # DTB misses
system.cpu46.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu46.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu46.itb.read_accesses                      0                       # DTB read accesses
system.cpu46.itb.read_hits                          0                       # DTB read hits
system.cpu46.itb.read_misses                        0                       # DTB read misses
system.cpu46.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu46.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu46.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu46.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu46.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu46.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu46.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu46.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu46.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu46.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu46.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu46.itb.walker.walkPageSizes::4K        36282     99.27%     99.27% # Table walker page sizes translated
system.cpu46.itb.walker.walkPageSizes::2M          266      0.73%    100.00% # Table walker page sizes translated
system.cpu46.itb.walker.walkPageSizes::total        36548                       # Table walker page sizes translated
system.cpu46.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Requested::Inst        36586                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Requested::total        36586                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::Inst        36548                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::total        36548                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin::total        73134                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkWaitTime::samples        36586                       # Table walker wait (enqueue to first request) latency
system.cpu46.itb.walker.walkWaitTime::0         36586    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu46.itb.walker.walkWaitTime::total        36586                       # Table walker wait (enqueue to first request) latency
system.cpu46.itb.walker.walks                   36586                       # Table walker walks requested
system.cpu46.itb.walker.walksLong               36586                       # Table walker walks initiated with long descriptors
system.cpu46.itb.walker.walksPending::samples    524363224                       # Table walker pending requests distribution
system.cpu46.itb.walker.walksPending::0     524363224    100.00%    100.00% # Table walker pending requests distribution
system.cpu46.itb.walker.walksPending::total    524363224                       # Table walker pending requests distribution
system.cpu46.itb.write_accesses                     0                       # DTB write accesses
system.cpu46.itb.write_hits                         0                       # DTB write hits
system.cpu46.itb.write_misses                       0                       # DTB write misses
system.cpu46.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu46.kern.inst.quiesce                   1557                       # number of quiesce instructions executed
system.cpu46.not_idle_fraction               0.017796                       # Percentage of non-idle cycles
system.cpu46.numCycles                     1226191674                       # number of cpu cycles simulated
system.cpu46.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu46.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu46.num_busy_cycles             21821316.637671                       # Number of busy cycles
system.cpu46.num_cc_register_reads            5263775                       # number of times the CC registers were read
system.cpu46.num_cc_register_writes           3811323                       # number of times the CC registers were written
system.cpu46.num_conditional_control_insts      2842485                       # number of instructions that are conditional controls
system.cpu46.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu46.num_fp_insts                           0                       # number of float instructions
system.cpu46.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu46.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu46.num_func_calls                   1326031                       # number of times a function call or return occured
system.cpu46.num_idle_cycles             1204370357.362329                       # Number of idle cycles
system.cpu46.num_int_alu_accesses            20797275                       # Number of integer alu accesses
system.cpu46.num_int_insts                   20797275                       # number of integer instructions
system.cpu46.num_int_register_reads          27412281                       # number of times the integer registers were read
system.cpu46.num_int_register_writes         16312677                       # number of times the integer registers were written
system.cpu46.num_load_insts                   4363309                       # Number of load instructions
system.cpu46.num_mem_refs                     7511160                       # number of memory refs
system.cpu46.num_store_insts                  3147851                       # Number of store instructions
system.cpu46.num_vec_alu_accesses               38280                       # Number of vector alu accesses
system.cpu46.num_vec_insts                      38280                       # number of vector instructions
system.cpu46.num_vec_register_reads             34258                       # number of times the vector registers were read
system.cpu46.num_vec_register_writes             4974                       # number of times the vector registers were written
system.cpu46.op_class::No_OpClass                5688      0.03%      0.03% # Class of executed instruction
system.cpu46.op_class::IntAlu                15084801     66.59%     66.61% # Class of executed instruction
system.cpu46.op_class::IntMult                  40171      0.18%     66.79% # Class of executed instruction
system.cpu46.op_class::IntDiv                    7533      0.03%     66.82% # Class of executed instruction
system.cpu46.op_class::FloatAdd                     0      0.00%     66.82% # Class of executed instruction
system.cpu46.op_class::FloatCmp                     0      0.00%     66.82% # Class of executed instruction
system.cpu46.op_class::FloatCvt                     0      0.00%     66.82% # Class of executed instruction
system.cpu46.op_class::FloatMult                    0      0.00%     66.82% # Class of executed instruction
system.cpu46.op_class::FloatMultAcc                 0      0.00%     66.82% # Class of executed instruction
system.cpu46.op_class::FloatDiv                     0      0.00%     66.82% # Class of executed instruction
system.cpu46.op_class::FloatMisc                 4234      0.02%     66.84% # Class of executed instruction
system.cpu46.op_class::FloatSqrt                    0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdAdd                      0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdAddAcc                   0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdAlu                      0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdCmp                      0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdCvt                      0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdMisc                     0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdMult                     0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdMultAcc                  0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdShift                    0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdShiftAcc                 0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdDiv                      0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdSqrt                     0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatAdd                 0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatAlu                 0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatCmp                 0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatCvt                 0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatDiv                 0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatMisc                0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatMult                0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatMultAcc             0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatSqrt                0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdReduceAdd                0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdReduceAlu                0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdReduceCmp                0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatReduceAdd            0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdFloatReduceCmp            0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdAes                      0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdAesMix                   0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdSha1Hash                 0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdSha1Hash2                0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdSha256Hash               0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdSha256Hash2              0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdShaSigma2                0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdShaSigma3                0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::SimdPredAlu                  0      0.00%     66.84% # Class of executed instruction
system.cpu46.op_class::MemRead                4363309     19.26%     86.10% # Class of executed instruction
system.cpu46.op_class::MemWrite               3147851     13.90%    100.00% # Class of executed instruction
system.cpu46.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::total                 22653587                       # Class of executed instruction
system.cpu47.Branches                         2494452                       # Number of branches fetched
system.cpu47.committedInsts                  11079340                       # Number of instructions committed
system.cpu47.committedOps                    12939053                       # Number of ops (including micro ops) committed
system.cpu47.dtb.accesses                     4250066                       # DTB accesses
system.cpu47.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu47.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu47.dtb.flush_entries                    570                       # Number of entries that have been flushed from TLB
system.cpu47.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu47.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu47.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu47.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.dtb.hits                         4247010                       # DTB hits
system.cpu47.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu47.dtb.inst_hits                          0                       # ITB inst hits
system.cpu47.dtb.inst_misses                        0                       # ITB inst misses
system.cpu47.dtb.misses                          3056                       # DTB misses
system.cpu47.dtb.perms_faults                      97                       # Number of TLB faults due to permissions restrictions
system.cpu47.dtb.prefetch_faults                  861                       # Number of TLB faults due to prefetch
system.cpu47.dtb.read_accesses                2631675                       # DTB read accesses
system.cpu47.dtb.read_hits                    2629181                       # DTB read hits
system.cpu47.dtb.read_misses                     2494                       # DTB read misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu47.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu47.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu47.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu47.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu47.dtb.walker.walkPageSizes::4K         2682     96.61%     96.61% # Table walker page sizes translated
system.cpu47.dtb.walker.walkPageSizes::2M           70      2.52%     99.14% # Table walker page sizes translated
system.cpu47.dtb.walker.walkPageSizes::1G           24      0.86%    100.00% # Table walker page sizes translated
system.cpu47.dtb.walker.walkPageSizes::total         2776                       # Table walker page sizes translated
system.cpu47.dtb.walker.walkRequestOrigin_Requested::Data         3056                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Requested::total         3056                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::Data         2776                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::total         2776                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin::total         5832                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkWaitTime::samples         3056                       # Table walker wait (enqueue to first request) latency
system.cpu47.dtb.walker.walkWaitTime::0          3056    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu47.dtb.walker.walkWaitTime::total         3056                       # Table walker wait (enqueue to first request) latency
system.cpu47.dtb.walker.walks                    3056                       # Table walker walks requested
system.cpu47.dtb.walker.walksLong                3056                       # Table walker walks initiated with long descriptors
system.cpu47.dtb.walker.walksPending::samples  -1580661640                       # Table walker pending requests distribution
system.cpu47.dtb.walker.walksPending::0   -1580661640    100.00%    100.00% # Table walker pending requests distribution
system.cpu47.dtb.walker.walksPending::total  -1580661640                       # Table walker pending requests distribution
system.cpu47.dtb.write_accesses               1618391                       # DTB write accesses
system.cpu47.dtb.write_hits                   1617829                       # DTB write hits
system.cpu47.dtb.write_misses                     562                       # DTB write misses
system.cpu47.idle_fraction                   0.989835                       # Percentage of idle cycles
system.cpu47.itb.accesses                    11078920                       # DTB accesses
system.cpu47.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu47.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu47.itb.flush_entries                    459                       # Number of entries that have been flushed from TLB
system.cpu47.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu47.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu47.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu47.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.itb.hits                        11068304                       # DTB hits
system.cpu47.itb.inst_accesses               11078920                       # ITB inst accesses
system.cpu47.itb.inst_hits                   11068304                       # ITB inst hits
system.cpu47.itb.inst_misses                    10616                       # ITB inst misses
system.cpu47.itb.misses                         10616                       # DTB misses
system.cpu47.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu47.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu47.itb.read_accesses                      0                       # DTB read accesses
system.cpu47.itb.read_hits                          0                       # DTB read hits
system.cpu47.itb.read_misses                        0                       # DTB read misses
system.cpu47.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu47.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu47.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu47.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu47.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu47.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu47.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu47.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu47.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu47.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu47.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu47.itb.walker.walkPageSizes::4K        10434     99.30%     99.30% # Table walker page sizes translated
system.cpu47.itb.walker.walkPageSizes::2M           74      0.70%    100.00% # Table walker page sizes translated
system.cpu47.itb.walker.walkPageSizes::total        10508                       # Table walker page sizes translated
system.cpu47.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Requested::Inst        10616                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Requested::total        10616                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::Inst        10508                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::total        10508                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin::total        21124                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkWaitTime::samples        10616                       # Table walker wait (enqueue to first request) latency
system.cpu47.itb.walker.walkWaitTime::0         10616    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu47.itb.walker.walkWaitTime::total        10616                       # Table walker wait (enqueue to first request) latency
system.cpu47.itb.walker.walks                   10616                       # Table walker walks requested
system.cpu47.itb.walker.walksLong               10616                       # Table walker walks initiated with long descriptors
system.cpu47.itb.walker.walksPending::samples  -1580689420                       # Table walker pending requests distribution
system.cpu47.itb.walker.walksPending::0   -1580689420    100.00%    100.00% # Table walker pending requests distribution
system.cpu47.itb.walker.walksPending::total  -1580689420                       # Table walker pending requests distribution
system.cpu47.itb.write_accesses                     0                       # DTB write accesses
system.cpu47.itb.write_hits                         0                       # DTB write hits
system.cpu47.itb.write_misses                       0                       # DTB write misses
system.cpu47.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu47.kern.inst.quiesce                   1624                       # number of quiesce instructions executed
system.cpu47.not_idle_fraction               0.010165                       # Percentage of non-idle cycles
system.cpu47.numCycles                     1221152571                       # number of cpu cycles simulated
system.cpu47.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu47.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu47.num_busy_cycles             12412808.292895                       # Number of busy cycles
system.cpu47.num_cc_register_reads            3597216                       # number of times the CC registers were read
system.cpu47.num_cc_register_writes           2229666                       # number of times the CC registers were written
system.cpu47.num_conditional_control_insts      1734983                       # number of instructions that are conditional controls
system.cpu47.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu47.num_fp_insts                           0                       # number of float instructions
system.cpu47.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu47.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu47.num_func_calls                    671304                       # number of times a function call or return occured
system.cpu47.num_idle_cycles             1208739762.707105                       # Number of idle cycles
system.cpu47.num_int_alu_accesses            11705524                       # Number of integer alu accesses
system.cpu47.num_int_insts                   11705524                       # number of integer instructions
system.cpu47.num_int_register_reads          15361841                       # number of times the integer registers were read
system.cpu47.num_int_register_writes          9216630                       # number of times the integer registers were written
system.cpu47.num_load_insts                   2627350                       # Number of load instructions
system.cpu47.num_mem_refs                     4245654                       # number of memory refs
system.cpu47.num_store_insts                  1618304                       # Number of store instructions
system.cpu47.num_vec_alu_accesses                5818                       # Number of vector alu accesses
system.cpu47.num_vec_insts                       5818                       # number of vector instructions
system.cpu47.num_vec_register_reads              4364                       # number of times the vector registers were read
system.cpu47.num_vec_register_writes             1462                       # number of times the vector registers were written
system.cpu47.op_class::No_OpClass                1834      0.01%      0.01% # Class of executed instruction
system.cpu47.op_class::IntAlu                 8658353     66.91%     66.93% # Class of executed instruction
system.cpu47.op_class::IntMult                  28825      0.22%     67.15% # Class of executed instruction
system.cpu47.op_class::IntDiv                    5037      0.04%     67.19% # Class of executed instruction
system.cpu47.op_class::FloatAdd                     0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::FloatCmp                     0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::FloatCvt                     0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::FloatMult                    0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::FloatMultAcc                 0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::FloatDiv                     0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::FloatMisc                   24      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::FloatSqrt                    0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdAdd                      0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdAddAcc                   0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdAlu                      0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdCmp                      0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdCvt                      0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdMisc                     0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdMult                     0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdMultAcc                  0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdShift                    0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdShiftAcc                 0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdDiv                      0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdSqrt                     0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatAdd                 0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatAlu                 0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatCmp                 0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatCvt                 0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatDiv                 0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatMisc                0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatMult                0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatMultAcc             0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatSqrt                0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdReduceAdd                0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdReduceAlu                0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdReduceCmp                0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatReduceAdd            0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdFloatReduceCmp            0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdAes                      0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdAesMix                   0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdSha1Hash                 0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdSha1Hash2                0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdSha256Hash               0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdSha256Hash2              0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdShaSigma2                0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdShaSigma3                0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::SimdPredAlu                  0      0.00%     67.19% # Class of executed instruction
system.cpu47.op_class::MemRead                2627350     20.30%     87.49% # Class of executed instruction
system.cpu47.op_class::MemWrite               1618304     12.51%    100.00% # Class of executed instruction
system.cpu47.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::total                 12939727                       # Class of executed instruction
system.cpu48.Branches                         2607739                       # Number of branches fetched
system.cpu48.committedInsts                  11641066                       # Number of instructions committed
system.cpu48.committedOps                    13637751                       # Number of ops (including micro ops) committed
system.cpu48.dtb.accesses                     4475549                       # DTB accesses
system.cpu48.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu48.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu48.dtb.flush_entries                    976                       # Number of entries that have been flushed from TLB
system.cpu48.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu48.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu48.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu48.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.dtb.hits                         4472215                       # DTB hits
system.cpu48.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu48.dtb.inst_hits                          0                       # ITB inst hits
system.cpu48.dtb.inst_misses                        0                       # ITB inst misses
system.cpu48.dtb.misses                          3334                       # DTB misses
system.cpu48.dtb.perms_faults                     146                       # Number of TLB faults due to permissions restrictions
system.cpu48.dtb.prefetch_faults                  838                       # Number of TLB faults due to prefetch
system.cpu48.dtb.read_accesses                2720752                       # DTB read accesses
system.cpu48.dtb.read_hits                    2718020                       # DTB read hits
system.cpu48.dtb.read_misses                     2732                       # DTB read misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu48.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu48.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu48.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu48.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu48.dtb.walker.walkPageSizes::4K         3009     96.81%     96.81% # Table walker page sizes translated
system.cpu48.dtb.walker.walkPageSizes::2M           73      2.35%     99.16% # Table walker page sizes translated
system.cpu48.dtb.walker.walkPageSizes::1G           26      0.84%    100.00% # Table walker page sizes translated
system.cpu48.dtb.walker.walkPageSizes::total         3108                       # Table walker page sizes translated
system.cpu48.dtb.walker.walkRequestOrigin_Requested::Data         3334                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Requested::total         3334                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::Data         3108                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::total         3108                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin::total         6442                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkWaitTime::samples         3334                       # Table walker wait (enqueue to first request) latency
system.cpu48.dtb.walker.walkWaitTime::0          3334    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu48.dtb.walker.walkWaitTime::total         3334                       # Table walker wait (enqueue to first request) latency
system.cpu48.dtb.walker.walks                    3334                       # Table walker walks requested
system.cpu48.dtb.walker.walksLong                3334                       # Table walker walks initiated with long descriptors
system.cpu48.dtb.walker.walksPending::samples    606291664                       # Table walker pending requests distribution
system.cpu48.dtb.walker.walksPending::0     606291664    100.00%    100.00% # Table walker pending requests distribution
system.cpu48.dtb.walker.walksPending::total    606291664                       # Table walker pending requests distribution
system.cpu48.dtb.write_accesses               1754797                       # DTB write accesses
system.cpu48.dtb.write_hits                   1754195                       # DTB write hits
system.cpu48.dtb.write_misses                     602                       # DTB write misses
system.cpu48.idle_fraction                   0.989286                       # Percentage of idle cycles
system.cpu48.itb.accesses                    11640579                       # DTB accesses
system.cpu48.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu48.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu48.itb.flush_entries                    842                       # Number of entries that have been flushed from TLB
system.cpu48.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu48.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu48.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu48.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.itb.hits                        11629188                       # DTB hits
system.cpu48.itb.inst_accesses               11640579                       # ITB inst accesses
system.cpu48.itb.inst_hits                   11629188                       # ITB inst hits
system.cpu48.itb.inst_misses                    11391                       # ITB inst misses
system.cpu48.itb.misses                         11391                       # DTB misses
system.cpu48.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu48.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu48.itb.read_accesses                      0                       # DTB read accesses
system.cpu48.itb.read_hits                          0                       # DTB read hits
system.cpu48.itb.read_misses                        0                       # DTB read misses
system.cpu48.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu48.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu48.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu48.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu48.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu48.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu48.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu48.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu48.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu48.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu48.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu48.itb.walker.walkPageSizes::4K        11236     99.30%     99.30% # Table walker page sizes translated
system.cpu48.itb.walker.walkPageSizes::2M           79      0.70%    100.00% # Table walker page sizes translated
system.cpu48.itb.walker.walkPageSizes::total        11315                       # Table walker page sizes translated
system.cpu48.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Requested::Inst        11391                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Requested::total        11391                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::Inst        11315                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::total        11315                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin::total        22706                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkWaitTime::samples        11391                       # Table walker wait (enqueue to first request) latency
system.cpu48.itb.walker.walkWaitTime::0         11391    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu48.itb.walker.walkWaitTime::total        11391                       # Table walker wait (enqueue to first request) latency
system.cpu48.itb.walker.walks                   11391                       # Table walker walks requested
system.cpu48.itb.walker.walksLong               11391                       # Table walker walks initiated with long descriptors
system.cpu48.itb.walker.walksPending::samples    606263884                       # Table walker pending requests distribution
system.cpu48.itb.walker.walksPending::0     606263884    100.00%    100.00% # Table walker pending requests distribution
system.cpu48.itb.walker.walksPending::total    606263884                       # Table walker pending requests distribution
system.cpu48.itb.write_accesses                     0                       # DTB write accesses
system.cpu48.itb.write_hits                         0                       # DTB write hits
system.cpu48.itb.write_misses                       0                       # DTB write misses
system.cpu48.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu48.kern.inst.quiesce                   1415                       # number of quiesce instructions executed
system.cpu48.not_idle_fraction               0.010714                       # Percentage of non-idle cycles
system.cpu48.numCycles                     1218992505                       # number of cpu cycles simulated
system.cpu48.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu48.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu48.num_busy_cycles             13060008.192519                       # Number of busy cycles
system.cpu48.num_cc_register_reads            3724161                       # number of times the CC registers were read
system.cpu48.num_cc_register_writes           2367006                       # number of times the CC registers were written
system.cpu48.num_conditional_control_insts      1799116                       # number of instructions that are conditional controls
system.cpu48.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu48.num_fp_insts                           0                       # number of float instructions
system.cpu48.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu48.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu48.num_func_calls                    706319                       # number of times a function call or return occured
system.cpu48.num_idle_cycles             1205932496.807481                       # Number of idle cycles
system.cpu48.num_int_alu_accesses            12358380                       # Number of integer alu accesses
system.cpu48.num_int_insts                   12358380                       # number of integer instructions
system.cpu48.num_int_register_reads          16193718                       # number of times the integer registers were read
system.cpu48.num_int_register_writes          9731762                       # number of times the integer registers were written
system.cpu48.num_load_insts                   2716999                       # Number of load instructions
system.cpu48.num_mem_refs                     4471708                       # number of memory refs
system.cpu48.num_store_insts                  1754709                       # Number of store instructions
system.cpu48.num_vec_alu_accesses                7134                       # Number of vector alu accesses
system.cpu48.num_vec_insts                       7134                       # number of vector instructions
system.cpu48.num_vec_register_reads              5750                       # number of times the vector registers were read
system.cpu48.num_vec_register_writes             1400                       # number of times the vector registers were written
system.cpu48.op_class::No_OpClass                2002      0.01%      0.01% # Class of executed instruction
system.cpu48.op_class::IntAlu                 9131522     66.95%     66.97% # Class of executed instruction
system.cpu48.op_class::IntMult                  27233      0.20%     67.17% # Class of executed instruction
system.cpu48.op_class::IntDiv                    5901      0.04%     67.21% # Class of executed instruction
system.cpu48.op_class::FloatAdd                     0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::FloatCmp                     0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::FloatCvt                     0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::FloatMult                    0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::FloatMultAcc                 0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::FloatDiv                     0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::FloatMisc                   34      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::FloatSqrt                    0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdAdd                      0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdAddAcc                   0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdAlu                      0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdCmp                      0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdCvt                      0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdMisc                     0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdMult                     0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdMultAcc                  0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdShift                    0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdShiftAcc                 0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdDiv                      0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdSqrt                     0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatAdd                 0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatAlu                 0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatCmp                 0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatCvt                 0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatDiv                 0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatMisc                0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatMult                0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatMultAcc             0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatSqrt                0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdReduceAdd                0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdReduceAlu                0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdReduceCmp                0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatReduceAdd            0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdFloatReduceCmp            0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdAes                      0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdAesMix                   0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdSha1Hash                 0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdSha1Hash2                0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdSha256Hash               0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdSha256Hash2              0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdShaSigma2                0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdShaSigma3                0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::SimdPredAlu                  0      0.00%     67.21% # Class of executed instruction
system.cpu48.op_class::MemRead                2716999     19.92%     87.13% # Class of executed instruction
system.cpu48.op_class::MemWrite               1754709     12.87%    100.00% # Class of executed instruction
system.cpu48.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::total                 13638400                       # Class of executed instruction
system.cpu49.Branches                         3184662                       # Number of branches fetched
system.cpu49.committedInsts                  14431400                       # Number of instructions committed
system.cpu49.committedOps                    16953397                       # Number of ops (including micro ops) committed
system.cpu49.dtb.accesses                     5611805                       # DTB accesses
system.cpu49.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu49.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu49.dtb.flush_entries                    758                       # Number of entries that have been flushed from TLB
system.cpu49.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu49.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu49.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu49.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.dtb.hits                         5606992                       # DTB hits
system.cpu49.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu49.dtb.inst_hits                          0                       # ITB inst hits
system.cpu49.dtb.inst_misses                        0                       # ITB inst misses
system.cpu49.dtb.misses                          4813                       # DTB misses
system.cpu49.dtb.perms_faults                     120                       # Number of TLB faults due to permissions restrictions
system.cpu49.dtb.prefetch_faults                 1070                       # Number of TLB faults due to prefetch
system.cpu49.dtb.read_accesses                3269635                       # DTB read accesses
system.cpu49.dtb.read_hits                    3265611                       # DTB read hits
system.cpu49.dtb.read_misses                     4024                       # DTB read misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu49.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu49.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu49.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu49.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu49.dtb.walker.walkPageSizes::4K         4394     97.49%     97.49% # Table walker page sizes translated
system.cpu49.dtb.walker.walkPageSizes::2M           78      1.73%     99.22% # Table walker page sizes translated
system.cpu49.dtb.walker.walkPageSizes::1G           35      0.78%    100.00% # Table walker page sizes translated
system.cpu49.dtb.walker.walkPageSizes::total         4507                       # Table walker page sizes translated
system.cpu49.dtb.walker.walkRequestOrigin_Requested::Data         4813                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Requested::total         4813                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::Data         4507                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::total         4507                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin::total         9320                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkWaitTime::samples         4813                       # Table walker wait (enqueue to first request) latency
system.cpu49.dtb.walker.walkWaitTime::0          4813    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu49.dtb.walker.walkWaitTime::total         4813                       # Table walker wait (enqueue to first request) latency
system.cpu49.dtb.walker.walks                    4813                       # Table walker walks requested
system.cpu49.dtb.walker.walksLong                4813                       # Table walker walks initiated with long descriptors
system.cpu49.dtb.walker.walksPending::samples  -1501144504                       # Table walker pending requests distribution
system.cpu49.dtb.walker.walksPending::0   -1501144504    100.00%    100.00% # Table walker pending requests distribution
system.cpu49.dtb.walker.walksPending::total  -1501144504                       # Table walker pending requests distribution
system.cpu49.dtb.write_accesses               2342170                       # DTB write accesses
system.cpu49.dtb.write_hits                   2341381                       # DTB write hits
system.cpu49.dtb.write_misses                     789                       # DTB write misses
system.cpu49.idle_fraction                   0.986681                       # Percentage of idle cycles
system.cpu49.itb.accesses                    14431111                       # DTB accesses
system.cpu49.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu49.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu49.itb.flush_entries                    520                       # Number of entries that have been flushed from TLB
system.cpu49.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu49.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu49.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu49.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.itb.hits                        14416186                       # DTB hits
system.cpu49.itb.inst_accesses               14431111                       # ITB inst accesses
system.cpu49.itb.inst_hits                   14416186                       # ITB inst hits
system.cpu49.itb.inst_misses                    14925                       # ITB inst misses
system.cpu49.itb.misses                         14925                       # DTB misses
system.cpu49.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu49.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu49.itb.read_accesses                      0                       # DTB read accesses
system.cpu49.itb.read_hits                          0                       # DTB read hits
system.cpu49.itb.read_misses                        0                       # DTB read misses
system.cpu49.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu49.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu49.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu49.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu49.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu49.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu49.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu49.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu49.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu49.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu49.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu49.itb.walker.walkPageSizes::4K        14756     99.37%     99.37% # Table walker page sizes translated
system.cpu49.itb.walker.walkPageSizes::2M           93      0.63%    100.00% # Table walker page sizes translated
system.cpu49.itb.walker.walkPageSizes::total        14849                       # Table walker page sizes translated
system.cpu49.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Requested::Inst        14925                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Requested::total        14925                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::Inst        14849                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::total        14849                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin::total        29774                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkWaitTime::samples        14925                       # Table walker wait (enqueue to first request) latency
system.cpu49.itb.walker.walkWaitTime::0         14925    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu49.itb.walker.walkWaitTime::total        14925                       # Table walker wait (enqueue to first request) latency
system.cpu49.itb.walker.walks                   14925                       # Table walker walks requested
system.cpu49.itb.walker.walksLong               14925                       # Table walker walks initiated with long descriptors
system.cpu49.itb.walker.walksPending::samples  -1501172284                       # Table walker pending requests distribution
system.cpu49.itb.walker.walksPending::0   -1501172284    100.00%    100.00% # Table walker pending requests distribution
system.cpu49.itb.walker.walksPending::total  -1501172284                       # Table walker pending requests distribution
system.cpu49.itb.write_accesses                     0                       # DTB write accesses
system.cpu49.itb.write_hits                         0                       # DTB write hits
system.cpu49.itb.write_misses                       0                       # DTB write misses
system.cpu49.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu49.kern.inst.quiesce                   1665                       # number of quiesce instructions executed
system.cpu49.not_idle_fraction               0.013319                       # Percentage of non-idle cycles
system.cpu49.numCycles                     1219712508                       # number of cpu cycles simulated
system.cpu49.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu49.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu49.num_busy_cycles             16244872.610088                       # Number of busy cycles
system.cpu49.num_cc_register_reads            4381030                       # number of times the CC registers were read
system.cpu49.num_cc_register_writes           3008868                       # number of times the CC registers were written
system.cpu49.num_conditional_control_insts      2194989                       # number of instructions that are conditional controls
system.cpu49.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu49.num_fp_insts                           0                       # number of float instructions
system.cpu49.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu49.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu49.num_func_calls                    855991                       # number of times a function call or return occured
system.cpu49.num_idle_cycles             1203467635.389912                       # Number of idle cycles
system.cpu49.num_int_alu_accesses            15449920                       # Number of integer alu accesses
system.cpu49.num_int_insts                   15449920                       # number of integer instructions
system.cpu49.num_int_register_reads          20423745                       # number of times the integer registers were read
system.cpu49.num_int_register_writes         12075576                       # number of times the integer registers were written
system.cpu49.num_load_insts                   3264945                       # Number of load instructions
system.cpu49.num_mem_refs                     5606952                       # number of memory refs
system.cpu49.num_store_insts                  2342007                       # Number of store instructions
system.cpu49.num_vec_alu_accesses                9269                       # Number of vector alu accesses
system.cpu49.num_vec_insts                       9269                       # number of vector instructions
system.cpu49.num_vec_register_reads              7896                       # number of times the vector registers were read
system.cpu49.num_vec_register_writes             1437                       # number of times the vector registers were written
system.cpu49.op_class::No_OpClass                1855      0.01%      0.01% # Class of executed instruction
system.cpu49.op_class::IntAlu                11313532     66.73%     66.74% # Class of executed instruction
system.cpu49.op_class::IntMult                  25898      0.15%     66.89% # Class of executed instruction
system.cpu49.op_class::IntDiv                    5951      0.04%     66.93% # Class of executed instruction
system.cpu49.op_class::FloatAdd                     0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::FloatCmp                     0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::FloatCvt                     0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::FloatMult                    0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::FloatMultAcc                 0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::FloatDiv                     0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::FloatMisc                   66      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::FloatSqrt                    0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdAdd                      0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdAddAcc                   0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdAlu                      0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdCmp                      0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdCvt                      0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdMisc                     0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdMult                     0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdMultAcc                  0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdShift                    0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdShiftAcc                 0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdDiv                      0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdSqrt                     0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatAdd                 0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatAlu                 0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatCmp                 0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatCvt                 0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatDiv                 0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatMisc                0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatMult                0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatMultAcc             0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatSqrt                0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdReduceAdd                0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdReduceAlu                0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdReduceCmp                0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatReduceAdd            0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdFloatReduceCmp            0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdAes                      0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdAesMix                   0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdSha1Hash                 0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdSha1Hash2                0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdSha256Hash               0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdSha256Hash2              0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdShaSigma2                0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdShaSigma3                0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::SimdPredAlu                  0      0.00%     66.93% # Class of executed instruction
system.cpu49.op_class::MemRead                3264945     19.26%     86.19% # Class of executed instruction
system.cpu49.op_class::MemWrite               2342007     13.81%    100.00% # Class of executed instruction
system.cpu49.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::total                 16954254                       # Class of executed instruction
system.cpu50.Branches                         3080167                       # Number of branches fetched
system.cpu50.committedInsts                  13571729                       # Number of instructions committed
system.cpu50.committedOps                    15987027                       # Number of ops (including micro ops) committed
system.cpu50.dtb.accesses                     5325210                       # DTB accesses
system.cpu50.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu50.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu50.dtb.flush_entries                    673                       # Number of entries that have been flushed from TLB
system.cpu50.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu50.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu50.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu50.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.dtb.hits                         5322027                       # DTB hits
system.cpu50.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu50.dtb.inst_hits                          0                       # ITB inst hits
system.cpu50.dtb.inst_misses                        0                       # ITB inst misses
system.cpu50.dtb.misses                          3183                       # DTB misses
system.cpu50.dtb.perms_faults                      93                       # Number of TLB faults due to permissions restrictions
system.cpu50.dtb.prefetch_faults                  963                       # Number of TLB faults due to prefetch
system.cpu50.dtb.read_accesses                3219720                       # DTB read accesses
system.cpu50.dtb.read_hits                    3217054                       # DTB read hits
system.cpu50.dtb.read_misses                     2666                       # DTB read misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu50.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu50.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu50.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu50.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu50.dtb.walker.walkPageSizes::4K         2850     96.41%     96.41% # Table walker page sizes translated
system.cpu50.dtb.walker.walkPageSizes::2M           82      2.77%     99.19% # Table walker page sizes translated
system.cpu50.dtb.walker.walkPageSizes::1G           24      0.81%    100.00% # Table walker page sizes translated
system.cpu50.dtb.walker.walkPageSizes::total         2956                       # Table walker page sizes translated
system.cpu50.dtb.walker.walkRequestOrigin_Requested::Data         3183                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Requested::total         3183                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::Data         2956                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::total         2956                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin::total         6139                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkWaitTime::samples         3183                       # Table walker wait (enqueue to first request) latency
system.cpu50.dtb.walker.walkWaitTime::0          3183    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu50.dtb.walker.walkWaitTime::total         3183                       # Table walker wait (enqueue to first request) latency
system.cpu50.dtb.walker.walks                    3183                       # Table walker walks requested
system.cpu50.dtb.walker.walksLong                3183                       # Table walker walks initiated with long descriptors
system.cpu50.dtb.walker.walksPending::samples    689286856                       # Table walker pending requests distribution
system.cpu50.dtb.walker.walksPending::0     689286856    100.00%    100.00% # Table walker pending requests distribution
system.cpu50.dtb.walker.walksPending::total    689286856                       # Table walker pending requests distribution
system.cpu50.dtb.write_accesses               2105490                       # DTB write accesses
system.cpu50.dtb.write_hits                   2104973                       # DTB write hits
system.cpu50.dtb.write_misses                     517                       # DTB write misses
system.cpu50.idle_fraction                   0.987441                       # Percentage of idle cycles
system.cpu50.itb.accesses                    13571380                       # DTB accesses
system.cpu50.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu50.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu50.itb.flush_entries                    585                       # Number of entries that have been flushed from TLB
system.cpu50.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu50.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu50.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu50.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.itb.hits                        13551820                       # DTB hits
system.cpu50.itb.inst_accesses               13571380                       # ITB inst accesses
system.cpu50.itb.inst_hits                   13551820                       # ITB inst hits
system.cpu50.itb.inst_misses                    19560                       # ITB inst misses
system.cpu50.itb.misses                         19560                       # DTB misses
system.cpu50.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu50.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu50.itb.read_accesses                      0                       # DTB read accesses
system.cpu50.itb.read_hits                          0                       # DTB read hits
system.cpu50.itb.read_misses                        0                       # DTB read misses
system.cpu50.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu50.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu50.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu50.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu50.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu50.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu50.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu50.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu50.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu50.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu50.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu50.itb.walker.walkPageSizes::4K        19331     99.25%     99.25% # Table walker page sizes translated
system.cpu50.itb.walker.walkPageSizes::2M          146      0.75%    100.00% # Table walker page sizes translated
system.cpu50.itb.walker.walkPageSizes::total        19477                       # Table walker page sizes translated
system.cpu50.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Requested::Inst        19560                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Requested::total        19560                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::Inst        19477                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::total        19477                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin::total        39037                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkWaitTime::samples        19560                       # Table walker wait (enqueue to first request) latency
system.cpu50.itb.walker.walkWaitTime::0         19560    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu50.itb.walker.walkWaitTime::total        19560                       # Table walker wait (enqueue to first request) latency
system.cpu50.itb.walker.walks                   19560                       # Table walker walks requested
system.cpu50.itb.walker.walksLong               19560                       # Table walker walks initiated with long descriptors
system.cpu50.itb.walker.walksPending::samples    689259076                       # Table walker pending requests distribution
system.cpu50.itb.walker.walksPending::0     689259076    100.00%    100.00% # Table walker pending requests distribution
system.cpu50.itb.walker.walksPending::total    689259076                       # Table walker pending requests distribution
system.cpu50.itb.write_accesses                     0                       # DTB write accesses
system.cpu50.itb.write_hits                         0                       # DTB write hits
system.cpu50.itb.write_misses                       0                       # DTB write misses
system.cpu50.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu50.kern.inst.quiesce                   1588                       # number of quiesce instructions executed
system.cpu50.not_idle_fraction               0.012559                       # Percentage of non-idle cycles
system.cpu50.numCycles                     1257868993                       # number of cpu cycles simulated
system.cpu50.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu50.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu50.num_busy_cycles             15798086.974876                       # Number of busy cycles
system.cpu50.num_cc_register_reads            4134750                       # number of times the CC registers were read
system.cpu50.num_cc_register_writes           2778690                       # number of times the CC registers were written
system.cpu50.num_conditional_control_insts      2027621                       # number of instructions that are conditional controls
system.cpu50.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu50.num_fp_insts                           0                       # number of float instructions
system.cpu50.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu50.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu50.num_func_calls                    918289                       # number of times a function call or return occured
system.cpu50.num_idle_cycles             1242070906.025124                       # Number of idle cycles
system.cpu50.num_int_alu_accesses            14568143                       # Number of integer alu accesses
system.cpu50.num_int_insts                   14568143                       # number of integer instructions
system.cpu50.num_int_register_reads          19029782                       # number of times the integer registers were read
system.cpu50.num_int_register_writes         11456797                       # number of times the integer registers were written
system.cpu50.num_load_insts                   3215622                       # Number of load instructions
system.cpu50.num_mem_refs                     5320975                       # number of memory refs
system.cpu50.num_store_insts                  2105353                       # Number of store instructions
system.cpu50.num_vec_alu_accesses               10327                       # Number of vector alu accesses
system.cpu50.num_vec_insts                      10327                       # number of vector instructions
system.cpu50.num_vec_register_reads              8919                       # number of times the vector registers were read
system.cpu50.num_vec_register_writes             1469                       # number of times the vector registers were written
system.cpu50.op_class::No_OpClass                2601      0.02%      0.02% # Class of executed instruction
system.cpu50.op_class::IntAlu                10621412     66.43%     66.45% # Class of executed instruction
system.cpu50.op_class::IntMult                  35314      0.22%     66.67% # Class of executed instruction
system.cpu50.op_class::IntDiv                    7377      0.05%     66.72% # Class of executed instruction
system.cpu50.op_class::FloatAdd                     4      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::FloatCmp                    15      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::FloatCvt                     6      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::FloatMult                    0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::FloatMultAcc                 0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::FloatDiv                     0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::FloatMisc                  123      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::FloatSqrt                    0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdAdd                      0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdAddAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdAlu                      0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdCmp                      0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdCvt                      0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdMisc                     0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdMult                     0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdMultAcc                  0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdShift                    0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdShiftAcc                 0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdDiv                      0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdSqrt                     0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatAdd                 0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatAlu                 0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatCmp                 0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatCvt                 0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatDiv                 0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatMisc                0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatMult                0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatMultAcc             0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatSqrt                0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdReduceAdd                0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdReduceAlu                0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdReduceCmp                0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatReduceAdd            0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdFloatReduceCmp            0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdAes                      0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdAesMix                   0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdSha1Hash                 0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdSha1Hash2                0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdSha256Hash               0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdSha256Hash2              0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdShaSigma2                0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdShaSigma3                0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::SimdPredAlu                  0      0.00%     66.72% # Class of executed instruction
system.cpu50.op_class::MemRead                3215622     20.11%     86.83% # Class of executed instruction
system.cpu50.op_class::MemWrite               2105353     13.17%    100.00% # Class of executed instruction
system.cpu50.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::total                 15987827                       # Class of executed instruction
system.cpu51.Branches                         3248581                       # Number of branches fetched
system.cpu51.committedInsts                  14449995                       # Number of instructions committed
system.cpu51.committedOps                    16933128                       # Number of ops (including micro ops) committed
system.cpu51.dtb.accesses                     5577747                       # DTB accesses
system.cpu51.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu51.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu51.dtb.flush_entries                    654                       # Number of entries that have been flushed from TLB
system.cpu51.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu51.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu51.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu51.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.dtb.hits                         5572771                       # DTB hits
system.cpu51.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu51.dtb.inst_hits                          0                       # ITB inst hits
system.cpu51.dtb.inst_misses                        0                       # ITB inst misses
system.cpu51.dtb.misses                          4976                       # DTB misses
system.cpu51.dtb.perms_faults                     202                       # Number of TLB faults due to permissions restrictions
system.cpu51.dtb.prefetch_faults                 1718                       # Number of TLB faults due to prefetch
system.cpu51.dtb.read_accesses                3358464                       # DTB read accesses
system.cpu51.dtb.read_hits                    3354285                       # DTB read hits
system.cpu51.dtb.read_misses                     4179                       # DTB read misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu51.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu51.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu51.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu51.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu51.dtb.walker.walkPageSizes::4K         4354     97.36%     97.36% # Table walker page sizes translated
system.cpu51.dtb.walker.walkPageSizes::2M           91      2.03%     99.40% # Table walker page sizes translated
system.cpu51.dtb.walker.walkPageSizes::1G           27      0.60%    100.00% # Table walker page sizes translated
system.cpu51.dtb.walker.walkPageSizes::total         4472                       # Table walker page sizes translated
system.cpu51.dtb.walker.walkRequestOrigin_Requested::Data         4976                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Requested::total         4976                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::Data         4472                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::total         4472                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin::total         9448                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkWaitTime::samples         4976                       # Table walker wait (enqueue to first request) latency
system.cpu51.dtb.walker.walkWaitTime::0          4976    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu51.dtb.walker.walkWaitTime::total         4976                       # Table walker wait (enqueue to first request) latency
system.cpu51.dtb.walker.walks                    4976                       # Table walker walks requested
system.cpu51.dtb.walker.walksLong                4976                       # Table walker walks initiated with long descriptors
system.cpu51.dtb.walker.walksPending::samples  -1417760392                       # Table walker pending requests distribution
system.cpu51.dtb.walker.walksPending::0   -1417760392    100.00%    100.00% # Table walker pending requests distribution
system.cpu51.dtb.walker.walksPending::total  -1417760392                       # Table walker pending requests distribution
system.cpu51.dtb.write_accesses               2219283                       # DTB write accesses
system.cpu51.dtb.write_hits                   2218486                       # DTB write hits
system.cpu51.dtb.write_misses                     797                       # DTB write misses
system.cpu51.idle_fraction                   0.986697                       # Percentage of idle cycles
system.cpu51.itb.accesses                    14450349                       # DTB accesses
system.cpu51.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu51.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu51.itb.flush_entries                    396                       # Number of entries that have been flushed from TLB
system.cpu51.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu51.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu51.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu51.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.itb.hits                        14434515                       # DTB hits
system.cpu51.itb.inst_accesses               14450349                       # ITB inst accesses
system.cpu51.itb.inst_hits                   14434515                       # ITB inst hits
system.cpu51.itb.inst_misses                    15834                       # ITB inst misses
system.cpu51.itb.misses                         15834                       # DTB misses
system.cpu51.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu51.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu51.itb.read_accesses                      0                       # DTB read accesses
system.cpu51.itb.read_hits                          0                       # DTB read hits
system.cpu51.itb.read_misses                        0                       # DTB read misses
system.cpu51.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu51.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu51.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu51.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu51.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu51.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu51.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu51.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu51.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu51.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu51.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu51.itb.walker.walkPageSizes::4K        15610     99.58%     99.58% # Table walker page sizes translated
system.cpu51.itb.walker.walkPageSizes::2M           66      0.42%    100.00% # Table walker page sizes translated
system.cpu51.itb.walker.walkPageSizes::total        15676                       # Table walker page sizes translated
system.cpu51.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Requested::Inst        15834                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Requested::total        15834                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::Inst        15676                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::total        15676                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin::total        31510                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkWaitTime::samples        15834                       # Table walker wait (enqueue to first request) latency
system.cpu51.itb.walker.walkWaitTime::0         15834    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu51.itb.walker.walkWaitTime::total        15834                       # Table walker wait (enqueue to first request) latency
system.cpu51.itb.walker.walks                   15834                       # Table walker walks requested
system.cpu51.itb.walker.walksLong               15834                       # Table walker walks initiated with long descriptors
system.cpu51.itb.walker.walksPending::samples  -1417788172                       # Table walker pending requests distribution
system.cpu51.itb.walker.walksPending::0   -1417788172    100.00%    100.00% # Table walker pending requests distribution
system.cpu51.itb.walker.walksPending::total  -1417788172                       # Table walker pending requests distribution
system.cpu51.itb.write_accesses                     0                       # DTB write accesses
system.cpu51.itb.write_hits                         0                       # DTB write hits
system.cpu51.itb.write_misses                       0                       # DTB write misses
system.cpu51.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu51.kern.inst.quiesce                   1390                       # number of quiesce instructions executed
system.cpu51.not_idle_fraction               0.013303                       # Percentage of non-idle cycles
system.cpu51.numCycles                     1225472763                       # number of cpu cycles simulated
system.cpu51.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu51.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu51.num_busy_cycles             16302833.922968                       # Number of busy cycles
system.cpu51.num_cc_register_reads            4502846                       # number of times the CC registers were read
system.cpu51.num_cc_register_writes           3162114                       # number of times the CC registers were written
system.cpu51.num_conditional_control_insts      2264365                       # number of instructions that are conditional controls
system.cpu51.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu51.num_fp_insts                           0                       # number of float instructions
system.cpu51.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu51.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu51.num_func_calls                    850483                       # number of times a function call or return occured
system.cpu51.num_idle_cycles             1209169929.077032                       # Number of idle cycles
system.cpu51.num_int_alu_accesses            15382193                       # Number of integer alu accesses
system.cpu51.num_int_insts                   15382193                       # number of integer instructions
system.cpu51.num_int_register_reads          20363058                       # number of times the integer registers were read
system.cpu51.num_int_register_writes         12137435                       # number of times the integer registers were written
system.cpu51.num_load_insts                   3352621                       # Number of load instructions
system.cpu51.num_mem_refs                     5571703                       # number of memory refs
system.cpu51.num_store_insts                  2219082                       # Number of store instructions
system.cpu51.num_vec_alu_accesses                8405                       # Number of vector alu accesses
system.cpu51.num_vec_insts                       8405                       # number of vector instructions
system.cpu51.num_vec_register_reads              6468                       # number of times the vector registers were read
system.cpu51.num_vec_register_writes             2025                       # number of times the vector registers were written
system.cpu51.op_class::No_OpClass                2988      0.02%      0.02% # Class of executed instruction
system.cpu51.op_class::IntAlu                11321650     66.86%     66.87% # Class of executed instruction
system.cpu51.op_class::IntMult                  32004      0.19%     67.06% # Class of executed instruction
system.cpu51.op_class::IntDiv                    5901      0.03%     67.10% # Class of executed instruction
system.cpu51.op_class::FloatAdd                     0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::FloatCmp                     0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::FloatCvt                     0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::FloatMult                    0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::FloatMultAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::FloatDiv                     0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::FloatMisc                  320      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::FloatSqrt                    0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdAdd                      0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdAddAcc                   0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdAlu                      0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdCmp                      0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdCvt                      0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdMisc                     0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdMult                     0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdMultAcc                  0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdShift                    0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdShiftAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdDiv                      0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdSqrt                     0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatAdd                 0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatAlu                 0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatCmp                 0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatCvt                 0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatDiv                 0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatMisc                0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatMult                0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatMultAcc             0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatSqrt                0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdReduceAdd                0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdReduceAlu                0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdReduceCmp                0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatReduceAdd            0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdFloatReduceCmp            0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdAes                      0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdAesMix                   0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdSha1Hash                 0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdSha1Hash2                0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdSha256Hash               0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdSha256Hash2              0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdShaSigma2                0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdShaSigma3                0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::SimdPredAlu                  0      0.00%     67.10% # Class of executed instruction
system.cpu51.op_class::MemRead                3352621     19.80%     86.90% # Class of executed instruction
system.cpu51.op_class::MemWrite               2219082     13.10%    100.00% # Class of executed instruction
system.cpu51.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::total                 16934566                       # Class of executed instruction
system.cpu52.Branches                         2771137                       # Number of branches fetched
system.cpu52.committedInsts                  12337337                       # Number of instructions committed
system.cpu52.committedOps                    14454708                       # Number of ops (including micro ops) committed
system.cpu52.dtb.accesses                     4864946                       # DTB accesses
system.cpu52.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu52.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu52.dtb.flush_entries                    860                       # Number of entries that have been flushed from TLB
system.cpu52.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu52.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu52.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu52.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.dtb.hits                         4861576                       # DTB hits
system.cpu52.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu52.dtb.inst_hits                          0                       # ITB inst hits
system.cpu52.dtb.inst_misses                        0                       # ITB inst misses
system.cpu52.dtb.misses                          3370                       # DTB misses
system.cpu52.dtb.perms_faults                     152                       # Number of TLB faults due to permissions restrictions
system.cpu52.dtb.prefetch_faults                  915                       # Number of TLB faults due to prefetch
system.cpu52.dtb.read_accesses                2994722                       # DTB read accesses
system.cpu52.dtb.read_hits                    2991908                       # DTB read hits
system.cpu52.dtb.read_misses                     2814                       # DTB read misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu52.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu52.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu52.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu52.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu52.dtb.walker.walkPageSizes::4K         3067     97.40%     97.40% # Table walker page sizes translated
system.cpu52.dtb.walker.walkPageSizes::2M           56      1.78%     99.17% # Table walker page sizes translated
system.cpu52.dtb.walker.walkPageSizes::1G           26      0.83%    100.00% # Table walker page sizes translated
system.cpu52.dtb.walker.walkPageSizes::total         3149                       # Table walker page sizes translated
system.cpu52.dtb.walker.walkRequestOrigin_Requested::Data         3370                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Requested::total         3370                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::Data         3149                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::total         3149                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin::total         6519                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkWaitTime::samples         3370                       # Table walker wait (enqueue to first request) latency
system.cpu52.dtb.walker.walkWaitTime::0          3370    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu52.dtb.walker.walkWaitTime::total         3370                       # Table walker wait (enqueue to first request) latency
system.cpu52.dtb.walker.walks                    3370                       # Table walker walks requested
system.cpu52.dtb.walker.walksLong                3370                       # Table walker walks initiated with long descriptors
system.cpu52.dtb.walker.walksPending::samples    769042900                       # Table walker pending requests distribution
system.cpu52.dtb.walker.walksPending::0     769042900    100.00%    100.00% # Table walker pending requests distribution
system.cpu52.dtb.walker.walksPending::total    769042900                       # Table walker pending requests distribution
system.cpu52.dtb.write_accesses               1870224                       # DTB write accesses
system.cpu52.dtb.write_hits                   1869668                       # DTB write hits
system.cpu52.dtb.write_misses                     556                       # DTB write misses
system.cpu52.idle_fraction                   0.988644                       # Percentage of idle cycles
system.cpu52.itb.accesses                    12336915                       # DTB accesses
system.cpu52.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu52.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu52.itb.flush_entries                    712                       # Number of entries that have been flushed from TLB
system.cpu52.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu52.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu52.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu52.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.itb.hits                        12326283                       # DTB hits
system.cpu52.itb.inst_accesses               12336915                       # ITB inst accesses
system.cpu52.itb.inst_hits                   12326283                       # ITB inst hits
system.cpu52.itb.inst_misses                    10632                       # ITB inst misses
system.cpu52.itb.misses                         10632                       # DTB misses
system.cpu52.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu52.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu52.itb.read_accesses                      0                       # DTB read accesses
system.cpu52.itb.read_hits                          0                       # DTB read hits
system.cpu52.itb.read_misses                        0                       # DTB read misses
system.cpu52.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu52.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu52.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu52.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu52.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu52.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu52.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu52.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu52.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu52.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu52.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu52.itb.walker.walkPageSizes::4K        10493     99.42%     99.42% # Table walker page sizes translated
system.cpu52.itb.walker.walkPageSizes::2M           61      0.58%    100.00% # Table walker page sizes translated
system.cpu52.itb.walker.walkPageSizes::total        10554                       # Table walker page sizes translated
system.cpu52.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Requested::Inst        10632                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Requested::total        10632                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::Inst        10554                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::total        10554                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin::total        21186                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkWaitTime::samples        10632                       # Table walker wait (enqueue to first request) latency
system.cpu52.itb.walker.walkWaitTime::0         10632    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu52.itb.walker.walkWaitTime::total        10632                       # Table walker wait (enqueue to first request) latency
system.cpu52.itb.walker.walks                   10632                       # Table walker walks requested
system.cpu52.itb.walker.walksLong               10632                       # Table walker walks initiated with long descriptors
system.cpu52.itb.walker.walksPending::samples    769015120                       # Table walker pending requests distribution
system.cpu52.itb.walker.walksPending::0     769015120    100.00%    100.00% # Table walker pending requests distribution
system.cpu52.itb.walker.walksPending::total    769015120                       # Table walker pending requests distribution
system.cpu52.itb.write_accesses                     0                       # DTB write accesses
system.cpu52.itb.write_hits                         0                       # DTB write hits
system.cpu52.itb.write_misses                       0                       # DTB write misses
system.cpu52.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu52.kern.inst.quiesce                   1395                       # number of quiesce instructions executed
system.cpu52.not_idle_fraction               0.011356                       # Percentage of non-idle cycles
system.cpu52.numCycles                     1193070812                       # number of cpu cycles simulated
system.cpu52.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu52.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu52.num_busy_cycles             13548100.285864                       # Number of busy cycles
system.cpu52.num_cc_register_reads            3910853                       # number of times the CC registers were read
system.cpu52.num_cc_register_writes           2530563                       # number of times the CC registers were written
system.cpu52.num_conditional_control_insts      1925266                       # number of instructions that are conditional controls
system.cpu52.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu52.num_fp_insts                           0                       # number of float instructions
system.cpu52.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu52.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu52.num_func_calls                    708647                       # number of times a function call or return occured
system.cpu52.num_idle_cycles             1179522711.714136                       # Number of idle cycles
system.cpu52.num_int_alu_accesses            13093857                       # Number of integer alu accesses
system.cpu52.num_int_insts                   13093857                       # number of integer instructions
system.cpu52.num_int_register_reads          16843086                       # number of times the integer registers were read
system.cpu52.num_int_register_writes         10295667                       # number of times the integer registers were written
system.cpu52.num_load_insts                   2991095                       # Number of load instructions
system.cpu52.num_mem_refs                     4861208                       # number of memory refs
system.cpu52.num_store_insts                  1870113                       # Number of store instructions
system.cpu52.num_vec_alu_accesses                6494                       # Number of vector alu accesses
system.cpu52.num_vec_insts                       6494                       # number of vector instructions
system.cpu52.num_vec_register_reads              5286                       # number of times the vector registers were read
system.cpu52.num_vec_register_writes             1224                       # number of times the vector registers were written
system.cpu52.op_class::No_OpClass                2130      0.01%      0.01% # Class of executed instruction
system.cpu52.op_class::IntAlu                 9560546     66.14%     66.15% # Class of executed instruction
system.cpu52.op_class::IntMult                  25194      0.17%     66.33% # Class of executed instruction
system.cpu52.op_class::IntDiv                    6348      0.04%     66.37% # Class of executed instruction
system.cpu52.op_class::FloatAdd                     0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::FloatCmp                     0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::FloatCvt                     0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::FloatMult                    0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::FloatMultAcc                 0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::FloatDiv                     0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::FloatMisc                   34      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::FloatSqrt                    0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdAdd                      0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdAddAcc                   0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdAlu                      0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdCmp                      0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdCvt                      0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdMisc                     0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdMult                     0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdMultAcc                  0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdShift                    0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdShiftAcc                 0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdDiv                      0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdSqrt                     0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatAdd                 0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatAlu                 0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatCmp                 0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatCvt                 0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatDiv                 0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatMisc                0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatMult                0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatMultAcc             0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatSqrt                0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdReduceAdd                0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdReduceAlu                0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdReduceCmp                0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatReduceAdd            0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdFloatReduceCmp            0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdAes                      0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdAesMix                   0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdSha1Hash                 0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdSha1Hash2                0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdSha256Hash               0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdSha256Hash2              0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdShaSigma2                0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdShaSigma3                0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::SimdPredAlu                  0      0.00%     66.37% # Class of executed instruction
system.cpu52.op_class::MemRead                2991095     20.69%     87.06% # Class of executed instruction
system.cpu52.op_class::MemWrite               1870113     12.94%    100.00% # Class of executed instruction
system.cpu52.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::total                 14455460                       # Class of executed instruction
system.cpu53.Branches                         1850414                       # Number of branches fetched
system.cpu53.committedInsts                   8037131                       # Number of instructions committed
system.cpu53.committedOps                     9396388                       # Number of ops (including micro ops) committed
system.cpu53.dtb.accesses                     3101417                       # DTB accesses
system.cpu53.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu53.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu53.dtb.flush_entries                    451                       # Number of entries that have been flushed from TLB
system.cpu53.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu53.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu53.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu53.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.dtb.hits                         3099321                       # DTB hits
system.cpu53.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu53.dtb.inst_hits                          0                       # ITB inst hits
system.cpu53.dtb.inst_misses                        0                       # ITB inst misses
system.cpu53.dtb.misses                          2096                       # DTB misses
system.cpu53.dtb.perms_faults                      75                       # Number of TLB faults due to permissions restrictions
system.cpu53.dtb.prefetch_faults                  594                       # Number of TLB faults due to prefetch
system.cpu53.dtb.read_accesses                1953229                       # DTB read accesses
system.cpu53.dtb.read_hits                    1951482                       # DTB read hits
system.cpu53.dtb.read_misses                     1747                       # DTB read misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu53.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu53.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu53.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu53.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu53.dtb.walker.walkPageSizes::4K         1852     97.01%     97.01% # Table walker page sizes translated
system.cpu53.dtb.walker.walkPageSizes::2M           39      2.04%     99.06% # Table walker page sizes translated
system.cpu53.dtb.walker.walkPageSizes::1G           18      0.94%    100.00% # Table walker page sizes translated
system.cpu53.dtb.walker.walkPageSizes::total         1909                       # Table walker page sizes translated
system.cpu53.dtb.walker.walkRequestOrigin_Requested::Data         2096                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Requested::total         2096                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::Data         1909                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::total         1909                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin::total         4005                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkWaitTime::samples         2096                       # Table walker wait (enqueue to first request) latency
system.cpu53.dtb.walker.walkWaitTime::0          2096    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu53.dtb.walker.walkWaitTime::total         2096                       # Table walker wait (enqueue to first request) latency
system.cpu53.dtb.walker.walks                    2096                       # Table walker walks requested
system.cpu53.dtb.walker.walksLong                2096                       # Table walker walks initiated with long descriptors
system.cpu53.dtb.walker.walksPending::samples  -1337976568                       # Table walker pending requests distribution
system.cpu53.dtb.walker.walksPending::0   -1337976568    100.00%    100.00% # Table walker pending requests distribution
system.cpu53.dtb.walker.walksPending::total  -1337976568                       # Table walker pending requests distribution
system.cpu53.dtb.write_accesses               1148188                       # DTB write accesses
system.cpu53.dtb.write_hits                   1147839                       # DTB write hits
system.cpu53.dtb.write_misses                     349                       # DTB write misses
system.cpu53.idle_fraction                   0.992618                       # Percentage of idle cycles
system.cpu53.itb.accesses                     8036417                       # DTB accesses
system.cpu53.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu53.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu53.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu53.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu53.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu53.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu53.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.itb.hits                         8029994                       # DTB hits
system.cpu53.itb.inst_accesses                8036417                       # ITB inst accesses
system.cpu53.itb.inst_hits                    8029994                       # ITB inst hits
system.cpu53.itb.inst_misses                     6423                       # ITB inst misses
system.cpu53.itb.misses                          6423                       # DTB misses
system.cpu53.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu53.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu53.itb.read_accesses                      0                       # DTB read accesses
system.cpu53.itb.read_hits                          0                       # DTB read hits
system.cpu53.itb.read_misses                        0                       # DTB read misses
system.cpu53.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu53.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu53.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu53.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu53.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu53.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu53.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu53.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu53.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu53.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu53.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu53.itb.walker.walkPageSizes::4K         6313     99.40%     99.40% # Table walker page sizes translated
system.cpu53.itb.walker.walkPageSizes::2M           38      0.60%    100.00% # Table walker page sizes translated
system.cpu53.itb.walker.walkPageSizes::total         6351                       # Table walker page sizes translated
system.cpu53.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Requested::Inst         6423                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Requested::total         6423                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::Inst         6351                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::total         6351                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin::total        12774                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkWaitTime::samples         6423                       # Table walker wait (enqueue to first request) latency
system.cpu53.itb.walker.walkWaitTime::0          6423    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu53.itb.walker.walkWaitTime::total         6423                       # Table walker wait (enqueue to first request) latency
system.cpu53.itb.walker.walks                    6423                       # Table walker walks requested
system.cpu53.itb.walker.walksLong                6423                       # Table walker walks initiated with long descriptors
system.cpu53.itb.walker.walksPending::samples  -1338004348                       # Table walker pending requests distribution
system.cpu53.itb.walker.walksPending::0   -1338004348    100.00%    100.00% # Table walker pending requests distribution
system.cpu53.itb.walker.walksPending::total  -1338004348                       # Table walker pending requests distribution
system.cpu53.itb.write_accesses                     0                       # DTB write accesses
system.cpu53.itb.write_hits                         0                       # DTB write hits
system.cpu53.itb.write_misses                       0                       # DTB write misses
system.cpu53.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu53.kern.inst.quiesce                   1282                       # number of quiesce instructions executed
system.cpu53.not_idle_fraction               0.007382                       # Percentage of non-idle cycles
system.cpu53.numCycles                     1175519878                       # number of cpu cycles simulated
system.cpu53.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu53.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu53.num_busy_cycles             8677277.316251                       # Number of busy cycles
system.cpu53.num_cc_register_reads            2779126                       # number of times the CC registers were read
system.cpu53.num_cc_register_writes           1468236                       # number of times the CC registers were written
system.cpu53.num_conditional_control_insts      1296201                       # number of instructions that are conditional controls
system.cpu53.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu53.num_fp_insts                           0                       # number of float instructions
system.cpu53.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu53.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu53.num_func_calls                    495884                       # number of times a function call or return occured
system.cpu53.num_idle_cycles             1166842600.683749                       # Number of idle cycles
system.cpu53.num_int_alu_accesses             8444652                       # Number of integer alu accesses
system.cpu53.num_int_insts                    8444652                       # number of integer instructions
system.cpu53.num_int_register_reads          10990835                       # number of times the integer registers were read
system.cpu53.num_int_register_writes          6584657                       # number of times the integer registers were written
system.cpu53.num_load_insts                   1950803                       # Number of load instructions
system.cpu53.num_mem_refs                     3098906                       # number of memory refs
system.cpu53.num_store_insts                  1148103                       # Number of store instructions
system.cpu53.num_vec_alu_accesses                4716                       # Number of vector alu accesses
system.cpu53.num_vec_insts                       4716                       # number of vector instructions
system.cpu53.num_vec_register_reads              3416                       # number of times the vector registers were read
system.cpu53.num_vec_register_writes             1304                       # number of times the vector registers were written
system.cpu53.op_class::No_OpClass                1188      0.01%      0.01% # Class of executed instruction
system.cpu53.op_class::IntAlu                 6277137     66.80%     66.81% # Class of executed instruction
system.cpu53.op_class::IntMult                  16963      0.18%     66.99% # Class of executed instruction
system.cpu53.op_class::IntDiv                    2670      0.03%     67.02% # Class of executed instruction
system.cpu53.op_class::FloatAdd                     0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::FloatCmp                     0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::FloatCvt                     0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::FloatMult                    0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::FloatMultAcc                 0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::FloatDiv                     0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::FloatMisc                    0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::FloatSqrt                    0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdAdd                      0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdAddAcc                   0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdAlu                      0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdCmp                      0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdCvt                      0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdMisc                     0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdMult                     0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdMultAcc                  0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdShift                    0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdShiftAcc                 0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdDiv                      0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdSqrt                     0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatAdd                 0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatAlu                 0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatCmp                 0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatCvt                 0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatDiv                 0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatMisc                0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatMult                0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatMultAcc             0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatSqrt                0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdReduceAdd                0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdReduceAlu                0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdReduceCmp                0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatReduceAdd            0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdFloatReduceCmp            0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdAes                      0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdAesMix                   0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdSha1Hash                 0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdSha1Hash2                0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdSha256Hash               0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdSha256Hash2              0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdShaSigma2                0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdShaSigma3                0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::SimdPredAlu                  0      0.00%     67.02% # Class of executed instruction
system.cpu53.op_class::MemRead                1950803     20.76%     87.78% # Class of executed instruction
system.cpu53.op_class::MemWrite               1148103     12.22%    100.00% # Class of executed instruction
system.cpu53.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::total                  9396864                       # Class of executed instruction
system.cpu54.Branches                         1590489                       # Number of branches fetched
system.cpu54.committedInsts                   6844131                       # Number of instructions committed
system.cpu54.committedOps                     7991565                       # Number of ops (including micro ops) committed
system.cpu54.dtb.accesses                     2644802                       # DTB accesses
system.cpu54.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu54.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu54.dtb.flush_entries                    299                       # Number of entries that have been flushed from TLB
system.cpu54.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu54.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu54.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu54.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.dtb.hits                         2643321                       # DTB hits
system.cpu54.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu54.dtb.inst_hits                          0                       # ITB inst hits
system.cpu54.dtb.inst_misses                        0                       # ITB inst misses
system.cpu54.dtb.misses                          1481                       # DTB misses
system.cpu54.dtb.perms_faults                      41                       # Number of TLB faults due to permissions restrictions
system.cpu54.dtb.prefetch_faults                  363                       # Number of TLB faults due to prefetch
system.cpu54.dtb.read_accesses                1700518                       # DTB read accesses
system.cpu54.dtb.read_hits                    1699263                       # DTB read hits
system.cpu54.dtb.read_misses                     1255                       # DTB read misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu54.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu54.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu54.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu54.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu54.dtb.walker.walkPageSizes::4K         1309     96.11%     96.11% # Table walker page sizes translated
system.cpu54.dtb.walker.walkPageSizes::2M           36      2.64%     98.75% # Table walker page sizes translated
system.cpu54.dtb.walker.walkPageSizes::1G           17      1.25%    100.00% # Table walker page sizes translated
system.cpu54.dtb.walker.walkPageSizes::total         1362                       # Table walker page sizes translated
system.cpu54.dtb.walker.walkRequestOrigin_Requested::Data         1481                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Requested::total         1481                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::Data         1362                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::total         1362                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin::total         2843                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkWaitTime::samples         1481                       # Table walker wait (enqueue to first request) latency
system.cpu54.dtb.walker.walkWaitTime::0          1481    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu54.dtb.walker.walkWaitTime::total         1481                       # Table walker wait (enqueue to first request) latency
system.cpu54.dtb.walker.walks                    1481                       # Table walker walks requested
system.cpu54.dtb.walker.walksLong                1481                       # Table walker walks initiated with long descriptors
system.cpu54.dtb.walker.walksPending::samples    850243504                       # Table walker pending requests distribution
system.cpu54.dtb.walker.walksPending::0     850243504    100.00%    100.00% # Table walker pending requests distribution
system.cpu54.dtb.walker.walksPending::total    850243504                       # Table walker pending requests distribution
system.cpu54.dtb.write_accesses                944284                       # DTB write accesses
system.cpu54.dtb.write_hits                    944058                       # DTB write hits
system.cpu54.dtb.write_misses                     226                       # DTB write misses
system.cpu54.idle_fraction                   0.993722                       # Percentage of idle cycles
system.cpu54.itb.accesses                     6843182                       # DTB accesses
system.cpu54.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu54.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu54.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu54.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu54.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu54.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu54.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.itb.hits                         6837690                       # DTB hits
system.cpu54.itb.inst_accesses                6843182                       # ITB inst accesses
system.cpu54.itb.inst_hits                    6837690                       # ITB inst hits
system.cpu54.itb.inst_misses                     5492                       # ITB inst misses
system.cpu54.itb.misses                          5492                       # DTB misses
system.cpu54.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu54.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu54.itb.read_accesses                      0                       # DTB read accesses
system.cpu54.itb.read_hits                          0                       # DTB read hits
system.cpu54.itb.read_misses                        0                       # DTB read misses
system.cpu54.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu54.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu54.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu54.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu54.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu54.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu54.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu54.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu54.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu54.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu54.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu54.itb.walker.walkPageSizes::4K         5397     99.21%     99.21% # Table walker page sizes translated
system.cpu54.itb.walker.walkPageSizes::2M           43      0.79%    100.00% # Table walker page sizes translated
system.cpu54.itb.walker.walkPageSizes::total         5440                       # Table walker page sizes translated
system.cpu54.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Requested::Inst         5492                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Requested::total         5492                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::Inst         5440                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::total         5440                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin::total        10932                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkWaitTime::samples         5492                       # Table walker wait (enqueue to first request) latency
system.cpu54.itb.walker.walkWaitTime::0          5492    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu54.itb.walker.walkWaitTime::total         5492                       # Table walker wait (enqueue to first request) latency
system.cpu54.itb.walker.walks                    5492                       # Table walker walks requested
system.cpu54.itb.walker.walksLong                5492                       # Table walker walks initiated with long descriptors
system.cpu54.itb.walker.walksPending::samples    850215724                       # Table walker pending requests distribution
system.cpu54.itb.walker.walksPending::0     850215724    100.00%    100.00% # Table walker pending requests distribution
system.cpu54.itb.walker.walksPending::total    850215724                       # Table walker pending requests distribution
system.cpu54.itb.write_accesses                     0                       # DTB write accesses
system.cpu54.itb.write_hits                         0                       # DTB write hits
system.cpu54.itb.write_misses                       0                       # DTB write misses
system.cpu54.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu54.kern.inst.quiesce                   1274                       # number of quiesce instructions executed
system.cpu54.not_idle_fraction               0.006278                       # Percentage of non-idle cycles
system.cpu54.numCycles                     1206771888                       # number of cpu cycles simulated
system.cpu54.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu54.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu54.num_busy_cycles             7575926.263859                       # Number of busy cycles
system.cpu54.num_cc_register_reads            2429906                       # number of times the CC registers were read
system.cpu54.num_cc_register_writes           1124310                       # number of times the CC registers were written
system.cpu54.num_conditional_control_insts      1102537                       # number of instructions that are conditional controls
system.cpu54.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu54.num_fp_insts                           0                       # number of float instructions
system.cpu54.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu54.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu54.num_func_calls                    443985                       # number of times a function call or return occured
system.cpu54.num_idle_cycles             1199195961.736141                       # Number of idle cycles
system.cpu54.num_int_alu_accesses             7156747                       # Number of integer alu accesses
system.cpu54.num_int_insts                    7156747                       # number of integer instructions
system.cpu54.num_int_register_reads           9243242                       # number of times the integer registers were read
system.cpu54.num_int_register_writes          5551072                       # number of times the integer registers were written
system.cpu54.num_load_insts                   1698525                       # Number of load instructions
system.cpu54.num_mem_refs                     2642764                       # number of memory refs
system.cpu54.num_store_insts                   944239                       # Number of store instructions
system.cpu54.num_vec_alu_accesses                2952                       # Number of vector alu accesses
system.cpu54.num_vec_insts                       2952                       # number of vector instructions
system.cpu54.num_vec_register_reads              2080                       # number of times the vector registers were read
system.cpu54.num_vec_register_writes              872                       # number of times the vector registers were written
system.cpu54.op_class::No_OpClass                 662      0.01%      0.01% # Class of executed instruction
system.cpu54.op_class::IntAlu                 5328558     66.68%     66.68% # Class of executed instruction
system.cpu54.op_class::IntMult                  16710      0.21%     66.89% # Class of executed instruction
system.cpu54.op_class::IntDiv                    3142      0.04%     66.93% # Class of executed instruction
system.cpu54.op_class::FloatAdd                     0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::FloatCmp                     0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::FloatCvt                     0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::FloatMult                    0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::FloatMultAcc                 0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::FloatDiv                     0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::FloatMisc                    0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::FloatSqrt                    0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdAdd                      0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdAddAcc                   0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdAlu                      0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdCmp                      0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdCvt                      0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdMisc                     0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdMult                     0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdMultAcc                  0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdShift                    0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdShiftAcc                 0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdDiv                      0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdSqrt                     0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatAdd                 0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatAlu                 0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatCmp                 0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatCvt                 0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatDiv                 0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatMisc                0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatMult                0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatMultAcc             0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatSqrt                0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdReduceAdd                0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdReduceAlu                0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdReduceCmp                0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatReduceAdd            0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdFloatReduceCmp            0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdAes                      0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdAesMix                   0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdSha1Hash                 0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdSha1Hash2                0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdSha256Hash               0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdSha256Hash2              0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdShaSigma2                0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdShaSigma3                0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::SimdPredAlu                  0      0.00%     66.93% # Class of executed instruction
system.cpu54.op_class::MemRead                1698525     21.25%     88.18% # Class of executed instruction
system.cpu54.op_class::MemWrite                944239     11.82%    100.00% # Class of executed instruction
system.cpu54.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::total                  7991836                       # Class of executed instruction
system.cpu55.Branches                         2557927                       # Number of branches fetched
system.cpu55.committedInsts                  11291931                       # Number of instructions committed
system.cpu55.committedOps                    13167422                       # Number of ops (including micro ops) committed
system.cpu55.dtb.accesses                     4354517                       # DTB accesses
system.cpu55.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu55.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu55.dtb.flush_entries                    634                       # Number of entries that have been flushed from TLB
system.cpu55.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu55.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu55.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu55.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.dtb.hits                         4350911                       # DTB hits
system.cpu55.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu55.dtb.inst_hits                          0                       # ITB inst hits
system.cpu55.dtb.inst_misses                        0                       # ITB inst misses
system.cpu55.dtb.misses                          3606                       # DTB misses
system.cpu55.dtb.perms_faults                     100                       # Number of TLB faults due to permissions restrictions
system.cpu55.dtb.prefetch_faults                  926                       # Number of TLB faults due to prefetch
system.cpu55.dtb.read_accesses                2714979                       # DTB read accesses
system.cpu55.dtb.read_hits                    2711897                       # DTB read hits
system.cpu55.dtb.read_misses                     3082                       # DTB read misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu55.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu55.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu55.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu55.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu55.dtb.walker.walkPageSizes::4K         3238     96.83%     96.83% # Table walker page sizes translated
system.cpu55.dtb.walker.walkPageSizes::2M           77      2.30%     99.13% # Table walker page sizes translated
system.cpu55.dtb.walker.walkPageSizes::1G           29      0.87%    100.00% # Table walker page sizes translated
system.cpu55.dtb.walker.walkPageSizes::total         3344                       # Table walker page sizes translated
system.cpu55.dtb.walker.walkRequestOrigin_Requested::Data         3606                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Requested::total         3606                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::Data         3344                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::total         3344                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin::total         6950                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkWaitTime::samples         3606                       # Table walker wait (enqueue to first request) latency
system.cpu55.dtb.walker.walkWaitTime::0          3606    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu55.dtb.walker.walkWaitTime::total         3606                       # Table walker wait (enqueue to first request) latency
system.cpu55.dtb.walker.walks                    3606                       # Table walker walks requested
system.cpu55.dtb.walker.walksLong                3606                       # Table walker walks initiated with long descriptors
system.cpu55.dtb.walker.walksPending::samples  -1254570232                       # Table walker pending requests distribution
system.cpu55.dtb.walker.walksPending::0   -1254570232    100.00%    100.00% # Table walker pending requests distribution
system.cpu55.dtb.walker.walksPending::total  -1254570232                       # Table walker pending requests distribution
system.cpu55.dtb.write_accesses               1639538                       # DTB write accesses
system.cpu55.dtb.write_hits                   1639014                       # DTB write hits
system.cpu55.dtb.write_misses                     524                       # DTB write misses
system.cpu55.idle_fraction                   0.989656                       # Percentage of idle cycles
system.cpu55.itb.accesses                    11291471                       # DTB accesses
system.cpu55.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu55.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu55.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu55.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu55.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu55.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu55.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.itb.hits                        11280238                       # DTB hits
system.cpu55.itb.inst_accesses               11291471                       # ITB inst accesses
system.cpu55.itb.inst_hits                   11280238                       # ITB inst hits
system.cpu55.itb.inst_misses                    11233                       # ITB inst misses
system.cpu55.itb.misses                         11233                       # DTB misses
system.cpu55.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu55.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu55.itb.read_accesses                      0                       # DTB read accesses
system.cpu55.itb.read_hits                          0                       # DTB read hits
system.cpu55.itb.read_misses                        0                       # DTB read misses
system.cpu55.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu55.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu55.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu55.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu55.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu55.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu55.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu55.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu55.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu55.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu55.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu55.itb.walker.walkPageSizes::4K        11063     99.37%     99.37% # Table walker page sizes translated
system.cpu55.itb.walker.walkPageSizes::2M           70      0.63%    100.00% # Table walker page sizes translated
system.cpu55.itb.walker.walkPageSizes::total        11133                       # Table walker page sizes translated
system.cpu55.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Requested::Inst        11233                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Requested::total        11233                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::Inst        11133                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::total        11133                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin::total        22366                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkWaitTime::samples        11233                       # Table walker wait (enqueue to first request) latency
system.cpu55.itb.walker.walkWaitTime::0         11233    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu55.itb.walker.walkWaitTime::total        11233                       # Table walker wait (enqueue to first request) latency
system.cpu55.itb.walker.walks                   11233                       # Table walker walks requested
system.cpu55.itb.walker.walksLong               11233                       # Table walker walks initiated with long descriptors
system.cpu55.itb.walker.walksPending::samples  -1254598012                       # Table walker pending requests distribution
system.cpu55.itb.walker.walksPending::0   -1254598012    100.00%    100.00% # Table walker pending requests distribution
system.cpu55.itb.walker.walksPending::total  -1254598012                       # Table walker pending requests distribution
system.cpu55.itb.write_accesses                     0                       # DTB write accesses
system.cpu55.itb.write_hits                         0                       # DTB write hits
system.cpu55.itb.write_misses                       0                       # DTB write misses
system.cpu55.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu55.kern.inst.quiesce                   1489                       # number of quiesce instructions executed
system.cpu55.not_idle_fraction               0.010344                       # Percentage of non-idle cycles
system.cpu55.numCycles                     1220433117                       # number of cpu cycles simulated
system.cpu55.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu55.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu55.num_busy_cycles             12624539.496147                       # Number of busy cycles
system.cpu55.num_cc_register_reads            3631241                       # number of times the CC registers were read
system.cpu55.num_cc_register_writes           2303704                       # number of times the CC registers were written
system.cpu55.num_conditional_control_insts      1787775                       # number of instructions that are conditional controls
system.cpu55.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu55.num_fp_insts                           0                       # number of float instructions
system.cpu55.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu55.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu55.num_func_calls                    679208                       # number of times a function call or return occured
system.cpu55.num_idle_cycles             1207808577.503853                       # Number of idle cycles
system.cpu55.num_int_alu_accesses            11933077                       # Number of integer alu accesses
system.cpu55.num_int_insts                   11933077                       # number of integer instructions
system.cpu55.num_int_register_reads          15628258                       # number of times the integer registers were read
system.cpu55.num_int_register_writes          9365150                       # number of times the integer registers were written
system.cpu55.num_load_insts                   2710203                       # Number of load instructions
system.cpu55.num_mem_refs                     4349634                       # number of memory refs
system.cpu55.num_store_insts                  1639431                       # Number of store instructions
system.cpu55.num_vec_alu_accesses                8146                       # Number of vector alu accesses
system.cpu55.num_vec_insts                       8146                       # number of vector instructions
system.cpu55.num_vec_register_reads              6432                       # number of times the vector registers were read
system.cpu55.num_vec_register_writes             1814                       # number of times the vector registers were written
system.cpu55.op_class::No_OpClass                1829      0.01%      0.01% # Class of executed instruction
system.cpu55.op_class::IntAlu                 8781911     66.69%     66.70% # Class of executed instruction
system.cpu55.op_class::IntMult                  28623      0.22%     66.92% # Class of executed instruction
system.cpu55.op_class::IntDiv                    5895      0.04%     66.97% # Class of executed instruction
system.cpu55.op_class::FloatAdd                     2      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::FloatCmp                     1      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::FloatCvt                     3      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::FloatMult                    0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::FloatMultAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::FloatDiv                     2      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::FloatMisc                  232      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::FloatSqrt                    0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdAdd                      0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdAddAcc                   0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdAlu                     12      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdCmp                      0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdCvt                      0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdMisc                     0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdMult                     0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdMultAcc                  0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdShift                    0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdShiftAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdDiv                      0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdSqrt                     0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatAdd                 0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatAlu                 0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatCmp                 0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatCvt                 0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatDiv                 0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatMisc                0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatMult                0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatMultAcc             0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatSqrt                0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdReduceAdd                0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdReduceAlu                0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdReduceCmp                0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatReduceAdd            0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdFloatReduceCmp            0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdAes                      0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdAesMix                   0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdSha1Hash                 0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdSha1Hash2                0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdSha256Hash               0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdSha256Hash2              0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdShaSigma2                0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdShaSigma3                0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::SimdPredAlu                  0      0.00%     66.97% # Class of executed instruction
system.cpu55.op_class::MemRead                2710203     20.58%     87.55% # Class of executed instruction
system.cpu55.op_class::MemWrite               1639431     12.45%    100.00% # Class of executed instruction
system.cpu55.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::total                 13168144                       # Class of executed instruction
system.cpu56.Branches                         3452627                       # Number of branches fetched
system.cpu56.committedInsts                  15256613                       # Number of instructions committed
system.cpu56.committedOps                    17923252                       # Number of ops (including micro ops) committed
system.cpu56.dtb.accesses                     5955542                       # DTB accesses
system.cpu56.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu56.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu56.dtb.flush_entries                    630                       # Number of entries that have been flushed from TLB
system.cpu56.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu56.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu56.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu56.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.dtb.hits                         5950857                       # DTB hits
system.cpu56.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu56.dtb.inst_hits                          0                       # ITB inst hits
system.cpu56.dtb.inst_misses                        0                       # ITB inst misses
system.cpu56.dtb.misses                          4685                       # DTB misses
system.cpu56.dtb.perms_faults                     149                       # Number of TLB faults due to permissions restrictions
system.cpu56.dtb.prefetch_faults                 1417                       # Number of TLB faults due to prefetch
system.cpu56.dtb.read_accesses                3588775                       # DTB read accesses
system.cpu56.dtb.read_hits                    3584820                       # DTB read hits
system.cpu56.dtb.read_misses                     3955                       # DTB read misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu56.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu56.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu56.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu56.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu56.dtb.walker.walkPageSizes::4K         4130     97.11%     97.11% # Table walker page sizes translated
system.cpu56.dtb.walker.walkPageSizes::2M           99      2.33%     99.44% # Table walker page sizes translated
system.cpu56.dtb.walker.walkPageSizes::1G           24      0.56%    100.00% # Table walker page sizes translated
system.cpu56.dtb.walker.walkPageSizes::total         4253                       # Table walker page sizes translated
system.cpu56.dtb.walker.walkRequestOrigin_Requested::Data         4685                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Requested::total         4685                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::Data         4253                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::total         4253                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin::total         8938                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkWaitTime::samples         4685                       # Table walker wait (enqueue to first request) latency
system.cpu56.dtb.walker.walkWaitTime::0          4685    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu56.dtb.walker.walkWaitTime::total         4685                       # Table walker wait (enqueue to first request) latency
system.cpu56.dtb.walker.walks                    4685                       # Table walker walks requested
system.cpu56.dtb.walker.walksLong                4685                       # Table walker walks initiated with long descriptors
system.cpu56.dtb.walker.walksPending::samples    932388628                       # Table walker pending requests distribution
system.cpu56.dtb.walker.walksPending::0     932388628    100.00%    100.00% # Table walker pending requests distribution
system.cpu56.dtb.walker.walksPending::total    932388628                       # Table walker pending requests distribution
system.cpu56.dtb.write_accesses               2366767                       # DTB write accesses
system.cpu56.dtb.write_hits                   2366037                       # DTB write hits
system.cpu56.dtb.write_misses                     730                       # DTB write misses
system.cpu56.idle_fraction                   0.985919                       # Percentage of idle cycles
system.cpu56.itb.accesses                    15256633                       # DTB accesses
system.cpu56.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu56.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu56.itb.flush_entries                    459                       # Number of entries that have been flushed from TLB
system.cpu56.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu56.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu56.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu56.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.itb.hits                        15235294                       # DTB hits
system.cpu56.itb.inst_accesses               15256633                       # ITB inst accesses
system.cpu56.itb.inst_hits                   15235294                       # ITB inst hits
system.cpu56.itb.inst_misses                    21339                       # ITB inst misses
system.cpu56.itb.misses                         21339                       # DTB misses
system.cpu56.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu56.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu56.itb.read_accesses                      0                       # DTB read accesses
system.cpu56.itb.read_hits                          0                       # DTB read hits
system.cpu56.itb.read_misses                        0                       # DTB read misses
system.cpu56.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu56.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu56.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu56.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu56.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu56.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu56.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu56.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu56.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu56.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu56.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu56.itb.walker.walkPageSizes::4K        21060     99.29%     99.29% # Table walker page sizes translated
system.cpu56.itb.walker.walkPageSizes::2M          151      0.71%    100.00% # Table walker page sizes translated
system.cpu56.itb.walker.walkPageSizes::total        21211                       # Table walker page sizes translated
system.cpu56.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Requested::Inst        21339                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Requested::total        21339                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::Inst        21211                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::total        21211                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin::total        42550                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkWaitTime::samples        21339                       # Table walker wait (enqueue to first request) latency
system.cpu56.itb.walker.walkWaitTime::0         21339    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu56.itb.walker.walkWaitTime::total        21339                       # Table walker wait (enqueue to first request) latency
system.cpu56.itb.walker.walks                   21339                       # Table walker walks requested
system.cpu56.itb.walker.walksLong               21339                       # Table walker walks initiated with long descriptors
system.cpu56.itb.walker.walksPending::samples    932360848                       # Table walker pending requests distribution
system.cpu56.itb.walker.walksPending::0     932360848    100.00%    100.00% # Table walker pending requests distribution
system.cpu56.itb.walker.walksPending::total    932360848                       # Table walker pending requests distribution
system.cpu56.itb.write_accesses                     0                       # DTB write accesses
system.cpu56.itb.write_hits                         0                       # DTB write hits
system.cpu56.itb.write_misses                       0                       # DTB write misses
system.cpu56.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu56.kern.inst.quiesce                   1875                       # number of quiesce instructions executed
system.cpu56.not_idle_fraction               0.014081                       # Percentage of non-idle cycles
system.cpu56.numCycles                     1218273465                       # number of cpu cycles simulated
system.cpu56.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu56.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu56.num_busy_cycles             17154144.385188                       # Number of busy cycles
system.cpu56.num_cc_register_reads            4593667                       # number of times the CC registers were read
system.cpu56.num_cc_register_writes           3257676                       # number of times the CC registers were written
system.cpu56.num_conditional_control_insts      2322806                       # number of instructions that are conditional controls
system.cpu56.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu56.num_fp_insts                           0                       # number of float instructions
system.cpu56.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu56.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu56.num_func_calls                    972854                       # number of times a function call or return occured
system.cpu56.num_idle_cycles             1201119320.614812                       # Number of idle cycles
system.cpu56.num_int_alu_accesses            16352600                       # Number of integer alu accesses
system.cpu56.num_int_insts                   16352600                       # number of integer instructions
system.cpu56.num_int_register_reads          21445155                       # number of times the integer registers were read
system.cpu56.num_int_register_writes         12875780                       # number of times the integer registers were written
system.cpu56.num_load_insts                   3583318                       # Number of load instructions
system.cpu56.num_mem_refs                     5949871                       # number of memory refs
system.cpu56.num_store_insts                  2366553                       # Number of store instructions
system.cpu56.num_vec_alu_accesses               13458                       # Number of vector alu accesses
system.cpu56.num_vec_insts                      13458                       # number of vector instructions
system.cpu56.num_vec_register_reads             11179                       # number of times the vector registers were read
system.cpu56.num_vec_register_writes             2355                       # number of times the vector registers were written
system.cpu56.op_class::No_OpClass                3244      0.02%      0.02% # Class of executed instruction
system.cpu56.op_class::IntAlu                11928137     66.55%     66.56% # Class of executed instruction
system.cpu56.op_class::IntMult                  35830      0.20%     66.76% # Class of executed instruction
system.cpu56.op_class::IntDiv                    7143      0.04%     66.80% # Class of executed instruction
system.cpu56.op_class::FloatAdd                     0      0.00%     66.80% # Class of executed instruction
system.cpu56.op_class::FloatCmp                     0      0.00%     66.80% # Class of executed instruction
system.cpu56.op_class::FloatCvt                     0      0.00%     66.80% # Class of executed instruction
system.cpu56.op_class::FloatMult                    0      0.00%     66.80% # Class of executed instruction
system.cpu56.op_class::FloatMultAcc                 0      0.00%     66.80% # Class of executed instruction
system.cpu56.op_class::FloatDiv                     0      0.00%     66.80% # Class of executed instruction
system.cpu56.op_class::FloatMisc                  211      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::FloatSqrt                    0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdAdd                      0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdAddAcc                   0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdAlu                      0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdCmp                      0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdCvt                      0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdMisc                     0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdMult                     0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdMultAcc                  0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdShift                    0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdShiftAcc                 0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdDiv                      0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdSqrt                     0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatAdd                 0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatAlu                 0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatCmp                 0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatCvt                 0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatDiv                 0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatMisc                0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatMult                0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatMultAcc             0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatSqrt                0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdReduceAdd                0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdReduceAlu                0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdReduceCmp                0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatReduceAdd            0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdFloatReduceCmp            0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdAes                      0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdAesMix                   0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdSha1Hash                 0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdSha1Hash2                0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdSha256Hash               0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdSha256Hash2              0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdShaSigma2                0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdShaSigma3                0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::SimdPredAlu                  0      0.00%     66.81% # Class of executed instruction
system.cpu56.op_class::MemRead                3583318     19.99%     86.80% # Class of executed instruction
system.cpu56.op_class::MemWrite               2366553     13.20%    100.00% # Class of executed instruction
system.cpu56.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::total                 17924436                       # Class of executed instruction
system.cpu57.Branches                         4364562                       # Number of branches fetched
system.cpu57.committedInsts                  18706787                       # Number of instructions committed
system.cpu57.committedOps                    22065829                       # Number of ops (including micro ops) committed
system.cpu57.dtb.accesses                     7267043                       # DTB accesses
system.cpu57.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu57.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu57.dtb.flush_entries                    411                       # Number of entries that have been flushed from TLB
system.cpu57.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu57.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu57.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu57.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.dtb.hits                         7256046                       # DTB hits
system.cpu57.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu57.dtb.inst_hits                          0                       # ITB inst hits
system.cpu57.dtb.inst_misses                        0                       # ITB inst misses
system.cpu57.dtb.misses                         10997                       # DTB misses
system.cpu57.dtb.perms_faults                      60                       # Number of TLB faults due to permissions restrictions
system.cpu57.dtb.prefetch_faults                 2416                       # Number of TLB faults due to prefetch
system.cpu57.dtb.read_accesses                4217523                       # DTB read accesses
system.cpu57.dtb.read_hits                    4207805                       # DTB read hits
system.cpu57.dtb.read_misses                     9718                       # DTB read misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu57.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu57.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu57.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu57.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu57.dtb.walker.walkPageSizes::4K        10561     98.75%     98.75% # Table walker page sizes translated
system.cpu57.dtb.walker.walkPageSizes::2M          123      1.15%     99.90% # Table walker page sizes translated
system.cpu57.dtb.walker.walkPageSizes::1G           11      0.10%    100.00% # Table walker page sizes translated
system.cpu57.dtb.walker.walkPageSizes::total        10695                       # Table walker page sizes translated
system.cpu57.dtb.walker.walkRequestOrigin_Requested::Data        10997                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Requested::total        10997                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::Data        10695                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::total        10695                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin::total        21692                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkWaitTime::samples        10997                       # Table walker wait (enqueue to first request) latency
system.cpu57.dtb.walker.walkWaitTime::0         10997    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu57.dtb.walker.walkWaitTime::total        10997                       # Table walker wait (enqueue to first request) latency
system.cpu57.dtb.walker.walks                   10997                       # Table walker walks requested
system.cpu57.dtb.walker.walksLong               10997                       # Table walker walks initiated with long descriptors
system.cpu57.dtb.walker.walksPending::samples  -1174058572                       # Table walker pending requests distribution
system.cpu57.dtb.walker.walksPending::0   -1174058572    100.00%    100.00% # Table walker pending requests distribution
system.cpu57.dtb.walker.walksPending::total  -1174058572                       # Table walker pending requests distribution
system.cpu57.dtb.write_accesses               3049520                       # DTB write accesses
system.cpu57.dtb.write_hits                   3048241                       # DTB write hits
system.cpu57.dtb.write_misses                    1279                       # DTB write misses
system.cpu57.idle_fraction                   0.982664                       # Percentage of idle cycles
system.cpu57.itb.accesses                    18707485                       # DTB accesses
system.cpu57.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu57.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu57.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu57.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu57.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu57.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu57.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.itb.hits                        18671991                       # DTB hits
system.cpu57.itb.inst_accesses               18707485                       # ITB inst accesses
system.cpu57.itb.inst_hits                   18671991                       # ITB inst hits
system.cpu57.itb.inst_misses                    35494                       # ITB inst misses
system.cpu57.itb.misses                         35494                       # DTB misses
system.cpu57.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu57.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu57.itb.read_accesses                      0                       # DTB read accesses
system.cpu57.itb.read_hits                          0                       # DTB read hits
system.cpu57.itb.read_misses                        0                       # DTB read misses
system.cpu57.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu57.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu57.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu57.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu57.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu57.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu57.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu57.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu57.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu57.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu57.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu57.itb.walker.walkPageSizes::4K        35239     99.45%     99.45% # Table walker page sizes translated
system.cpu57.itb.walker.walkPageSizes::2M          195      0.55%    100.00% # Table walker page sizes translated
system.cpu57.itb.walker.walkPageSizes::total        35434                       # Table walker page sizes translated
system.cpu57.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Requested::Inst        35494                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Requested::total        35494                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::Inst        35434                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::total        35434                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin::total        70928                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkWaitTime::samples        35494                       # Table walker wait (enqueue to first request) latency
system.cpu57.itb.walker.walkWaitTime::0         35494    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu57.itb.walker.walkWaitTime::total        35494                       # Table walker wait (enqueue to first request) latency
system.cpu57.itb.walker.walks                   35494                       # Table walker walks requested
system.cpu57.itb.walker.walksLong               35494                       # Table walker walks initiated with long descriptors
system.cpu57.itb.walker.walksPending::samples  -1174086352                       # Table walker pending requests distribution
system.cpu57.itb.walker.walksPending::0   -1174086352    100.00%    100.00% # Table walker pending requests distribution
system.cpu57.itb.walker.walksPending::total  -1174086352                       # Table walker pending requests distribution
system.cpu57.itb.write_accesses                     0                       # DTB write accesses
system.cpu57.itb.write_hits                         0                       # DTB write hits
system.cpu57.itb.write_misses                       0                       # DTB write misses
system.cpu57.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu57.kern.inst.quiesce                   1436                       # number of quiesce instructions executed
system.cpu57.not_idle_fraction               0.017336                       # Percentage of non-idle cycles
system.cpu57.numCycles                     1204616158                       # number of cpu cycles simulated
system.cpu57.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu57.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu57.num_busy_cycles             20883036.686577                       # Number of busy cycles
system.cpu57.num_cc_register_reads            5276746                       # number of times the CC registers were read
system.cpu57.num_cc_register_writes           3841734                       # number of times the CC registers were written
system.cpu57.num_conditional_control_insts      2901837                       # number of instructions that are conditional controls
system.cpu57.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu57.num_fp_insts                           0                       # number of float instructions
system.cpu57.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu57.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu57.num_func_calls                   1224088                       # number of times a function call or return occured
system.cpu57.num_idle_cycles             1183733121.313423                       # Number of idle cycles
system.cpu57.num_int_alu_accesses            20213286                       # Number of integer alu accesses
system.cpu57.num_int_insts                   20213286                       # number of integer instructions
system.cpu57.num_int_register_reads          26662794                       # number of times the integer registers were read
system.cpu57.num_int_register_writes         15788885                       # number of times the integer registers were written
system.cpu57.num_load_insts                   4211111                       # Number of load instructions
system.cpu57.num_mem_refs                     7260073                       # number of memory refs
system.cpu57.num_store_insts                  3048962                       # Number of store instructions
system.cpu57.num_vec_alu_accesses               40967                       # Number of vector alu accesses
system.cpu57.num_vec_insts                      40967                       # number of vector instructions
system.cpu57.num_vec_register_reads             35808                       # number of times the vector registers were read
system.cpu57.num_vec_register_writes             6263                       # number of times the vector registers were written
system.cpu57.op_class::No_OpClass                6443      0.03%      0.03% # Class of executed instruction
system.cpu57.op_class::IntAlu                14754302     66.86%     66.89% # Class of executed instruction
system.cpu57.op_class::IntMult                  34678      0.16%     67.05% # Class of executed instruction
system.cpu57.op_class::IntDiv                    6713      0.03%     67.08% # Class of executed instruction
system.cpu57.op_class::FloatAdd                     0      0.00%     67.08% # Class of executed instruction
system.cpu57.op_class::FloatCmp                     0      0.00%     67.08% # Class of executed instruction
system.cpu57.op_class::FloatCvt                     0      0.00%     67.08% # Class of executed instruction
system.cpu57.op_class::FloatMult                    0      0.00%     67.08% # Class of executed instruction
system.cpu57.op_class::FloatMultAcc                 0      0.00%     67.08% # Class of executed instruction
system.cpu57.op_class::FloatDiv                     0      0.00%     67.08% # Class of executed instruction
system.cpu57.op_class::FloatMisc                 5560      0.03%     67.10% # Class of executed instruction
system.cpu57.op_class::FloatSqrt                    0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdAdd                      0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdAddAcc                   0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdAlu                      0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdCmp                      0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdCvt                      0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdMisc                     0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdMult                     0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdMultAcc                  0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdShift                    0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdShiftAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdDiv                      0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdSqrt                     0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatAdd                 0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatAlu                 0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatCmp                 0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatCvt                 0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatDiv                 0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatMisc                0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatMult                0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatMultAcc             0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatSqrt                0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdReduceAdd                0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdReduceAlu                0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdReduceCmp                0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatReduceAdd            0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdFloatReduceCmp            0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdAes                      0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdAesMix                   0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdSha1Hash                 0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdSha1Hash2                0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdSha256Hash               0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdSha256Hash2              0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdShaSigma2                0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdShaSigma3                0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::SimdPredAlu                  0      0.00%     67.10% # Class of executed instruction
system.cpu57.op_class::MemRead                4211111     19.08%     86.18% # Class of executed instruction
system.cpu57.op_class::MemWrite               3048962     13.82%    100.00% # Class of executed instruction
system.cpu57.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::total                 22067769                       # Class of executed instruction
system.cpu58.Branches                         1629997                       # Number of branches fetched
system.cpu58.committedInsts                   7004304                       # Number of instructions committed
system.cpu58.committedOps                     8184314                       # Number of ops (including micro ops) committed
system.cpu58.dtb.accesses                     2697125                       # DTB accesses
system.cpu58.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu58.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu58.dtb.flush_entries                    353                       # Number of entries that have been flushed from TLB
system.cpu58.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu58.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu58.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu58.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.dtb.hits                         2695639                       # DTB hits
system.cpu58.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu58.dtb.inst_hits                          0                       # ITB inst hits
system.cpu58.dtb.inst_misses                        0                       # ITB inst misses
system.cpu58.dtb.misses                          1486                       # DTB misses
system.cpu58.dtb.perms_faults                      43                       # Number of TLB faults due to permissions restrictions
system.cpu58.dtb.prefetch_faults                  395                       # Number of TLB faults due to prefetch
system.cpu58.dtb.read_accesses                1703569                       # DTB read accesses
system.cpu58.dtb.read_hits                    1702359                       # DTB read hits
system.cpu58.dtb.read_misses                     1210                       # DTB read misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu58.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu58.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu58.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu58.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu58.dtb.walker.walkPageSizes::4K         1308     96.53%     96.53% # Table walker page sizes translated
system.cpu58.dtb.walker.walkPageSizes::2M           33      2.44%     98.97% # Table walker page sizes translated
system.cpu58.dtb.walker.walkPageSizes::1G           14      1.03%    100.00% # Table walker page sizes translated
system.cpu58.dtb.walker.walkPageSizes::total         1355                       # Table walker page sizes translated
system.cpu58.dtb.walker.walkRequestOrigin_Requested::Data         1486                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Requested::total         1486                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::Data         1355                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::total         1355                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin::total         2841                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkWaitTime::samples         1486                       # Table walker wait (enqueue to first request) latency
system.cpu58.dtb.walker.walkWaitTime::0          1486    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu58.dtb.walker.walkWaitTime::total         1486                       # Table walker wait (enqueue to first request) latency
system.cpu58.dtb.walker.walks                    1486                       # Table walker walks requested
system.cpu58.dtb.walker.walksLong                1486                       # Table walker walks initiated with long descriptors
system.cpu58.dtb.walker.walksPending::samples   1012900288                       # Table walker pending requests distribution
system.cpu58.dtb.walker.walksPending::0    1012900288    100.00%    100.00% # Table walker pending requests distribution
system.cpu58.dtb.walker.walksPending::total   1012900288                       # Table walker pending requests distribution
system.cpu58.dtb.write_accesses                993556                       # DTB write accesses
system.cpu58.dtb.write_hits                    993280                       # DTB write hits
system.cpu58.dtb.write_misses                     276                       # DTB write misses
system.cpu58.idle_fraction                   0.993571                       # Percentage of idle cycles
system.cpu58.itb.accesses                     7003343                       # DTB accesses
system.cpu58.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu58.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu58.itb.flush_entries                    330                       # Number of entries that have been flushed from TLB
system.cpu58.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu58.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu58.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu58.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.itb.hits                         6997052                       # DTB hits
system.cpu58.itb.inst_accesses                7003343                       # ITB inst accesses
system.cpu58.itb.inst_hits                    6997052                       # ITB inst hits
system.cpu58.itb.inst_misses                     6291                       # ITB inst misses
system.cpu58.itb.misses                          6291                       # DTB misses
system.cpu58.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu58.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu58.itb.read_accesses                      0                       # DTB read accesses
system.cpu58.itb.read_hits                          0                       # DTB read hits
system.cpu58.itb.read_misses                        0                       # DTB read misses
system.cpu58.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu58.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu58.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu58.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu58.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu58.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu58.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu58.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu58.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu58.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu58.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu58.itb.walker.walkPageSizes::4K         6197     99.20%     99.20% # Table walker page sizes translated
system.cpu58.itb.walker.walkPageSizes::2M           50      0.80%    100.00% # Table walker page sizes translated
system.cpu58.itb.walker.walkPageSizes::total         6247                       # Table walker page sizes translated
system.cpu58.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Requested::Inst         6291                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Requested::total         6291                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::Inst         6247                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::total         6247                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin::total        12538                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkWaitTime::samples         6291                       # Table walker wait (enqueue to first request) latency
system.cpu58.itb.walker.walkWaitTime::0          6291    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu58.itb.walker.walkWaitTime::total         6291                       # Table walker wait (enqueue to first request) latency
system.cpu58.itb.walker.walks                    6291                       # Table walker walks requested
system.cpu58.itb.walker.walksLong                6291                       # Table walker walks initiated with long descriptors
system.cpu58.itb.walker.walksPending::samples   1012872508                       # Table walker pending requests distribution
system.cpu58.itb.walker.walksPending::0    1012872508    100.00%    100.00% # Table walker pending requests distribution
system.cpu58.itb.walker.walksPending::total   1012872508                       # Table walker pending requests distribution
system.cpu58.itb.write_accesses                     0                       # DTB write accesses
system.cpu58.itb.write_hits                         0                       # DTB write hits
system.cpu58.itb.write_misses                       0                       # DTB write misses
system.cpu58.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu58.kern.inst.quiesce                   1398                       # number of quiesce instructions executed
system.cpu58.not_idle_fraction               0.006429                       # Percentage of non-idle cycles
system.cpu58.numCycles                     1213232958                       # number of cpu cycles simulated
system.cpu58.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu58.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu58.num_busy_cycles             7800162.660093                       # Number of busy cycles
system.cpu58.num_cc_register_reads            2451202                       # number of times the CC registers were read
system.cpu58.num_cc_register_writes           1143060                       # number of times the CC registers were written
system.cpu58.num_conditional_control_insts      1133694                       # number of instructions that are conditional controls
system.cpu58.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu58.num_fp_insts                           0                       # number of float instructions
system.cpu58.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu58.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu58.num_func_calls                    446732                       # number of times a function call or return occured
system.cpu58.num_idle_cycles             1205432795.339907                       # Number of idle cycles
system.cpu58.num_int_alu_accesses             7338070                       # Number of integer alu accesses
system.cpu58.num_int_insts                    7338070                       # number of integer instructions
system.cpu58.num_int_register_reads           9496087                       # number of times the integer registers were read
system.cpu58.num_int_register_writes          5677429                       # number of times the integer registers were written
system.cpu58.num_load_insts                   1701819                       # Number of load instructions
system.cpu58.num_mem_refs                     2695328                       # number of memory refs
system.cpu58.num_store_insts                   993509                       # Number of store instructions
system.cpu58.num_vec_alu_accesses                2948                       # Number of vector alu accesses
system.cpu58.num_vec_insts                       2948                       # number of vector instructions
system.cpu58.num_vec_register_reads              2239                       # number of times the vector registers were read
system.cpu58.num_vec_register_writes              714                       # number of times the vector registers were written
system.cpu58.op_class::No_OpClass                 716      0.01%      0.01% # Class of executed instruction
system.cpu58.op_class::IntAlu                 5471815     66.85%     66.86% # Class of executed instruction
system.cpu58.op_class::IntMult                  14096      0.17%     67.04% # Class of executed instruction
system.cpu58.op_class::IntDiv                    2664      0.03%     67.07% # Class of executed instruction
system.cpu58.op_class::FloatAdd                     0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::FloatCmp                     0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::FloatCvt                     0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::FloatMult                    0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::FloatMultAcc                 0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::FloatDiv                     0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::FloatMisc                    2      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::FloatSqrt                    0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdAdd                      0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdAddAcc                   0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdAlu                      0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdCmp                      0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdCvt                      0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdMisc                     0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdMult                     0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdMultAcc                  0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdShift                    0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdShiftAcc                 0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdDiv                      0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdSqrt                     0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatAdd                 0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatAlu                 0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatCmp                 0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatCvt                 0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatDiv                 0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatMisc                0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatMult                0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatMultAcc             0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatSqrt                0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdReduceAdd                0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdReduceAlu                0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdReduceCmp                0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatReduceAdd            0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdFloatReduceCmp            0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdAes                      0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdAesMix                   0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdSha1Hash                 0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdSha1Hash2                0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdSha256Hash               0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdSha256Hash2              0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdShaSigma2                0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdShaSigma3                0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::SimdPredAlu                  0      0.00%     67.07% # Class of executed instruction
system.cpu58.op_class::MemRead                1701819     20.79%     87.86% # Class of executed instruction
system.cpu58.op_class::MemWrite                993509     12.14%    100.00% # Class of executed instruction
system.cpu58.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::total                  8184621                       # Class of executed instruction
system.cpu59.Branches                         2137806                       # Number of branches fetched
system.cpu59.committedInsts                   9384097                       # Number of instructions committed
system.cpu59.committedOps                    10979291                       # Number of ops (including micro ops) committed
system.cpu59.dtb.accesses                     3675645                       # DTB accesses
system.cpu59.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu59.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu59.dtb.flush_entries                    398                       # Number of entries that have been flushed from TLB
system.cpu59.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu59.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu59.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu59.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.dtb.hits                         3672826                       # DTB hits
system.cpu59.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu59.dtb.inst_hits                          0                       # ITB inst hits
system.cpu59.dtb.inst_misses                        0                       # ITB inst misses
system.cpu59.dtb.misses                          2819                       # DTB misses
system.cpu59.dtb.perms_faults                      65                       # Number of TLB faults due to permissions restrictions
system.cpu59.dtb.prefetch_faults                  838                       # Number of TLB faults due to prefetch
system.cpu59.dtb.read_accesses                2299172                       # DTB read accesses
system.cpu59.dtb.read_hits                    2296740                       # DTB read hits
system.cpu59.dtb.read_misses                     2432                       # DTB read misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu59.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu59.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu59.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu59.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu59.dtb.walker.walkPageSizes::4K         2527     96.86%     96.86% # Table walker page sizes translated
system.cpu59.dtb.walker.walkPageSizes::2M           64      2.45%     99.31% # Table walker page sizes translated
system.cpu59.dtb.walker.walkPageSizes::1G           18      0.69%    100.00% # Table walker page sizes translated
system.cpu59.dtb.walker.walkPageSizes::total         2609                       # Table walker page sizes translated
system.cpu59.dtb.walker.walkRequestOrigin_Requested::Data         2819                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Requested::total         2819                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::Data         2609                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::total         2609                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin::total         5428                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkWaitTime::samples         2819                       # Table walker wait (enqueue to first request) latency
system.cpu59.dtb.walker.walkWaitTime::0          2819    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu59.dtb.walker.walkWaitTime::total         2819                       # Table walker wait (enqueue to first request) latency
system.cpu59.dtb.walker.walks                    2819                       # Table walker walks requested
system.cpu59.dtb.walker.walksLong                2819                       # Table walker walks initiated with long descriptors
system.cpu59.dtb.walker.walksPending::samples  -1095108148                       # Table walker pending requests distribution
system.cpu59.dtb.walker.walksPending::0   -1095108148    100.00%    100.00% # Table walker pending requests distribution
system.cpu59.dtb.walker.walksPending::total  -1095108148                       # Table walker pending requests distribution
system.cpu59.dtb.write_accesses               1376473                       # DTB write accesses
system.cpu59.dtb.write_hits                   1376086                       # DTB write hits
system.cpu59.dtb.write_misses                     387                       # DTB write misses
system.cpu59.idle_fraction                   0.991375                       # Percentage of idle cycles
system.cpu59.itb.accesses                     9383546                       # DTB accesses
system.cpu59.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu59.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu59.itb.flush_entries                    330                       # Number of entries that have been flushed from TLB
system.cpu59.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu59.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu59.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu59.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.itb.hits                         9374138                       # DTB hits
system.cpu59.itb.inst_accesses                9383546                       # ITB inst accesses
system.cpu59.itb.inst_hits                    9374138                       # ITB inst hits
system.cpu59.itb.inst_misses                     9408                       # ITB inst misses
system.cpu59.itb.misses                          9408                       # DTB misses
system.cpu59.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu59.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu59.itb.read_accesses                      0                       # DTB read accesses
system.cpu59.itb.read_hits                          0                       # DTB read hits
system.cpu59.itb.read_misses                        0                       # DTB read misses
system.cpu59.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu59.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu59.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu59.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu59.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu59.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu59.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu59.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu59.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu59.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu59.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu59.itb.walker.walkPageSizes::4K         9261     99.30%     99.30% # Table walker page sizes translated
system.cpu59.itb.walker.walkPageSizes::2M           65      0.70%    100.00% # Table walker page sizes translated
system.cpu59.itb.walker.walkPageSizes::total         9326                       # Table walker page sizes translated
system.cpu59.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Requested::Inst         9408                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Requested::total         9408                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::Inst         9326                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::total         9326                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin::total        18734                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkWaitTime::samples         9408                       # Table walker wait (enqueue to first request) latency
system.cpu59.itb.walker.walkWaitTime::0          9408    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu59.itb.walker.walkWaitTime::total         9408                       # Table walker wait (enqueue to first request) latency
system.cpu59.itb.walker.walks                    9408                       # Table walker walks requested
system.cpu59.itb.walker.walksLong                9408                       # Table walker walks initiated with long descriptors
system.cpu59.itb.walker.walksPending::samples  -1095135928                       # Table walker pending requests distribution
system.cpu59.itb.walker.walksPending::0   -1095135928    100.00%    100.00% # Table walker pending requests distribution
system.cpu59.itb.walker.walksPending::total  -1095135928                       # Table walker pending requests distribution
system.cpu59.itb.write_accesses                     0                       # DTB write accesses
system.cpu59.itb.write_hits                         0                       # DTB write hits
system.cpu59.itb.write_misses                       0                       # DTB write misses
system.cpu59.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu59.kern.inst.quiesce                   1451                       # number of quiesce instructions executed
system.cpu59.not_idle_fraction               0.008625                       # Percentage of non-idle cycles
system.cpu59.numCycles                     1219712485                       # number of cpu cycles simulated
system.cpu59.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu59.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu59.num_busy_cycles             10520365.861636                       # Number of busy cycles
system.cpu59.num_cc_register_reads            3061350                       # number of times the CC registers were read
system.cpu59.num_cc_register_writes           1778520                       # number of times the CC registers were written
system.cpu59.num_conditional_control_insts      1483370                       # number of instructions that are conditional controls
system.cpu59.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu59.num_fp_insts                           0                       # number of float instructions
system.cpu59.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu59.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu59.num_func_calls                    582027                       # number of times a function call or return occured
system.cpu59.num_idle_cycles             1209192119.138365                       # Number of idle cycles
system.cpu59.num_int_alu_accesses             9937595                       # Number of integer alu accesses
system.cpu59.num_int_insts                    9937595                       # number of integer instructions
system.cpu59.num_int_register_reads          12974316                       # number of times the integer registers were read
system.cpu59.num_int_register_writes          7743896                       # number of times the integer registers were written
system.cpu59.num_load_insts                   2295481                       # Number of load instructions
system.cpu59.num_mem_refs                     3671779                       # number of memory refs
system.cpu59.num_store_insts                  1376298                       # Number of store instructions
system.cpu59.num_vec_alu_accesses                5462                       # Number of vector alu accesses
system.cpu59.num_vec_insts                       5462                       # number of vector instructions
system.cpu59.num_vec_register_reads              4003                       # number of times the vector registers were read
system.cpu59.num_vec_register_writes             1503                       # number of times the vector registers were written
system.cpu59.op_class::No_OpClass                2850      0.03%      0.03% # Class of executed instruction
system.cpu59.op_class::IntAlu                 7278522     66.29%     66.31% # Class of executed instruction
system.cpu59.op_class::IntMult                  22406      0.20%     66.52% # Class of executed instruction
system.cpu59.op_class::IntDiv                    4305      0.04%     66.56% # Class of executed instruction
system.cpu59.op_class::FloatAdd                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::FloatCmp                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::FloatCvt                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::FloatMult                    0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::FloatMultAcc                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::FloatDiv                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::FloatMisc                  118      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::FloatSqrt                    0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAdd                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAddAcc                   0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAlu                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdCmp                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdCvt                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdMisc                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdMult                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdMultAcc                  0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdShift                    0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdShiftAcc                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdDiv                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSqrt                     0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatAdd                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatAlu                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatCmp                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatCvt                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatDiv                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatMisc                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatMult                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatMultAcc             0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatSqrt                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdReduceAdd                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdReduceAlu                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdReduceCmp                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatReduceAdd            0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdFloatReduceCmp            0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAes                      0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdAesMix                   0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSha1Hash                 0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSha1Hash2                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSha256Hash               0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdSha256Hash2              0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdShaSigma2                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdShaSigma3                0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::SimdPredAlu                  0      0.00%     66.56% # Class of executed instruction
system.cpu59.op_class::MemRead                2295481     20.91%     87.47% # Class of executed instruction
system.cpu59.op_class::MemWrite               1376298     12.53%    100.00% # Class of executed instruction
system.cpu59.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::total                 10979980                       # Class of executed instruction
system.cpu60.Branches                         3244128                       # Number of branches fetched
system.cpu60.committedInsts                  13730640                       # Number of instructions committed
system.cpu60.committedOps                    16186999                       # Number of ops (including micro ops) committed
system.cpu60.dtb.accesses                     5317574                       # DTB accesses
system.cpu60.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu60.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu60.dtb.flush_entries                    402                       # Number of entries that have been flushed from TLB
system.cpu60.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu60.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu60.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu60.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.dtb.hits                         5309568                       # DTB hits
system.cpu60.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu60.dtb.inst_hits                          0                       # ITB inst hits
system.cpu60.dtb.inst_misses                        0                       # ITB inst misses
system.cpu60.dtb.misses                          8006                       # DTB misses
system.cpu60.dtb.perms_faults                      41                       # Number of TLB faults due to permissions restrictions
system.cpu60.dtb.prefetch_faults                 1666                       # Number of TLB faults due to prefetch
system.cpu60.dtb.read_accesses                3096059                       # DTB read accesses
system.cpu60.dtb.read_hits                    3088855                       # DTB read hits
system.cpu60.dtb.read_misses                     7204                       # DTB read misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu60.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu60.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu60.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu60.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu60.dtb.walker.walkPageSizes::4K         7717     98.46%     98.46% # Table walker page sizes translated
system.cpu60.dtb.walker.walkPageSizes::2M          113      1.44%     99.90% # Table walker page sizes translated
system.cpu60.dtb.walker.walkPageSizes::1G            8      0.10%    100.00% # Table walker page sizes translated
system.cpu60.dtb.walker.walkPageSizes::total         7838                       # Table walker page sizes translated
system.cpu60.dtb.walker.walkRequestOrigin_Requested::Data         8006                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Requested::total         8006                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::Data         7838                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::total         7838                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin::total        15844                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkWaitTime::samples         8006                       # Table walker wait (enqueue to first request) latency
system.cpu60.dtb.walker.walkWaitTime::0          8006    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu60.dtb.walker.walkWaitTime::total         8006                       # Table walker wait (enqueue to first request) latency
system.cpu60.dtb.walker.walks                    8006                       # Table walker walks requested
system.cpu60.dtb.walker.walksLong                8006                       # Table walker walks initiated with long descriptors
system.cpu60.dtb.walker.walksPending::samples   1091850712                       # Table walker pending requests distribution
system.cpu60.dtb.walker.walksPending::0    1091850712    100.00%    100.00% # Table walker pending requests distribution
system.cpu60.dtb.walker.walksPending::total   1091850712                       # Table walker pending requests distribution
system.cpu60.dtb.write_accesses               2221515                       # DTB write accesses
system.cpu60.dtb.write_hits                   2220713                       # DTB write hits
system.cpu60.dtb.write_misses                     802                       # DTB write misses
system.cpu60.idle_fraction                   0.987283                       # Percentage of idle cycles
system.cpu60.itb.accesses                    13730628                       # DTB accesses
system.cpu60.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu60.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu60.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu60.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu60.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu60.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu60.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.itb.hits                        13704943                       # DTB hits
system.cpu60.itb.inst_accesses               13730628                       # ITB inst accesses
system.cpu60.itb.inst_hits                   13704943                       # ITB inst hits
system.cpu60.itb.inst_misses                    25685                       # ITB inst misses
system.cpu60.itb.misses                         25685                       # DTB misses
system.cpu60.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu60.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu60.itb.read_accesses                      0                       # DTB read accesses
system.cpu60.itb.read_hits                          0                       # DTB read hits
system.cpu60.itb.read_misses                        0                       # DTB read misses
system.cpu60.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu60.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu60.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu60.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu60.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu60.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu60.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu60.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu60.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu60.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu60.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu60.itb.walker.walkPageSizes::4K        25514     99.40%     99.40% # Table walker page sizes translated
system.cpu60.itb.walker.walkPageSizes::2M          154      0.60%    100.00% # Table walker page sizes translated
system.cpu60.itb.walker.walkPageSizes::total        25668                       # Table walker page sizes translated
system.cpu60.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Requested::Inst        25685                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Requested::total        25685                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::Inst        25668                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::total        25668                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin::total        51353                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkWaitTime::samples        25685                       # Table walker wait (enqueue to first request) latency
system.cpu60.itb.walker.walkWaitTime::0         25685    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu60.itb.walker.walkWaitTime::total        25685                       # Table walker wait (enqueue to first request) latency
system.cpu60.itb.walker.walks                   25685                       # Table walker walks requested
system.cpu60.itb.walker.walksLong               25685                       # Table walker walks initiated with long descriptors
system.cpu60.itb.walker.walksPending::samples   1091822932                       # Table walker pending requests distribution
system.cpu60.itb.walker.walksPending::0    1091822932    100.00%    100.00% # Table walker pending requests distribution
system.cpu60.itb.walker.walksPending::total   1091822932                       # Table walker pending requests distribution
system.cpu60.itb.write_accesses                     0                       # DTB write accesses
system.cpu60.itb.write_hits                         0                       # DTB write hits
system.cpu60.itb.write_misses                       0                       # DTB write misses
system.cpu60.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu60.kern.inst.quiesce                   1355                       # number of quiesce instructions executed
system.cpu60.not_idle_fraction               0.012717                       # Percentage of non-idle cycles
system.cpu60.numCycles                     1206034278                       # number of cpu cycles simulated
system.cpu60.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu60.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu60.num_busy_cycles             15337053.883327                       # Number of busy cycles
system.cpu60.num_cc_register_reads            4036189                       # number of times the CC registers were read
system.cpu60.num_cc_register_writes           2679177                       # number of times the CC registers were written
system.cpu60.num_conditional_control_insts      2152374                       # number of instructions that are conditional controls
system.cpu60.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu60.num_fp_insts                           0                       # number of float instructions
system.cpu60.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu60.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu60.num_func_calls                    917854                       # number of times a function call or return occured
system.cpu60.num_idle_cycles             1190697224.116673                       # Number of idle cycles
system.cpu60.num_int_alu_accesses            14765719                       # Number of integer alu accesses
system.cpu60.num_int_insts                   14765719                       # number of integer instructions
system.cpu60.num_int_register_reads          19385224                       # number of times the integer registers were read
system.cpu60.num_int_register_writes         11473535                       # number of times the integer registers were written
system.cpu60.num_load_insts                   3091799                       # Number of load instructions
system.cpu60.num_mem_refs                     5312857                       # number of memory refs
system.cpu60.num_store_insts                  2221058                       # Number of store instructions
system.cpu60.num_vec_alu_accesses               28063                       # Number of vector alu accesses
system.cpu60.num_vec_insts                      28063                       # number of vector instructions
system.cpu60.num_vec_register_reads             25221                       # number of times the vector registers were read
system.cpu60.num_vec_register_writes             3594                       # number of times the vector registers were written
system.cpu60.op_class::No_OpClass                4326      0.03%      0.03% # Class of executed instruction
system.cpu60.op_class::IntAlu                10839966     66.96%     66.99% # Class of executed instruction
system.cpu60.op_class::IntMult                  22616      0.14%     67.13% # Class of executed instruction
system.cpu60.op_class::IntDiv                    5150      0.03%     67.16% # Class of executed instruction
system.cpu60.op_class::FloatAdd                     0      0.00%     67.16% # Class of executed instruction
system.cpu60.op_class::FloatCmp                     0      0.00%     67.16% # Class of executed instruction
system.cpu60.op_class::FloatCvt                     0      0.00%     67.16% # Class of executed instruction
system.cpu60.op_class::FloatMult                    0      0.00%     67.16% # Class of executed instruction
system.cpu60.op_class::FloatMultAcc                 0      0.00%     67.16% # Class of executed instruction
system.cpu60.op_class::FloatDiv                     0      0.00%     67.16% # Class of executed instruction
system.cpu60.op_class::FloatMisc                 3387      0.02%     67.18% # Class of executed instruction
system.cpu60.op_class::FloatSqrt                    0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdAdd                      0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdAddAcc                   0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdAlu                      0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdCmp                      0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdCvt                      0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdMisc                     0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdMult                     0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdMultAcc                  0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdShift                    0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdShiftAcc                 0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdDiv                      0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdSqrt                     0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatAdd                 0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatAlu                 0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatCmp                 0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatCvt                 0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatDiv                 0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatMisc                0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatMult                0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatMultAcc             0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatSqrt                0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdReduceAdd                0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdReduceAlu                0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdReduceCmp                0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatReduceAdd            0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdFloatReduceCmp            0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdAes                      0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdAesMix                   0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdSha1Hash                 0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdSha1Hash2                0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdSha256Hash               0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdSha256Hash2              0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdShaSigma2                0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdShaSigma3                0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::SimdPredAlu                  0      0.00%     67.18% # Class of executed instruction
system.cpu60.op_class::MemRead                3091799     19.10%     86.28% # Class of executed instruction
system.cpu60.op_class::MemWrite               2221058     13.72%    100.00% # Class of executed instruction
system.cpu60.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::total                 16188302                       # Class of executed instruction
system.cpu61.Branches                         1534580                       # Number of branches fetched
system.cpu61.committedInsts                   6510779                       # Number of instructions committed
system.cpu61.committedOps                     7596512                       # Number of ops (including micro ops) committed
system.cpu61.dtb.accesses                     2529846                       # DTB accesses
system.cpu61.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu61.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu61.dtb.flush_entries                    418                       # Number of entries that have been flushed from TLB
system.cpu61.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu61.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu61.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu61.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.dtb.hits                         2528756                       # DTB hits
system.cpu61.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu61.dtb.inst_hits                          0                       # ITB inst hits
system.cpu61.dtb.inst_misses                        0                       # ITB inst misses
system.cpu61.dtb.misses                          1090                       # DTB misses
system.cpu61.dtb.perms_faults                      37                       # Number of TLB faults due to permissions restrictions
system.cpu61.dtb.prefetch_faults                  263                       # Number of TLB faults due to prefetch
system.cpu61.dtb.read_accesses                1615588                       # DTB read accesses
system.cpu61.dtb.read_hits                    1614690                       # DTB read hits
system.cpu61.dtb.read_misses                      898                       # DTB read misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu61.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu61.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu61.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu61.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu61.dtb.walker.walkPageSizes::4K         1008     96.74%     96.74% # Table walker page sizes translated
system.cpu61.dtb.walker.walkPageSizes::2M           23      2.21%     98.94% # Table walker page sizes translated
system.cpu61.dtb.walker.walkPageSizes::1G           11      1.06%    100.00% # Table walker page sizes translated
system.cpu61.dtb.walker.walkPageSizes::total         1042                       # Table walker page sizes translated
system.cpu61.dtb.walker.walkRequestOrigin_Requested::Data         1090                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Requested::total         1090                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::Data         1042                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::total         1042                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin::total         2132                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkWaitTime::samples         1090                       # Table walker wait (enqueue to first request) latency
system.cpu61.dtb.walker.walkWaitTime::0          1090    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu61.dtb.walker.walkWaitTime::total         1090                       # Table walker wait (enqueue to first request) latency
system.cpu61.dtb.walker.walks                    1090                       # Table walker walks requested
system.cpu61.dtb.walker.walksLong                1090                       # Table walker walks initiated with long descriptors
system.cpu61.dtb.walker.walksPending::samples  -1015691020                       # Table walker pending requests distribution
system.cpu61.dtb.walker.walksPending::0   -1015691020    100.00%    100.00% # Table walker pending requests distribution
system.cpu61.dtb.walker.walksPending::total  -1015691020                       # Table walker pending requests distribution
system.cpu61.dtb.write_accesses                914258                       # DTB write accesses
system.cpu61.dtb.write_hits                    914066                       # DTB write hits
system.cpu61.dtb.write_misses                     192                       # DTB write misses
system.cpu61.idle_fraction                   0.994033                       # Percentage of idle cycles
system.cpu61.itb.accesses                     6509639                       # DTB accesses
system.cpu61.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu61.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu61.itb.flush_entries                    393                       # Number of entries that have been flushed from TLB
system.cpu61.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu61.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu61.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu61.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.itb.hits                         6503796                       # DTB hits
system.cpu61.itb.inst_accesses                6509639                       # ITB inst accesses
system.cpu61.itb.inst_hits                    6503796                       # ITB inst hits
system.cpu61.itb.inst_misses                     5843                       # ITB inst misses
system.cpu61.itb.misses                          5843                       # DTB misses
system.cpu61.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu61.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu61.itb.read_accesses                      0                       # DTB read accesses
system.cpu61.itb.read_hits                          0                       # DTB read hits
system.cpu61.itb.read_misses                        0                       # DTB read misses
system.cpu61.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu61.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu61.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu61.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu61.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu61.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu61.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu61.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu61.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu61.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu61.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu61.itb.walker.walkPageSizes::4K         5770     99.14%     99.14% # Table walker page sizes translated
system.cpu61.itb.walker.walkPageSizes::2M           50      0.86%    100.00% # Table walker page sizes translated
system.cpu61.itb.walker.walkPageSizes::total         5820                       # Table walker page sizes translated
system.cpu61.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Requested::Inst         5843                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Requested::total         5843                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::Inst         5820                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::total         5820                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin::total        11663                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkWaitTime::samples         5843                       # Table walker wait (enqueue to first request) latency
system.cpu61.itb.walker.walkWaitTime::0          5843    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu61.itb.walker.walkWaitTime::total         5843                       # Table walker wait (enqueue to first request) latency
system.cpu61.itb.walker.walks                    5843                       # Table walker walks requested
system.cpu61.itb.walker.walksLong                5843                       # Table walker walks initiated with long descriptors
system.cpu61.itb.walker.walksPending::samples  -1015718800                       # Table walker pending requests distribution
system.cpu61.itb.walker.walksPending::0   -1015718800    100.00%    100.00% # Table walker pending requests distribution
system.cpu61.itb.walker.walksPending::total  -1015718800                       # Table walker pending requests distribution
system.cpu61.itb.write_accesses                     0                       # DTB write accesses
system.cpu61.itb.write_hits                         0                       # DTB write hits
system.cpu61.itb.write_misses                       0                       # DTB write misses
system.cpu61.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu61.kern.inst.quiesce                   1467                       # number of quiesce instructions executed
system.cpu61.not_idle_fraction               0.005967                       # Percentage of non-idle cycles
system.cpu61.numCycles                     1221152732                       # number of cpu cycles simulated
system.cpu61.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu61.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu61.num_busy_cycles             7286998.382064                       # Number of busy cycles
system.cpu61.num_cc_register_reads            2298565                       # number of times the CC registers were read
system.cpu61.num_cc_register_writes           1023501                       # number of times the CC registers were written
system.cpu61.num_conditional_control_insts      1062386                       # number of instructions that are conditional controls
system.cpu61.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu61.num_fp_insts                           0                       # number of float instructions
system.cpu61.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu61.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu61.num_func_calls                    424814                       # number of times a function call or return occured
system.cpu61.num_idle_cycles             1213865733.617936                       # Number of idle cycles
system.cpu61.num_int_alu_accesses             6803293                       # Number of integer alu accesses
system.cpu61.num_int_insts                    6803293                       # number of integer instructions
system.cpu61.num_int_register_reads           8708291                       # number of times the integer registers were read
system.cpu61.num_int_register_writes          5231280                       # number of times the integer registers were written
system.cpu61.num_load_insts                   1613617                       # Number of load instructions
system.cpu61.num_mem_refs                     2527831                       # number of memory refs
system.cpu61.num_store_insts                   914214                       # Number of store instructions
system.cpu61.num_vec_alu_accesses                2367                       # Number of vector alu accesses
system.cpu61.num_vec_insts                       2367                       # number of vector instructions
system.cpu61.num_vec_register_reads              2195                       # number of times the vector registers were read
system.cpu61.num_vec_register_writes              184                       # number of times the vector registers were written
system.cpu61.op_class::No_OpClass                 542      0.01%      0.01% # Class of executed instruction
system.cpu61.op_class::IntAlu                 5052999     66.52%     66.52% # Class of executed instruction
system.cpu61.op_class::IntMult                  11844      0.16%     66.68% # Class of executed instruction
system.cpu61.op_class::IntDiv                    3458      0.05%     66.72% # Class of executed instruction
system.cpu61.op_class::FloatAdd                     0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::FloatCmp                     0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::FloatCvt                     0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::FloatMult                    0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::FloatMultAcc                 0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::FloatDiv                     0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::FloatMisc                   17      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::FloatSqrt                    0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdAdd                      0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdAddAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdAlu                      0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdCmp                      0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdCvt                      0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdMisc                     0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdMult                     0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdMultAcc                  0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdShift                    0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdShiftAcc                 0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdDiv                      0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdSqrt                     0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatAdd                 0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatAlu                 0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatCmp                 0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatCvt                 0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatDiv                 0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatMisc                0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatMult                0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatMultAcc             0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatSqrt                0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdReduceAdd                0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdReduceAlu                0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdReduceCmp                0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatReduceAdd            0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdFloatReduceCmp            0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdAes                      0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdAesMix                   0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdSha1Hash                 0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdSha1Hash2                0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdSha256Hash               0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdSha256Hash2              0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdShaSigma2                0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdShaSigma3                0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::SimdPredAlu                  0      0.00%     66.72% # Class of executed instruction
system.cpu61.op_class::MemRead                1613617     21.24%     87.97% # Class of executed instruction
system.cpu61.op_class::MemWrite                914214     12.03%    100.00% # Class of executed instruction
system.cpu61.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::total                  7596691                       # Class of executed instruction
system.cpu62.Branches                         2107558                       # Number of branches fetched
system.cpu62.committedInsts                   9265180                       # Number of instructions committed
system.cpu62.committedOps                    10866314                       # Number of ops (including micro ops) committed
system.cpu62.dtb.accesses                     3675544                       # DTB accesses
system.cpu62.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu62.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu62.dtb.flush_entries                    595                       # Number of entries that have been flushed from TLB
system.cpu62.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu62.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu62.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu62.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.dtb.hits                         3673558                       # DTB hits
system.cpu62.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu62.dtb.inst_hits                          0                       # ITB inst hits
system.cpu62.dtb.inst_misses                        0                       # ITB inst misses
system.cpu62.dtb.misses                          1986                       # DTB misses
system.cpu62.dtb.perms_faults                      80                       # Number of TLB faults due to permissions restrictions
system.cpu62.dtb.prefetch_faults                  535                       # Number of TLB faults due to prefetch
system.cpu62.dtb.read_accesses                2288990                       # DTB read accesses
system.cpu62.dtb.read_hits                    2287384                       # DTB read hits
system.cpu62.dtb.read_misses                     1606                       # DTB read misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu62.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu62.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu62.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu62.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu62.dtb.walker.walkPageSizes::4K         1757     96.06%     96.06% # Table walker page sizes translated
system.cpu62.dtb.walker.walkPageSizes::2M           55      3.01%     99.07% # Table walker page sizes translated
system.cpu62.dtb.walker.walkPageSizes::1G           17      0.93%    100.00% # Table walker page sizes translated
system.cpu62.dtb.walker.walkPageSizes::total         1829                       # Table walker page sizes translated
system.cpu62.dtb.walker.walkRequestOrigin_Requested::Data         1986                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Requested::total         1986                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::Data         1829                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::total         1829                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin::total         3815                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkWaitTime::samples         1986                       # Table walker wait (enqueue to first request) latency
system.cpu62.dtb.walker.walkWaitTime::0          1986    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu62.dtb.walker.walkWaitTime::total         1986                       # Table walker wait (enqueue to first request) latency
system.cpu62.dtb.walker.walks                    1986                       # Table walker walks requested
system.cpu62.dtb.walker.walksLong                1986                       # Table walker walks initiated with long descriptors
system.cpu62.dtb.walker.walksPending::samples   1171295620                       # Table walker pending requests distribution
system.cpu62.dtb.walker.walksPending::0    1171295620    100.00%    100.00% # Table walker pending requests distribution
system.cpu62.dtb.walker.walksPending::total   1171295620                       # Table walker pending requests distribution
system.cpu62.dtb.write_accesses               1386554                       # DTB write accesses
system.cpu62.dtb.write_hits                   1386174                       # DTB write hits
system.cpu62.dtb.write_misses                     380                       # DTB write misses
system.cpu62.idle_fraction                   0.991464                       # Percentage of idle cycles
system.cpu62.itb.accesses                     9264315                       # DTB accesses
system.cpu62.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu62.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu62.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu62.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu62.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu62.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu62.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.itb.hits                         9256686                       # DTB hits
system.cpu62.itb.inst_accesses                9264315                       # ITB inst accesses
system.cpu62.itb.inst_hits                    9256686                       # ITB inst hits
system.cpu62.itb.inst_misses                     7629                       # ITB inst misses
system.cpu62.itb.misses                          7629                       # DTB misses
system.cpu62.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu62.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu62.itb.read_accesses                      0                       # DTB read accesses
system.cpu62.itb.read_hits                          0                       # DTB read hits
system.cpu62.itb.read_misses                        0                       # DTB read misses
system.cpu62.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu62.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu62.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu62.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu62.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu62.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu62.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu62.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu62.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu62.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu62.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu62.itb.walker.walkPageSizes::4K         7516     99.30%     99.30% # Table walker page sizes translated
system.cpu62.itb.walker.walkPageSizes::2M           53      0.70%    100.00% # Table walker page sizes translated
system.cpu62.itb.walker.walkPageSizes::total         7569                       # Table walker page sizes translated
system.cpu62.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Requested::Inst         7629                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Requested::total         7629                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::Inst         7569                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::total         7569                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin::total        15198                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkWaitTime::samples         7629                       # Table walker wait (enqueue to first request) latency
system.cpu62.itb.walker.walkWaitTime::0          7629    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu62.itb.walker.walkWaitTime::total         7629                       # Table walker wait (enqueue to first request) latency
system.cpu62.itb.walker.walks                    7629                       # Table walker walks requested
system.cpu62.itb.walker.walksLong                7629                       # Table walker walks initiated with long descriptors
system.cpu62.itb.walker.walksPending::samples   1171267840                       # Table walker pending requests distribution
system.cpu62.itb.walker.walksPending::0    1171267840    100.00%    100.00% # Table walker pending requests distribution
system.cpu62.itb.walker.walksPending::total   1171267840                       # Table walker pending requests distribution
system.cpu62.itb.write_accesses                     0                       # DTB write accesses
system.cpu62.itb.write_hits                         0                       # DTB write hits
system.cpu62.itb.write_misses                       0                       # DTB write misses
system.cpu62.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu62.kern.inst.quiesce                   1511                       # number of quiesce instructions executed
system.cpu62.not_idle_fraction               0.008536                       # Percentage of non-idle cycles
system.cpu62.numCycles                     1257868996                       # number of cpu cycles simulated
system.cpu62.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu62.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu62.num_busy_cycles             10737542.041459                       # Number of busy cycles
system.cpu62.num_cc_register_reads            3001132                       # number of times the CC registers were read
system.cpu62.num_cc_register_writes           1711755                       # number of times the CC registers were written
system.cpu62.num_conditional_control_insts      1457543                       # number of instructions that are conditional controls
system.cpu62.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu62.num_fp_insts                           0                       # number of float instructions
system.cpu62.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu62.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu62.num_func_calls                    548412                       # number of times a function call or return occured
system.cpu62.num_idle_cycles             1247131453.958541                       # Number of idle cycles
system.cpu62.num_int_alu_accesses             9817213                       # Number of integer alu accesses
system.cpu62.num_int_insts                    9817213                       # number of integer instructions
system.cpu62.num_int_register_reads          12526115                       # number of times the integer registers were read
system.cpu62.num_int_register_writes          7663011                       # number of times the integer registers were written
system.cpu62.num_load_insts                   2286197                       # Number of load instructions
system.cpu62.num_mem_refs                     3672706                       # number of memory refs
system.cpu62.num_store_insts                  1386509                       # Number of store instructions
system.cpu62.num_vec_alu_accesses                3719                       # Number of vector alu accesses
system.cpu62.num_vec_insts                       3719                       # number of vector instructions
system.cpu62.num_vec_register_reads              2819                       # number of times the vector registers were read
system.cpu62.num_vec_register_writes              912                       # number of times the vector registers were written
system.cpu62.op_class::No_OpClass                1016      0.01%      0.01% # Class of executed instruction
system.cpu62.op_class::IntAlu                 7170567     65.99%     66.00% # Class of executed instruction
system.cpu62.op_class::IntMult                  18119      0.17%     66.16% # Class of executed instruction
system.cpu62.op_class::IntDiv                    4316      0.04%     66.20% # Class of executed instruction
system.cpu62.op_class::FloatAdd                     0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::FloatCmp                     0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::FloatCvt                     0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::FloatMult                    0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::FloatMultAcc                 0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::FloatDiv                     0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::FloatMisc                   17      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::FloatSqrt                    0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdAdd                      0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdAddAcc                   0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdAlu                      0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdCmp                      0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdCvt                      0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdMisc                     0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdMult                     0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdMultAcc                  0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdShift                    0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdShiftAcc                 0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdDiv                      0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdSqrt                     0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatAdd                 0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatAlu                 0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatCmp                 0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatCvt                 0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatDiv                 0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatMisc                0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatMult                0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatMultAcc             0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatSqrt                0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdReduceAdd                0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdReduceAlu                0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdReduceCmp                0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatReduceAdd            0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdFloatReduceCmp            0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdAes                      0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdAesMix                   0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdSha1Hash                 0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdSha1Hash2                0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdSha256Hash               0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdSha256Hash2              0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdShaSigma2                0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdShaSigma3                0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::SimdPredAlu                  0      0.00%     66.20% # Class of executed instruction
system.cpu62.op_class::MemRead                2286197     21.04%     87.24% # Class of executed instruction
system.cpu62.op_class::MemWrite               1386509     12.76%    100.00% # Class of executed instruction
system.cpu62.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::total                 10866741                       # Class of executed instruction
system.cpu63.Branches                         2600003                       # Number of branches fetched
system.cpu63.committedInsts                  11293781                       # Number of instructions committed
system.cpu63.committedOps                    13356492                       # Number of ops (including micro ops) committed
system.cpu63.dtb.accesses                     4494122                       # DTB accesses
system.cpu63.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu63.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu63.dtb.flush_entries                    420                       # Number of entries that have been flushed from TLB
system.cpu63.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu63.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu63.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu63.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.dtb.hits                         4486466                       # DTB hits
system.cpu63.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu63.dtb.inst_hits                          0                       # ITB inst hits
system.cpu63.dtb.inst_misses                        0                       # ITB inst misses
system.cpu63.dtb.misses                          7656                       # DTB misses
system.cpu63.dtb.perms_faults                      87                       # Number of TLB faults due to permissions restrictions
system.cpu63.dtb.prefetch_faults                 1130                       # Number of TLB faults due to prefetch
system.cpu63.dtb.read_accesses                2678803                       # DTB read accesses
system.cpu63.dtb.read_hits                    2671868                       # DTB read hits
system.cpu63.dtb.read_misses                     6935                       # DTB read misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu63.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu63.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu63.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu63.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu63.dtb.walker.walkPageSizes::4K         7357     97.69%     97.69% # Table walker page sizes translated
system.cpu63.dtb.walker.walkPageSizes::2M           98      1.30%     98.99% # Table walker page sizes translated
system.cpu63.dtb.walker.walkPageSizes::1G           76      1.01%    100.00% # Table walker page sizes translated
system.cpu63.dtb.walker.walkPageSizes::total         7531                       # Table walker page sizes translated
system.cpu63.dtb.walker.walkRequestOrigin_Requested::Data         7656                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Requested::total         7656                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::Data         7531                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::total         7531                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin::total        15187                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkWaitTime::samples         7656                       # Table walker wait (enqueue to first request) latency
system.cpu63.dtb.walker.walkWaitTime::0          7656    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu63.dtb.walker.walkWaitTime::total         7656                       # Table walker wait (enqueue to first request) latency
system.cpu63.dtb.walker.walks                    7656                       # Table walker walks requested
system.cpu63.dtb.walker.walksLong                7656                       # Table walker walks initiated with long descriptors
system.cpu63.dtb.walker.walksPending::samples   -936729484                       # Table walker pending requests distribution
system.cpu63.dtb.walker.walksPending::0    -936729484    100.00%    100.00% # Table walker pending requests distribution
system.cpu63.dtb.walker.walksPending::total   -936729484                       # Table walker pending requests distribution
system.cpu63.dtb.write_accesses               1815319                       # DTB write accesses
system.cpu63.dtb.write_hits                   1814598                       # DTB write hits
system.cpu63.dtb.write_misses                     721                       # DTB write misses
system.cpu63.idle_fraction                   0.989507                       # Percentage of idle cycles
system.cpu63.itb.accesses                    11293261                       # DTB accesses
system.cpu63.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu63.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu63.itb.flush_entries                    330                       # Number of entries that have been flushed from TLB
system.cpu63.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu63.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu63.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu63.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.itb.hits                        11272721                       # DTB hits
system.cpu63.itb.inst_accesses               11293261                       # ITB inst accesses
system.cpu63.itb.inst_hits                   11272721                       # ITB inst hits
system.cpu63.itb.inst_misses                    20540                       # ITB inst misses
system.cpu63.itb.misses                         20540                       # DTB misses
system.cpu63.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu63.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu63.itb.read_accesses                      0                       # DTB read accesses
system.cpu63.itb.read_hits                          0                       # DTB read hits
system.cpu63.itb.read_misses                        0                       # DTB read misses
system.cpu63.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu63.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu63.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu63.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu63.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu63.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu63.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu63.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu63.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu63.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu63.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu63.itb.walker.walkPageSizes::4K        20366     99.24%     99.24% # Table walker page sizes translated
system.cpu63.itb.walker.walkPageSizes::2M          157      0.76%    100.00% # Table walker page sizes translated
system.cpu63.itb.walker.walkPageSizes::total        20523                       # Table walker page sizes translated
system.cpu63.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Requested::Inst        20540                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Requested::total        20540                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::Inst        20523                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::total        20523                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin::total        41063                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkWaitTime::samples        20540                       # Table walker wait (enqueue to first request) latency
system.cpu63.itb.walker.walkWaitTime::0         20540    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu63.itb.walker.walkWaitTime::total        20540                       # Table walker wait (enqueue to first request) latency
system.cpu63.itb.walker.walks                   20540                       # Table walker walks requested
system.cpu63.itb.walker.walksLong               20540                       # Table walker walks initiated with long descriptors
system.cpu63.itb.walker.walksPending::samples   -936757264                       # Table walker pending requests distribution
system.cpu63.itb.walker.walksPending::0    -936757264    100.00%    100.00% # Table walker pending requests distribution
system.cpu63.itb.walker.walksPending::total   -936757264                       # Table walker pending requests distribution
system.cpu63.itb.write_accesses                     0                       # DTB write accesses
system.cpu63.itb.write_hits                         0                       # DTB write hits
system.cpu63.itb.write_misses                       0                       # DTB write misses
system.cpu63.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu63.kern.inst.quiesce                   1217                       # number of quiesce instructions executed
system.cpu63.not_idle_fraction               0.010493                       # Percentage of non-idle cycles
system.cpu63.numCycles                     1207473674                       # number of cpu cycles simulated
system.cpu63.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu63.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu63.num_busy_cycles             12669971.715055                       # Number of busy cycles
system.cpu63.num_cc_register_reads            3275976                       # number of times the CC registers were read
system.cpu63.num_cc_register_writes           1987773                       # number of times the CC registers were written
system.cpu63.num_conditional_control_insts      1711283                       # number of instructions that are conditional controls
system.cpu63.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu63.num_fp_insts                           0                       # number of float instructions
system.cpu63.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu63.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu63.num_func_calls                    783771                       # number of times a function call or return occured
system.cpu63.num_idle_cycles             1194803702.284945                       # Number of idle cycles
system.cpu63.num_int_alu_accesses            12200088                       # Number of integer alu accesses
system.cpu63.num_int_insts                   12200088                       # number of integer instructions
system.cpu63.num_int_register_reads          15966886                       # number of times the integer registers were read
system.cpu63.num_int_register_writes          9492584                       # number of times the integer registers were written
system.cpu63.num_load_insts                   2675214                       # Number of load instructions
system.cpu63.num_mem_refs                     4490349                       # number of memory refs
system.cpu63.num_store_insts                  1815135                       # Number of store instructions
system.cpu63.num_vec_alu_accesses               16113                       # Number of vector alu accesses
system.cpu63.num_vec_insts                      16113                       # number of vector instructions
system.cpu63.num_vec_register_reads             14841                       # number of times the vector registers were read
system.cpu63.num_vec_register_writes             1548                       # number of times the vector registers were written
system.cpu63.op_class::No_OpClass                2375      0.02%      0.02% # Class of executed instruction
system.cpu63.op_class::IntAlu                 8835604     66.15%     66.17% # Class of executed instruction
system.cpu63.op_class::IntMult                  23173      0.17%     66.34% # Class of executed instruction
system.cpu63.op_class::IntDiv                    4519      0.03%     66.37% # Class of executed instruction
system.cpu63.op_class::FloatAdd                     0      0.00%     66.37% # Class of executed instruction
system.cpu63.op_class::FloatCmp                     0      0.00%     66.37% # Class of executed instruction
system.cpu63.op_class::FloatCvt                     0      0.00%     66.37% # Class of executed instruction
system.cpu63.op_class::FloatMult                    0      0.00%     66.37% # Class of executed instruction
system.cpu63.op_class::FloatMultAcc                 0      0.00%     66.37% # Class of executed instruction
system.cpu63.op_class::FloatDiv                     0      0.00%     66.37% # Class of executed instruction
system.cpu63.op_class::FloatMisc                 1297      0.01%     66.38% # Class of executed instruction
system.cpu63.op_class::FloatSqrt                    0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdAdd                      0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdAddAcc                   0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdAlu                      0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdCmp                      0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdCvt                      0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdMisc                     0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdMult                     0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdMultAcc                  0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdShift                    0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdShiftAcc                 0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdDiv                      0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdSqrt                     0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatAdd                 0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatAlu                 0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatCmp                 0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatCvt                 0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatDiv                 0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatMisc                0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatMult                0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatMultAcc             0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatSqrt                0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdReduceAdd                0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdReduceAlu                0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdReduceCmp                0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatReduceAdd            0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdFloatReduceCmp            0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdAes                      0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdAesMix                   0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdSha1Hash                 0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdSha1Hash2                0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdSha256Hash               0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdSha256Hash2              0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdShaSigma2                0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdShaSigma3                0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::SimdPredAlu                  0      0.00%     66.38% # Class of executed instruction
system.cpu63.op_class::MemRead                2675214     20.03%     86.41% # Class of executed instruction
system.cpu63.op_class::MemWrite               1815135     13.59%    100.00% # Class of executed instruction
system.cpu63.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::total                 13357317                       # Class of executed instruction
system.cpu64.Branches                         1404152                       # Number of branches fetched
system.cpu64.committedInsts                   5974313                       # Number of instructions committed
system.cpu64.committedOps                     6964106                       # Number of ops (including micro ops) committed
system.cpu64.dtb.accesses                     2323584                       # DTB accesses
system.cpu64.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu64.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu64.dtb.flush_entries                    297                       # Number of entries that have been flushed from TLB
system.cpu64.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu64.dtb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu64.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu64.dtb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.dtb.hits                         2322404                       # DTB hits
system.cpu64.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu64.dtb.inst_hits                          0                       # ITB inst hits
system.cpu64.dtb.inst_misses                        0                       # ITB inst misses
system.cpu64.dtb.misses                          1180                       # DTB misses
system.cpu64.dtb.perms_faults                      34                       # Number of TLB faults due to permissions restrictions
system.cpu64.dtb.prefetch_faults                  302                       # Number of TLB faults due to prefetch
system.cpu64.dtb.read_accesses                1496704                       # DTB read accesses
system.cpu64.dtb.read_hits                    1495714                       # DTB read hits
system.cpu64.dtb.read_misses                      990                       # DTB read misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu64.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu64.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu64.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu64.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu64.dtb.walker.walkPageSizes::4K         1043     95.78%     95.78% # Table walker page sizes translated
system.cpu64.dtb.walker.walkPageSizes::2M           32      2.94%     98.71% # Table walker page sizes translated
system.cpu64.dtb.walker.walkPageSizes::1G           14      1.29%    100.00% # Table walker page sizes translated
system.cpu64.dtb.walker.walkPageSizes::total         1089                       # Table walker page sizes translated
system.cpu64.dtb.walker.walkRequestOrigin_Requested::Data         1180                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Requested::total         1180                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Completed::Data         1089                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Completed::total         1089                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin::total         2269                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkWaitTime::samples         1180                       # Table walker wait (enqueue to first request) latency
system.cpu64.dtb.walker.walkWaitTime::0          1180    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu64.dtb.walker.walkWaitTime::total         1180                       # Table walker wait (enqueue to first request) latency
system.cpu64.dtb.walker.walks                    1180                       # Table walker walks requested
system.cpu64.dtb.walker.walksLong                1180                       # Table walker walks initiated with long descriptors
system.cpu64.dtb.walker.walksPending::samples   1250251600                       # Table walker pending requests distribution
system.cpu64.dtb.walker.walksPending::0    1250251600    100.00%    100.00% # Table walker pending requests distribution
system.cpu64.dtb.walker.walksPending::total   1250251600                       # Table walker pending requests distribution
system.cpu64.dtb.write_accesses                826880                       # DTB write accesses
system.cpu64.dtb.write_hits                    826690                       # DTB write hits
system.cpu64.dtb.write_misses                     190                       # DTB write misses
system.cpu64.idle_fraction                   0.994529                       # Percentage of idle cycles
system.cpu64.itb.accesses                     5973209                       # DTB accesses
system.cpu64.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu64.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu64.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu64.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu64.itb.flush_tlb_asid                   492                       # Number of times TLB was flushed by ASID
system.cpu64.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu64.itb.flush_tlb_mva_asid             58314                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.itb.hits                         5968313                       # DTB hits
system.cpu64.itb.inst_accesses                5973209                       # ITB inst accesses
system.cpu64.itb.inst_hits                    5968313                       # ITB inst hits
system.cpu64.itb.inst_misses                     4896                       # ITB inst misses
system.cpu64.itb.misses                          4896                       # DTB misses
system.cpu64.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu64.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu64.itb.read_accesses                      0                       # DTB read accesses
system.cpu64.itb.read_hits                          0                       # DTB read hits
system.cpu64.itb.read_misses                        0                       # DTB read misses
system.cpu64.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu64.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu64.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu64.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu64.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu64.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu64.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu64.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu64.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu64.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu64.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu64.itb.walker.walkPageSizes::4K         4820     99.24%     99.24% # Table walker page sizes translated
system.cpu64.itb.walker.walkPageSizes::2M           37      0.76%    100.00% # Table walker page sizes translated
system.cpu64.itb.walker.walkPageSizes::total         4857                       # Table walker page sizes translated
system.cpu64.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Requested::Inst         4896                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Requested::total         4896                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Completed::Inst         4857                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Completed::total         4857                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin::total         9753                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkWaitTime::samples         4896                       # Table walker wait (enqueue to first request) latency
system.cpu64.itb.walker.walkWaitTime::0          4896    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu64.itb.walker.walkWaitTime::total         4896                       # Table walker wait (enqueue to first request) latency
system.cpu64.itb.walker.walks                    4896                       # Table walker walks requested
system.cpu64.itb.walker.walksLong                4896                       # Table walker walks initiated with long descriptors
system.cpu64.itb.walker.walksPending::samples   1250223820                       # Table walker pending requests distribution
system.cpu64.itb.walker.walksPending::0    1250223820    100.00%    100.00% # Table walker pending requests distribution
system.cpu64.itb.walker.walksPending::total   1250223820                       # Table walker pending requests distribution
system.cpu64.itb.write_accesses                     0                       # DTB write accesses
system.cpu64.itb.write_hits                         0                       # DTB write hits
system.cpu64.itb.write_misses                       0                       # DTB write misses
system.cpu64.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu64.kern.inst.quiesce                   1257                       # number of quiesce instructions executed
system.cpu64.not_idle_fraction               0.005471                       # Percentage of non-idle cycles
system.cpu64.numCycles                     1211793227                       # number of cpu cycles simulated
system.cpu64.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu64.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu64.num_busy_cycles             6629284.956321                       # Number of busy cycles
system.cpu64.num_cc_register_reads            2155279                       # number of times the CC registers were read
system.cpu64.num_cc_register_writes            918705                       # number of times the CC registers were written
system.cpu64.num_conditional_control_insts       987029                       # number of instructions that are conditional controls
system.cpu64.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu64.num_fp_insts                           0                       # number of float instructions
system.cpu64.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu64.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu64.num_func_calls                    376526                       # number of times a function call or return occured
system.cpu64.num_idle_cycles             1205163942.043679                       # Number of idle cycles
system.cpu64.num_int_alu_accesses             6224304                       # Number of integer alu accesses
system.cpu64.num_int_insts                    6224304                       # number of integer instructions
system.cpu64.num_int_register_reads           7976006                       # number of times the integer registers were read
system.cpu64.num_int_register_writes          4777604                       # number of times the integer registers were written
system.cpu64.num_load_insts                   1494993                       # Number of load instructions
system.cpu64.num_mem_refs                     2321836                       # number of memory refs
system.cpu64.num_store_insts                   826843                       # Number of store instructions
system.cpu64.num_vec_alu_accesses                1609                       # Number of vector alu accesses
system.cpu64.num_vec_insts                       1609                       # number of vector instructions
system.cpu64.num_vec_register_reads              1313                       # number of times the vector registers were read
system.cpu64.num_vec_register_writes              328                       # number of times the vector registers were written
system.cpu64.op_class::No_OpClass                 521      0.01%      0.01% # Class of executed instruction
system.cpu64.op_class::IntAlu                 4626801     66.44%     66.44% # Class of executed instruction
system.cpu64.op_class::IntMult                  12635      0.18%     66.62% # Class of executed instruction
system.cpu64.op_class::IntDiv                    2445      0.04%     66.66% # Class of executed instruction
system.cpu64.op_class::FloatAdd                     0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::FloatCmp                     0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::FloatCvt                     0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::FloatMult                    0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::FloatMultAcc                 0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::FloatDiv                     0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::FloatMisc                   97      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::FloatSqrt                    0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdAdd                      0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdAddAcc                   0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdAlu                      0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdCmp                      0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdCvt                      0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdMisc                     0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdMult                     0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdMultAcc                  0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdShift                    0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdShiftAcc                 0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdDiv                      0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdSqrt                     0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatAdd                 0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatAlu                 0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatCmp                 0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatCvt                 0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatDiv                 0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatMisc                0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatMult                0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatMultAcc             0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatSqrt                0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdReduceAdd                0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdReduceAlu                0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdReduceCmp                0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatReduceAdd            0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdFloatReduceCmp            0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdAes                      0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdAesMix                   0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdSha1Hash                 0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdSha1Hash2                0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdSha256Hash               0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdSha256Hash2              0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdShaSigma2                0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdShaSigma3                0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::SimdPredAlu                  0      0.00%     66.66% # Class of executed instruction
system.cpu64.op_class::MemRead                1494993     21.47%     88.13% # Class of executed instruction
system.cpu64.op_class::MemWrite                826843     11.87%    100.00% # Class of executed instruction
system.cpu64.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::total                  6964335                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests        26269                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16383549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31662302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes        15657472                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages         3822                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs              3825                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          709120                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages          173                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs               174                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests     33883833                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       222921                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36799163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       844613                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    100490727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1067534                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu_clk_domain.clock                      5556                       # Clock period in ticks
system.membus.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              378987                       # Transaction distribution
system.membus.trans_dist::ReadResp            2919836                       # Transaction distribution
system.membus.trans_dist::WriteReq             159675                       # Transaction distribution
system.membus.trans_dist::WriteResp            159675                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     13379977                       # Transaction distribution
system.membus.trans_dist::WriteClean             8573                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1891406                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           674752                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11198                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          194510                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9876662                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9857734                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2540849                       # Transaction distribution
system.membus.trans_dist::CleanSharedReq         9728                       # Transaction distribution
system.membus.trans_dist::CleanSharedResp         9728                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        11776                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp        11776                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       3200861                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      3198286                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       774072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       774072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       173330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         3134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio       525032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47020421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     47721917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               48495989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16512896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16512896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       140287                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port         7056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio      1050064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1634730352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1635927759                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1652440655                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16864488                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001558                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039439                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16838216     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                   26272      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            16864488                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu55.numPwrStateTransitions              2953                       # Number of power state transitions
system.cpu55.pwrStateClkGateDist::samples         1464                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::mean   4780830655.747951                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::stdev  64588597368.982361                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::1000-5e+10         1457     99.52%     99.52% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.59% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::2.5e+11-3e+11            3      0.20%     99.80% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::4.5e+11-5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::total          1464                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateResidencyTicks::ON   73158008253                       # Cumulative time (in ticks) in various power states
system.cpu55.pwrStateResidencyTicks::CLK_GATED 6999136080015                       # Cumulative time (in ticks) in various power states
system.cpu55.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu55.icache.demand_hits::.cpu55.inst     11134427                       # number of demand (read+write) hits
system.cpu55.icache.demand_hits::total       11134427                       # number of demand (read+write) hits
system.cpu55.icache.overall_hits::.cpu55.inst     11134427                       # number of overall hits
system.cpu55.icache.overall_hits::total      11134427                       # number of overall hits
system.cpu55.icache.demand_misses::.cpu55.inst       156944                       # number of demand (read+write) misses
system.cpu55.icache.demand_misses::total       156944                       # number of demand (read+write) misses
system.cpu55.icache.overall_misses::.cpu55.inst       156944                       # number of overall misses
system.cpu55.icache.overall_misses::total       156944                       # number of overall misses
system.cpu55.icache.demand_accesses::.cpu55.inst     11291371                       # number of demand (read+write) accesses
system.cpu55.icache.demand_accesses::total     11291371                       # number of demand (read+write) accesses
system.cpu55.icache.overall_accesses::.cpu55.inst     11291371                       # number of overall (read+write) accesses
system.cpu55.icache.overall_accesses::total     11291371                       # number of overall (read+write) accesses
system.cpu55.icache.demand_miss_rate::.cpu55.inst     0.013899                       # miss rate for demand accesses
system.cpu55.icache.demand_miss_rate::total     0.013899                       # miss rate for demand accesses
system.cpu55.icache.overall_miss_rate::.cpu55.inst     0.013899                       # miss rate for overall accesses
system.cpu55.icache.overall_miss_rate::total     0.013899                       # miss rate for overall accesses
system.cpu55.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu55.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu55.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu55.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu55.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu55.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu55.icache.writebacks::.writebacks       156420                       # number of writebacks
system.cpu55.icache.writebacks::total          156420                       # number of writebacks
system.cpu55.icache.replacements               156420                       # number of replacements
system.cpu55.icache.ReadReq_hits::.cpu55.inst     11134427                       # number of ReadReq hits
system.cpu55.icache.ReadReq_hits::total      11134427                       # number of ReadReq hits
system.cpu55.icache.ReadReq_misses::.cpu55.inst       156944                       # number of ReadReq misses
system.cpu55.icache.ReadReq_misses::total       156944                       # number of ReadReq misses
system.cpu55.icache.ReadReq_accesses::.cpu55.inst     11291371                       # number of ReadReq accesses(hits+misses)
system.cpu55.icache.ReadReq_accesses::total     11291371                       # number of ReadReq accesses(hits+misses)
system.cpu55.icache.ReadReq_miss_rate::.cpu55.inst     0.013899                       # miss rate for ReadReq accesses
system.cpu55.icache.ReadReq_miss_rate::total     0.013899                       # miss rate for ReadReq accesses
system.cpu55.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu55.icache.tags.tagsinuse         208.904447                       # Cycle average of tags in use
system.cpu55.icache.tags.total_refs          11291371                       # Total number of references to valid blocks.
system.cpu55.icache.tags.sampled_refs          156944                       # Sample count of references to valid blocks.
system.cpu55.icache.tags.avg_refs           71.945222                       # Average number of references to valid blocks.
system.cpu55.icache.tags.warmup_cycle    4164863679108                       # Cycle when the warmup percentage was hit.
system.cpu55.icache.tags.occ_blocks::.cpu55.inst   208.904447                       # Average occupied blocks per requestor
system.cpu55.icache.tags.occ_percent::.cpu55.inst     0.408016                       # Average percentage of cache occupancy
system.cpu55.icache.tags.occ_percent::total     0.408016                       # Average percentage of cache occupancy
system.cpu55.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu55.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu55.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu55.icache.tags.tag_accesses        22739686                       # Number of tag accesses
system.cpu55.icache.tags.data_accesses       22739686                       # Number of data accesses
system.cpu55.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu55.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu55.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu55.dcache.demand_hits::.cpu55.data      4090166                       # number of demand (read+write) hits
system.cpu55.dcache.demand_hits::total        4090166                       # number of demand (read+write) hits
system.cpu55.dcache.overall_hits::.cpu55.data      4125488                       # number of overall hits
system.cpu55.dcache.overall_hits::total       4125488                       # number of overall hits
system.cpu55.dcache.demand_misses::.cpu55.data       116944                       # number of demand (read+write) misses
system.cpu55.dcache.demand_misses::total       116944                       # number of demand (read+write) misses
system.cpu55.dcache.overall_misses::.cpu55.data       122922                       # number of overall misses
system.cpu55.dcache.overall_misses::total       122922                       # number of overall misses
system.cpu55.dcache.demand_accesses::.cpu55.data      4207110                       # number of demand (read+write) accesses
system.cpu55.dcache.demand_accesses::total      4207110                       # number of demand (read+write) accesses
system.cpu55.dcache.overall_accesses::.cpu55.data      4248410                       # number of overall (read+write) accesses
system.cpu55.dcache.overall_accesses::total      4248410                       # number of overall (read+write) accesses
system.cpu55.dcache.demand_miss_rate::.cpu55.data     0.027797                       # miss rate for demand accesses
system.cpu55.dcache.demand_miss_rate::total     0.027797                       # miss rate for demand accesses
system.cpu55.dcache.overall_miss_rate::.cpu55.data     0.028934                       # miss rate for overall accesses
system.cpu55.dcache.overall_miss_rate::total     0.028934                       # miss rate for overall accesses
system.cpu55.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu55.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu55.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu55.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu55.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu55.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu55.dcache.writebacks::.writebacks        42267                       # number of writebacks
system.cpu55.dcache.writebacks::total           42267                       # number of writebacks
system.cpu55.dcache.replacements               101081                       # number of replacements
system.cpu55.dcache.ReadReq_hits::.cpu55.data      2543179                       # number of ReadReq hits
system.cpu55.dcache.ReadReq_hits::total       2543179                       # number of ReadReq hits
system.cpu55.dcache.ReadReq_misses::.cpu55.data        83856                       # number of ReadReq misses
system.cpu55.dcache.ReadReq_misses::total        83856                       # number of ReadReq misses
system.cpu55.dcache.ReadReq_accesses::.cpu55.data      2627035                       # number of ReadReq accesses(hits+misses)
system.cpu55.dcache.ReadReq_accesses::total      2627035                       # number of ReadReq accesses(hits+misses)
system.cpu55.dcache.ReadReq_miss_rate::.cpu55.data     0.031920                       # miss rate for ReadReq accesses
system.cpu55.dcache.ReadReq_miss_rate::total     0.031920                       # miss rate for ReadReq accesses
system.cpu55.dcache.WriteReq_hits::.cpu55.data      1546355                       # number of WriteReq hits
system.cpu55.dcache.WriteReq_hits::total      1546355                       # number of WriteReq hits
system.cpu55.dcache.WriteReq_misses::.cpu55.data        21862                       # number of WriteReq misses
system.cpu55.dcache.WriteReq_misses::total        21862                       # number of WriteReq misses
system.cpu55.dcache.WriteReq_accesses::.cpu55.data      1568217                       # number of WriteReq accesses(hits+misses)
system.cpu55.dcache.WriteReq_accesses::total      1568217                       # number of WriteReq accesses(hits+misses)
system.cpu55.dcache.WriteReq_miss_rate::.cpu55.data     0.013941                       # miss rate for WriteReq accesses
system.cpu55.dcache.WriteReq_miss_rate::total     0.013941                       # miss rate for WriteReq accesses
system.cpu55.dcache.SoftPFReq_hits::.cpu55.data          201                       # number of SoftPFReq hits
system.cpu55.dcache.SoftPFReq_hits::total          201                       # number of SoftPFReq hits
system.cpu55.dcache.SoftPFReq_misses::.cpu55.data          578                       # number of SoftPFReq misses
system.cpu55.dcache.SoftPFReq_misses::total          578                       # number of SoftPFReq misses
system.cpu55.dcache.SoftPFReq_accesses::.cpu55.data          779                       # number of SoftPFReq accesses(hits+misses)
system.cpu55.dcache.SoftPFReq_accesses::total          779                       # number of SoftPFReq accesses(hits+misses)
system.cpu55.dcache.SoftPFReq_miss_rate::.cpu55.data     0.741977                       # miss rate for SoftPFReq accesses
system.cpu55.dcache.SoftPFReq_miss_rate::total     0.741977                       # miss rate for SoftPFReq accesses
system.cpu55.dcache.SoftPFExReq_hits::.cpu55.data        35121                       # number of SoftPFExReq hits
system.cpu55.dcache.SoftPFExReq_hits::total        35121                       # number of SoftPFExReq hits
system.cpu55.dcache.SoftPFExReq_misses::.cpu55.data         5400                       # number of SoftPFExReq misses
system.cpu55.dcache.SoftPFExReq_misses::total         5400                       # number of SoftPFExReq misses
system.cpu55.dcache.SoftPFExReq_accesses::.cpu55.data        40521                       # number of SoftPFExReq accesses(hits+misses)
system.cpu55.dcache.SoftPFExReq_accesses::total        40521                       # number of SoftPFExReq accesses(hits+misses)
system.cpu55.dcache.SoftPFExReq_miss_rate::.cpu55.data     0.133264                       # miss rate for SoftPFExReq accesses
system.cpu55.dcache.SoftPFExReq_miss_rate::total     0.133264                       # miss rate for SoftPFExReq accesses
system.cpu55.dcache.WriteLineReq_hits::.cpu55.data          632                       # number of WriteLineReq hits
system.cpu55.dcache.WriteLineReq_hits::total          632                       # number of WriteLineReq hits
system.cpu55.dcache.WriteLineReq_misses::.cpu55.data        11226                       # number of WriteLineReq misses
system.cpu55.dcache.WriteLineReq_misses::total        11226                       # number of WriteLineReq misses
system.cpu55.dcache.WriteLineReq_accesses::.cpu55.data        11858                       # number of WriteLineReq accesses(hits+misses)
system.cpu55.dcache.WriteLineReq_accesses::total        11858                       # number of WriteLineReq accesses(hits+misses)
system.cpu55.dcache.WriteLineReq_miss_rate::.cpu55.data     0.946703                       # miss rate for WriteLineReq accesses
system.cpu55.dcache.WriteLineReq_miss_rate::total     0.946703                       # miss rate for WriteLineReq accesses
system.cpu55.dcache.LoadLockedReq_hits::.cpu55.data        43323                       # number of LoadLockedReq hits
system.cpu55.dcache.LoadLockedReq_hits::total        43323                       # number of LoadLockedReq hits
system.cpu55.dcache.LoadLockedReq_misses::.cpu55.data         1324                       # number of LoadLockedReq misses
system.cpu55.dcache.LoadLockedReq_misses::total         1324                       # number of LoadLockedReq misses
system.cpu55.dcache.LoadLockedReq_accesses::.cpu55.data        44647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu55.dcache.LoadLockedReq_accesses::total        44647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu55.dcache.LoadLockedReq_miss_rate::.cpu55.data     0.029655                       # miss rate for LoadLockedReq accesses
system.cpu55.dcache.LoadLockedReq_miss_rate::total     0.029655                       # miss rate for LoadLockedReq accesses
system.cpu55.dcache.StoreCondReq_hits::.cpu55.data        43135                       # number of StoreCondReq hits
system.cpu55.dcache.StoreCondReq_hits::total        43135                       # number of StoreCondReq hits
system.cpu55.dcache.StoreCondReq_misses::.cpu55.data          179                       # number of StoreCondReq misses
system.cpu55.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu55.dcache.StoreCondReq_accesses::.cpu55.data        43314                       # number of StoreCondReq accesses(hits+misses)
system.cpu55.dcache.StoreCondReq_accesses::total        43314                       # number of StoreCondReq accesses(hits+misses)
system.cpu55.dcache.StoreCondReq_miss_rate::.cpu55.data     0.004133                       # miss rate for StoreCondReq accesses
system.cpu55.dcache.StoreCondReq_miss_rate::total     0.004133                       # miss rate for StoreCondReq accesses
system.cpu55.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu55.dcache.tags.tagsinuse         306.074032                       # Cycle average of tags in use
system.cpu55.dcache.tags.total_refs           4347639                       # Total number of references to valid blocks.
system.cpu55.dcache.tags.sampled_refs          115297                       # Sample count of references to valid blocks.
system.cpu55.dcache.tags.avg_refs           37.708171                       # Average number of references to valid blocks.
system.cpu55.dcache.tags.warmup_cycle    4164863706888                       # Cycle when the warmup percentage was hit.
system.cpu55.dcache.tags.occ_blocks::.cpu55.data   306.074032                       # Average occupied blocks per requestor
system.cpu55.dcache.tags.occ_percent::.cpu55.data     0.298900                       # Average percentage of cache occupancy
system.cpu55.dcache.tags.occ_percent::total     0.298900                       # Average percentage of cache occupancy
system.cpu55.dcache.tags.occ_task_id_blocks::1024          754                       # Occupied blocks per task id
system.cpu55.dcache.tags.age_task_id_blocks_1024::4          754                       # Occupied blocks per task id
system.cpu55.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu55.dcache.tags.tag_accesses         8816587                       # Number of tag accesses
system.cpu55.dcache.tags.data_accesses        8816587                       # Number of data accesses
system.cpu33.numPwrStateTransitions              3344                       # Number of power state transitions
system.cpu33.pwrStateClkGateDist::samples         1659                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::mean   4123864614.908981                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::stdev  60347995964.690147                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::1000-5e+10         1650     99.46%     99.46% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.58% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::1e+11-1.5e+11            2      0.12%     99.70% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::2.5e+11-3e+11            3      0.18%     99.88% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::5.5e+11-6e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::total          1659                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateResidencyTicks::ON  230802692134                       # Cumulative time (in ticks) in various power states
system.cpu33.pwrStateResidencyTicks::CLK_GATED 6841491396134                       # Cumulative time (in ticks) in various power states
system.cpu33.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu33.icache.demand_hits::.cpu33.inst     34660059                       # number of demand (read+write) hits
system.cpu33.icache.demand_hits::total       34660059                       # number of demand (read+write) hits
system.cpu33.icache.overall_hits::.cpu33.inst     34660059                       # number of overall hits
system.cpu33.icache.overall_hits::total      34660059                       # number of overall hits
system.cpu33.icache.demand_misses::.cpu33.inst       565528                       # number of demand (read+write) misses
system.cpu33.icache.demand_misses::total       565528                       # number of demand (read+write) misses
system.cpu33.icache.overall_misses::.cpu33.inst       565528                       # number of overall misses
system.cpu33.icache.overall_misses::total       565528                       # number of overall misses
system.cpu33.icache.demand_accesses::.cpu33.inst     35225587                       # number of demand (read+write) accesses
system.cpu33.icache.demand_accesses::total     35225587                       # number of demand (read+write) accesses
system.cpu33.icache.overall_accesses::.cpu33.inst     35225587                       # number of overall (read+write) accesses
system.cpu33.icache.overall_accesses::total     35225587                       # number of overall (read+write) accesses
system.cpu33.icache.demand_miss_rate::.cpu33.inst     0.016054                       # miss rate for demand accesses
system.cpu33.icache.demand_miss_rate::total     0.016054                       # miss rate for demand accesses
system.cpu33.icache.overall_miss_rate::.cpu33.inst     0.016054                       # miss rate for overall accesses
system.cpu33.icache.overall_miss_rate::total     0.016054                       # miss rate for overall accesses
system.cpu33.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu33.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu33.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu33.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu33.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu33.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu33.icache.writebacks::.writebacks       565005                       # number of writebacks
system.cpu33.icache.writebacks::total          565005                       # number of writebacks
system.cpu33.icache.replacements               565005                       # number of replacements
system.cpu33.icache.ReadReq_hits::.cpu33.inst     34660059                       # number of ReadReq hits
system.cpu33.icache.ReadReq_hits::total      34660059                       # number of ReadReq hits
system.cpu33.icache.ReadReq_misses::.cpu33.inst       565528                       # number of ReadReq misses
system.cpu33.icache.ReadReq_misses::total       565528                       # number of ReadReq misses
system.cpu33.icache.ReadReq_accesses::.cpu33.inst     35225587                       # number of ReadReq accesses(hits+misses)
system.cpu33.icache.ReadReq_accesses::total     35225587                       # number of ReadReq accesses(hits+misses)
system.cpu33.icache.ReadReq_miss_rate::.cpu33.inst     0.016054                       # miss rate for ReadReq accesses
system.cpu33.icache.ReadReq_miss_rate::total     0.016054                       # miss rate for ReadReq accesses
system.cpu33.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu33.icache.tags.tagsinuse         258.742798                       # Cycle average of tags in use
system.cpu33.icache.tags.total_refs          35225587                       # Total number of references to valid blocks.
system.cpu33.icache.tags.sampled_refs          565528                       # Sample count of references to valid blocks.
system.cpu33.icache.tags.avg_refs           62.287963                       # Average number of references to valid blocks.
system.cpu33.icache.tags.warmup_cycle    3455303829972                       # Cycle when the warmup percentage was hit.
system.cpu33.icache.tags.occ_blocks::.cpu33.inst   258.742798                       # Average occupied blocks per requestor
system.cpu33.icache.tags.occ_percent::.cpu33.inst     0.505357                       # Average percentage of cache occupancy
system.cpu33.icache.tags.occ_percent::total     0.505357                       # Average percentage of cache occupancy
system.cpu33.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu33.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu33.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu33.icache.tags.tag_accesses        71016702                       # Number of tag accesses
system.cpu33.icache.tags.data_accesses       71016702                       # Number of data accesses
system.cpu33.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu33.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu33.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu33.dcache.demand_hits::.cpu33.data     13068963                       # number of demand (read+write) hits
system.cpu33.dcache.demand_hits::total       13068963                       # number of demand (read+write) hits
system.cpu33.dcache.overall_hits::.cpu33.data     13107663                       # number of overall hits
system.cpu33.dcache.overall_hits::total      13107663                       # number of overall hits
system.cpu33.dcache.demand_misses::.cpu33.data       187324                       # number of demand (read+write) misses
system.cpu33.dcache.demand_misses::total       187324                       # number of demand (read+write) misses
system.cpu33.dcache.overall_misses::.cpu33.data       194225                       # number of overall misses
system.cpu33.dcache.overall_misses::total       194225                       # number of overall misses
system.cpu33.dcache.demand_accesses::.cpu33.data     13256287                       # number of demand (read+write) accesses
system.cpu33.dcache.demand_accesses::total     13256287                       # number of demand (read+write) accesses
system.cpu33.dcache.overall_accesses::.cpu33.data     13301888                       # number of overall (read+write) accesses
system.cpu33.dcache.overall_accesses::total     13301888                       # number of overall (read+write) accesses
system.cpu33.dcache.demand_miss_rate::.cpu33.data     0.014131                       # miss rate for demand accesses
system.cpu33.dcache.demand_miss_rate::total     0.014131                       # miss rate for demand accesses
system.cpu33.dcache.overall_miss_rate::.cpu33.data     0.014601                       # miss rate for overall accesses
system.cpu33.dcache.overall_miss_rate::total     0.014601                       # miss rate for overall accesses
system.cpu33.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu33.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu33.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu33.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu33.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu33.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu33.dcache.writebacks::.writebacks        90796                       # number of writebacks
system.cpu33.dcache.writebacks::total           90796                       # number of writebacks
system.cpu33.dcache.replacements               168203                       # number of replacements
system.cpu33.dcache.ReadReq_hits::.cpu33.data      7162562                       # number of ReadReq hits
system.cpu33.dcache.ReadReq_hits::total       7162562                       # number of ReadReq hits
system.cpu33.dcache.ReadReq_misses::.cpu33.data       133428                       # number of ReadReq misses
system.cpu33.dcache.ReadReq_misses::total       133428                       # number of ReadReq misses
system.cpu33.dcache.ReadReq_accesses::.cpu33.data      7295990                       # number of ReadReq accesses(hits+misses)
system.cpu33.dcache.ReadReq_accesses::total      7295990                       # number of ReadReq accesses(hits+misses)
system.cpu33.dcache.ReadReq_miss_rate::.cpu33.data     0.018288                       # miss rate for ReadReq accesses
system.cpu33.dcache.ReadReq_miss_rate::total     0.018288                       # miss rate for ReadReq accesses
system.cpu33.dcache.WriteReq_hits::.cpu33.data      5901595                       # number of WriteReq hits
system.cpu33.dcache.WriteReq_hits::total      5901595                       # number of WriteReq hits
system.cpu33.dcache.WriteReq_misses::.cpu33.data        46766                       # number of WriteReq misses
system.cpu33.dcache.WriteReq_misses::total        46766                       # number of WriteReq misses
system.cpu33.dcache.WriteReq_accesses::.cpu33.data      5948361                       # number of WriteReq accesses(hits+misses)
system.cpu33.dcache.WriteReq_accesses::total      5948361                       # number of WriteReq accesses(hits+misses)
system.cpu33.dcache.WriteReq_miss_rate::.cpu33.data     0.007862                       # miss rate for WriteReq accesses
system.cpu33.dcache.WriteReq_miss_rate::total     0.007862                       # miss rate for WriteReq accesses
system.cpu33.dcache.SoftPFReq_hits::.cpu33.data          221                       # number of SoftPFReq hits
system.cpu33.dcache.SoftPFReq_hits::total          221                       # number of SoftPFReq hits
system.cpu33.dcache.SoftPFReq_misses::.cpu33.data          455                       # number of SoftPFReq misses
system.cpu33.dcache.SoftPFReq_misses::total          455                       # number of SoftPFReq misses
system.cpu33.dcache.SoftPFReq_accesses::.cpu33.data          676                       # number of SoftPFReq accesses(hits+misses)
system.cpu33.dcache.SoftPFReq_accesses::total          676                       # number of SoftPFReq accesses(hits+misses)
system.cpu33.dcache.SoftPFReq_miss_rate::.cpu33.data     0.673077                       # miss rate for SoftPFReq accesses
system.cpu33.dcache.SoftPFReq_miss_rate::total     0.673077                       # miss rate for SoftPFReq accesses
system.cpu33.dcache.SoftPFExReq_hits::.cpu33.data        38479                       # number of SoftPFExReq hits
system.cpu33.dcache.SoftPFExReq_hits::total        38479                       # number of SoftPFExReq hits
system.cpu33.dcache.SoftPFExReq_misses::.cpu33.data         6446                       # number of SoftPFExReq misses
system.cpu33.dcache.SoftPFExReq_misses::total         6446                       # number of SoftPFExReq misses
system.cpu33.dcache.SoftPFExReq_accesses::.cpu33.data        44925                       # number of SoftPFExReq accesses(hits+misses)
system.cpu33.dcache.SoftPFExReq_accesses::total        44925                       # number of SoftPFExReq accesses(hits+misses)
system.cpu33.dcache.SoftPFExReq_miss_rate::.cpu33.data     0.143484                       # miss rate for SoftPFExReq accesses
system.cpu33.dcache.SoftPFExReq_miss_rate::total     0.143484                       # miss rate for SoftPFExReq accesses
system.cpu33.dcache.WriteLineReq_hits::.cpu33.data         4806                       # number of WriteLineReq hits
system.cpu33.dcache.WriteLineReq_hits::total         4806                       # number of WriteLineReq hits
system.cpu33.dcache.WriteLineReq_misses::.cpu33.data         7130                       # number of WriteLineReq misses
system.cpu33.dcache.WriteLineReq_misses::total         7130                       # number of WriteLineReq misses
system.cpu33.dcache.WriteLineReq_accesses::.cpu33.data        11936                       # number of WriteLineReq accesses(hits+misses)
system.cpu33.dcache.WriteLineReq_accesses::total        11936                       # number of WriteLineReq accesses(hits+misses)
system.cpu33.dcache.WriteLineReq_miss_rate::.cpu33.data     0.597353                       # miss rate for WriteLineReq accesses
system.cpu33.dcache.WriteLineReq_miss_rate::total     0.597353                       # miss rate for WriteLineReq accesses
system.cpu33.dcache.LoadLockedReq_hits::.cpu33.data       170003                       # number of LoadLockedReq hits
system.cpu33.dcache.LoadLockedReq_hits::total       170003                       # number of LoadLockedReq hits
system.cpu33.dcache.LoadLockedReq_misses::.cpu33.data         1214                       # number of LoadLockedReq misses
system.cpu33.dcache.LoadLockedReq_misses::total         1214                       # number of LoadLockedReq misses
system.cpu33.dcache.LoadLockedReq_accesses::.cpu33.data       171217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu33.dcache.LoadLockedReq_accesses::total       171217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu33.dcache.LoadLockedReq_miss_rate::.cpu33.data     0.007090                       # miss rate for LoadLockedReq accesses
system.cpu33.dcache.LoadLockedReq_miss_rate::total     0.007090                       # miss rate for LoadLockedReq accesses
system.cpu33.dcache.StoreCondReq_hits::.cpu33.data       169830                       # number of StoreCondReq hits
system.cpu33.dcache.StoreCondReq_hits::total       169830                       # number of StoreCondReq hits
system.cpu33.dcache.StoreCondReq_misses::.cpu33.data          144                       # number of StoreCondReq misses
system.cpu33.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu33.dcache.StoreCondReq_accesses::.cpu33.data       169974                       # number of StoreCondReq accesses(hits+misses)
system.cpu33.dcache.StoreCondReq_accesses::total       169974                       # number of StoreCondReq accesses(hits+misses)
system.cpu33.dcache.StoreCondReq_miss_rate::.cpu33.data     0.000847                       # miss rate for StoreCondReq accesses
system.cpu33.dcache.StoreCondReq_miss_rate::total     0.000847                       # miss rate for StoreCondReq accesses
system.cpu33.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu33.dcache.tags.tagsinuse         370.408422                       # Cycle average of tags in use
system.cpu33.dcache.tags.total_refs          13652142                       # Total number of references to valid blocks.
system.cpu33.dcache.tags.sampled_refs          184863                       # Sample count of references to valid blocks.
system.cpu33.dcache.tags.avg_refs           73.850051                       # Average number of references to valid blocks.
system.cpu33.dcache.tags.warmup_cycle    3455303857752                       # Cycle when the warmup percentage was hit.
system.cpu33.dcache.tags.occ_blocks::.cpu33.data   370.408422                       # Average occupied blocks per requestor
system.cpu33.dcache.tags.occ_percent::.cpu33.data     0.361727                       # Average percentage of cache occupancy
system.cpu33.dcache.tags.occ_percent::total     0.361727                       # Average percentage of cache occupancy
system.cpu33.dcache.tags.occ_task_id_blocks::1024          680                       # Occupied blocks per task id
system.cpu33.dcache.tags.age_task_id_blocks_1024::4          680                       # Occupied blocks per task id
system.cpu33.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu33.dcache.tags.tag_accesses        27498929                       # Number of tag accesses
system.cpu33.dcache.tags.data_accesses       27498929                       # Number of data accesses
system.cpu14.numPwrStateTransitions              4860                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples         2415                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   2780320633.691511                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  49421609066.554855                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10         2408     99.71%     99.71% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::5e+10-1e+11            1      0.04%     99.75% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1e+11-1.5e+11            2      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::2e+11-2.5e+11            1      0.04%     99.88% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.92% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::5e+11-5.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total          2415                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  357819757903                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED 6714474330365                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst     53279510                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       53279510                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst     53279510                       # number of overall hits
system.cpu14.icache.overall_hits::total      53279510                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst      1359617                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total      1359617                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst      1359617                       # number of overall misses
system.cpu14.icache.overall_misses::total      1359617                       # number of overall misses
system.cpu14.icache.demand_accesses::.cpu14.inst     54639127                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     54639127                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst     54639127                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     54639127                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.024884                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.024884                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.024884                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.024884                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.writebacks::.writebacks      1359093                       # number of writebacks
system.cpu14.icache.writebacks::total         1359093                       # number of writebacks
system.cpu14.icache.replacements              1359093                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst     53279510                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      53279510                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst      1359617                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total      1359617                       # number of ReadReq misses
system.cpu14.icache.ReadReq_accesses::.cpu14.inst     54639127                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     54639127                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.024884                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.024884                       # miss rate for ReadReq accesses
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         300.967906                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          54639127                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs         1359617                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           40.187146                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2842521394632                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   300.967906                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.587828                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.587828                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       110637871                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      110637871                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data     19372118                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       19372118                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data     19523872                       # number of overall hits
system.cpu14.dcache.overall_hits::total      19523872                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data       612461                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       612461                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data       639655                       # number of overall misses
system.cpu14.dcache.overall_misses::total       639655                       # number of overall misses
system.cpu14.dcache.demand_accesses::.cpu14.data     19984579                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     19984579                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data     20163527                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     20163527                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.030647                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030647                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.031723                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.031723                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks       293520                       # number of writebacks
system.cpu14.dcache.writebacks::total          293520                       # number of writebacks
system.cpu14.dcache.replacements               569605                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     10793713                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      10793713                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data       404033                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       404033                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     11197746                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     11197746                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.036082                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.036082                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_hits::.cpu14.data      8550929                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      8550929                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       122610                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       122610                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_accesses::.cpu14.data      8673539                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      8673539                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.014136                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.014136                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_hits::.cpu14.data         3958                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total         3958                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_misses::.cpu14.data         7024                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total         7024                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_accesses::.cpu14.data        10982                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total        10982                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_miss_rate::.cpu14.data     0.639592                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.639592                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFExReq_hits::.cpu14.data       147796                       # number of SoftPFExReq hits
system.cpu14.dcache.SoftPFExReq_hits::total       147796                       # number of SoftPFExReq hits
system.cpu14.dcache.SoftPFExReq_misses::.cpu14.data        20170                       # number of SoftPFExReq misses
system.cpu14.dcache.SoftPFExReq_misses::total        20170                       # number of SoftPFExReq misses
system.cpu14.dcache.SoftPFExReq_accesses::.cpu14.data       167966                       # number of SoftPFExReq accesses(hits+misses)
system.cpu14.dcache.SoftPFExReq_accesses::total       167966                       # number of SoftPFExReq accesses(hits+misses)
system.cpu14.dcache.SoftPFExReq_miss_rate::.cpu14.data     0.120084                       # miss rate for SoftPFExReq accesses
system.cpu14.dcache.SoftPFExReq_miss_rate::total     0.120084                       # miss rate for SoftPFExReq accesses
system.cpu14.dcache.WriteLineReq_hits::.cpu14.data        27476                       # number of WriteLineReq hits
system.cpu14.dcache.WriteLineReq_hits::total        27476                       # number of WriteLineReq hits
system.cpu14.dcache.WriteLineReq_misses::.cpu14.data        85818                       # number of WriteLineReq misses
system.cpu14.dcache.WriteLineReq_misses::total        85818                       # number of WriteLineReq misses
system.cpu14.dcache.WriteLineReq_accesses::.cpu14.data       113294                       # number of WriteLineReq accesses(hits+misses)
system.cpu14.dcache.WriteLineReq_accesses::total       113294                       # number of WriteLineReq accesses(hits+misses)
system.cpu14.dcache.WriteLineReq_miss_rate::.cpu14.data     0.757481                       # miss rate for WriteLineReq accesses
system.cpu14.dcache.WriteLineReq_miss_rate::total     0.757481                       # miss rate for WriteLineReq accesses
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       267623                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       267623                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         3479                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         3479                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       271102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       271102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.012833                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.012833                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       267622                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       267622                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data          949                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          949                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       268571                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       268571                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.003534                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.003534                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse         432.466961                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          20764960                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          609975                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           34.042313                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2842521422412                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data   432.466961                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.422331                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.422331                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          803                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          803                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.784180                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        42143611                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       42143611                       # Number of data accesses
system.cpu15.numPwrStateTransitions              4388                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples         2178                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   3174337201.174472                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  51505207366.031151                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10         2171     99.68%     99.68% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::5e+10-1e+11            3      0.14%     99.82% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.86% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.91% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::3.5e+11-4e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total          2178                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  158587664110                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED 6913706424158                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst     23932183                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       23932183                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst     23932183                       # number of overall hits
system.cpu15.icache.overall_hits::total      23932183                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst       341557                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       341557                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst       341557                       # number of overall misses
system.cpu15.icache.overall_misses::total       341557                       # number of overall misses
system.cpu15.icache.demand_accesses::.cpu15.inst     24273740                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     24273740                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst     24273740                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     24273740                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.014071                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.014071                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.014071                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.014071                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.writebacks::.writebacks       341033                       # number of writebacks
system.cpu15.icache.writebacks::total          341033                       # number of writebacks
system.cpu15.icache.replacements               341033                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst     23932183                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      23932183                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst       341557                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       341557                       # number of ReadReq misses
system.cpu15.icache.ReadReq_accesses::.cpu15.inst     24273740                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     24273740                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.014071                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.014071                       # miss rate for ReadReq accesses
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         298.727658                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          24273740                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          341557                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           71.067904                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2874772318944                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   298.727658                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.583452                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.583452                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        48889037                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       48889037                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data      8800117                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        8800117                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data      8890084                       # number of overall hits
system.cpu15.dcache.overall_hits::total       8890084                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data       274864                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       274864                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data       286292                       # number of overall misses
system.cpu15.dcache.overall_misses::total       286292                       # number of overall misses
system.cpu15.dcache.demand_accesses::.cpu15.data      9074981                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      9074981                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data      9176376                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      9176376                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.030288                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.030288                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.031199                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.031199                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks       106912                       # number of writebacks
system.cpu15.dcache.writebacks::total          106912                       # number of writebacks
system.cpu15.dcache.replacements               243486                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data      5257737                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       5257737                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data       188592                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       188592                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_accesses::.cpu15.data      5446329                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      5446329                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.034627                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.034627                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_hits::.cpu15.data      3538701                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      3538701                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data        56451                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        56451                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_accesses::.cpu15.data      3595152                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      3595152                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.015702                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.015702                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_hits::.cpu15.data          707                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total          707                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_misses::.cpu15.data         1800                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total         1800                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_accesses::.cpu15.data         2507                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total         2507                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_miss_rate::.cpu15.data     0.717990                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.717990                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFExReq_hits::.cpu15.data        89260                       # number of SoftPFExReq hits
system.cpu15.dcache.SoftPFExReq_hits::total        89260                       # number of SoftPFExReq hits
system.cpu15.dcache.SoftPFExReq_misses::.cpu15.data         9628                       # number of SoftPFExReq misses
system.cpu15.dcache.SoftPFExReq_misses::total         9628                       # number of SoftPFExReq misses
system.cpu15.dcache.SoftPFExReq_accesses::.cpu15.data        98888                       # number of SoftPFExReq accesses(hits+misses)
system.cpu15.dcache.SoftPFExReq_accesses::total        98888                       # number of SoftPFExReq accesses(hits+misses)
system.cpu15.dcache.SoftPFExReq_miss_rate::.cpu15.data     0.097363                       # miss rate for SoftPFExReq accesses
system.cpu15.dcache.SoftPFExReq_miss_rate::total     0.097363                       # miss rate for SoftPFExReq accesses
system.cpu15.dcache.WriteLineReq_hits::.cpu15.data         3679                       # number of WriteLineReq hits
system.cpu15.dcache.WriteLineReq_hits::total         3679                       # number of WriteLineReq hits
system.cpu15.dcache.WriteLineReq_misses::.cpu15.data        29821                       # number of WriteLineReq misses
system.cpu15.dcache.WriteLineReq_misses::total        29821                       # number of WriteLineReq misses
system.cpu15.dcache.WriteLineReq_accesses::.cpu15.data        33500                       # number of WriteLineReq accesses(hits+misses)
system.cpu15.dcache.WriteLineReq_accesses::total        33500                       # number of WriteLineReq accesses(hits+misses)
system.cpu15.dcache.WriteLineReq_miss_rate::.cpu15.data     0.890179                       # miss rate for WriteLineReq accesses
system.cpu15.dcache.WriteLineReq_miss_rate::total     0.890179                       # miss rate for WriteLineReq accesses
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       108350                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       108350                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         2192                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         2192                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       110542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       110542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.019830                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.019830                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       108281                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       108281                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data          232                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          232                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       108513                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       108513                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.002138                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.002138                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse         429.086507                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           9430944                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          268831                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           35.081311                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2874772346724                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data   429.086507                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.419030                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.419030                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          761                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          761                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.743164                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        19130993                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       19130993                       # Number of data accesses
system.cpu16.numPwrStateTransitions              4342                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples         2156                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   3203379470.561688                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  53226187915.840813                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10         2149     99.68%     99.68% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.72% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::2.5e+11-3e+11            3      0.14%     99.86% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::3.5e+11-4e+11            1      0.05%     99.91% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::5e+11-5.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total          2156                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  165807949737                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED 6906486138531                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst     24552864                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total       24552864                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst     24552864                       # number of overall hits
system.cpu16.icache.overall_hits::total      24552864                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst       648521                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total       648521                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst       648521                       # number of overall misses
system.cpu16.icache.overall_misses::total       648521                       # number of overall misses
system.cpu16.icache.demand_accesses::.cpu16.inst     25201385                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total     25201385                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst     25201385                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total     25201385                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.025734                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.025734                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.025734                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.025734                       # miss rate for overall accesses
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.writebacks::.writebacks       647997                       # number of writebacks
system.cpu16.icache.writebacks::total          647997                       # number of writebacks
system.cpu16.icache.replacements               647997                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst     24552864                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total      24552864                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst       648521                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total       648521                       # number of ReadReq misses
system.cpu16.icache.ReadReq_accesses::.cpu16.inst     25201385                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total     25201385                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.025734                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.025734                       # miss rate for ReadReq accesses
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         296.682536                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs          25201385                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs          648521                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs           38.859782                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    2907023226588                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   296.682536                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.579458                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.579458                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses        51051291                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses       51051291                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data      9351635                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total        9351635                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data      9419076                       # number of overall hits
system.cpu16.dcache.overall_hits::total       9419076                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data       227881                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       227881                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data       242879                       # number of overall misses
system.cpu16.dcache.overall_misses::total       242879                       # number of overall misses
system.cpu16.dcache.demand_accesses::.cpu16.data      9579516                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total      9579516                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data      9661955                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total      9661955                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.023788                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.023788                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.025138                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.025138                       # miss rate for overall accesses
system.cpu16.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks        98082                       # number of writebacks
system.cpu16.dcache.writebacks::total           98082                       # number of writebacks
system.cpu16.dcache.replacements               200273                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data      5406905                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       5406905                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data       162593                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       162593                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_accesses::.cpu16.data      5569498                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      5569498                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.029193                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.029193                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_hits::.cpu16.data      3939074                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      3939074                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data        45882                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        45882                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_accesses::.cpu16.data      3984956                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total      3984956                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.011514                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.011514                       # miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_hits::.cpu16.data         1385                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_hits::total         1385                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_misses::.cpu16.data         1812                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_misses::total         1812                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_accesses::.cpu16.data         3197                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::total         3197                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_miss_rate::.cpu16.data     0.566781                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::total     0.566781                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFExReq_hits::.cpu16.data        66056                       # number of SoftPFExReq hits
system.cpu16.dcache.SoftPFExReq_hits::total        66056                       # number of SoftPFExReq hits
system.cpu16.dcache.SoftPFExReq_misses::.cpu16.data        13186                       # number of SoftPFExReq misses
system.cpu16.dcache.SoftPFExReq_misses::total        13186                       # number of SoftPFExReq misses
system.cpu16.dcache.SoftPFExReq_accesses::.cpu16.data        79242                       # number of SoftPFExReq accesses(hits+misses)
system.cpu16.dcache.SoftPFExReq_accesses::total        79242                       # number of SoftPFExReq accesses(hits+misses)
system.cpu16.dcache.SoftPFExReq_miss_rate::.cpu16.data     0.166402                       # miss rate for SoftPFExReq accesses
system.cpu16.dcache.SoftPFExReq_miss_rate::total     0.166402                       # miss rate for SoftPFExReq accesses
system.cpu16.dcache.WriteLineReq_hits::.cpu16.data         5656                       # number of WriteLineReq hits
system.cpu16.dcache.WriteLineReq_hits::total         5656                       # number of WriteLineReq hits
system.cpu16.dcache.WriteLineReq_misses::.cpu16.data        19406                       # number of WriteLineReq misses
system.cpu16.dcache.WriteLineReq_misses::total        19406                       # number of WriteLineReq misses
system.cpu16.dcache.WriteLineReq_accesses::.cpu16.data        25062                       # number of WriteLineReq accesses(hits+misses)
system.cpu16.dcache.WriteLineReq_accesses::total        25062                       # number of WriteLineReq accesses(hits+misses)
system.cpu16.dcache.WriteLineReq_miss_rate::.cpu16.data     0.774320                       # miss rate for WriteLineReq accesses
system.cpu16.dcache.WriteLineReq_miss_rate::total     0.774320                       # miss rate for WriteLineReq accesses
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data        95761                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total        95761                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         3004                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total         3004                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data        98765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total        98765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.030416                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.030416                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data        96209                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total        96209                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data          382                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total          382                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data        96591                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        96591                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.003955                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.003955                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse         417.730574                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs           9867674                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs          229602                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           42.977300                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    2907023254368                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data   417.730574                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.407940                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.407940                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          875                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4          875                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.854492                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        19984292                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       19984292                       # Number of data accesses
system.cpu17.numPwrStateTransitions              4097                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples         2039                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   3377787311.903384                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  53845442175.660744                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10         2031     99.61%     99.61% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::5e+10-1e+11            4      0.20%     99.80% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::2.5e+11-3e+11            2      0.10%     99.90% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::5e+11-5.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total          2039                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  184985759297                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED 6887308328971                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst     27847631                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total       27847631                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst     27847631                       # number of overall hits
system.cpu17.icache.overall_hits::total      27847631                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst       493656                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total       493656                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst       493656                       # number of overall misses
system.cpu17.icache.overall_misses::total       493656                       # number of overall misses
system.cpu17.icache.demand_accesses::.cpu17.inst     28341287                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total     28341287                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst     28341287                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total     28341287                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.017418                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.017418                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.017418                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.017418                       # miss rate for overall accesses
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.writebacks::.writebacks       493133                       # number of writebacks
system.cpu17.icache.writebacks::total          493133                       # number of writebacks
system.cpu17.icache.replacements               493133                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst     27847631                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total      27847631                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst       493656                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total       493656                       # number of ReadReq misses
system.cpu17.icache.ReadReq_accesses::.cpu17.inst     28341287                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total     28341287                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.017418                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.017418                       # miss rate for ReadReq accesses
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         294.197235                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs          28341287                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs          493656                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs           57.411005                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    2939274134232                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   294.197235                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.574604                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.574604                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses        57176230                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses       57176230                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data     10244300                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total       10244300                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data     10333935                       # number of overall hits
system.cpu17.dcache.overall_hits::total      10333935                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data       360498                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total       360498                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data       375209                       # number of overall misses
system.cpu17.dcache.overall_misses::total       375209                       # number of overall misses
system.cpu17.dcache.demand_accesses::.cpu17.data     10604798                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total     10604798                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data     10709144                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total     10709144                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.033994                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.033994                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.035036                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.035036                       # miss rate for overall accesses
system.cpu17.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks       148500                       # number of writebacks
system.cpu17.dcache.writebacks::total          148500                       # number of writebacks
system.cpu17.dcache.replacements               317245                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data      6107313                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total       6107313                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data       235018                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total       235018                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_accesses::.cpu17.data      6342331                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total      6342331                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.037055                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.037055                       # miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_hits::.cpu17.data      4133434                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total      4133434                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data        70937                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total        70937                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_accesses::.cpu17.data      4204371                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total      4204371                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.016872                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.016872                       # miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_hits::.cpu17.data          858                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_hits::total          858                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_misses::.cpu17.data         2541                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_misses::total         2541                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_accesses::.cpu17.data         3399                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::total         3399                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_miss_rate::.cpu17.data     0.747573                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::total     0.747573                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFExReq_hits::.cpu17.data        88777                       # number of SoftPFExReq hits
system.cpu17.dcache.SoftPFExReq_hits::total        88777                       # number of SoftPFExReq hits
system.cpu17.dcache.SoftPFExReq_misses::.cpu17.data        12170                       # number of SoftPFExReq misses
system.cpu17.dcache.SoftPFExReq_misses::total        12170                       # number of SoftPFExReq misses
system.cpu17.dcache.SoftPFExReq_accesses::.cpu17.data       100947                       # number of SoftPFExReq accesses(hits+misses)
system.cpu17.dcache.SoftPFExReq_accesses::total       100947                       # number of SoftPFExReq accesses(hits+misses)
system.cpu17.dcache.SoftPFExReq_miss_rate::.cpu17.data     0.120558                       # miss rate for SoftPFExReq accesses
system.cpu17.dcache.SoftPFExReq_miss_rate::total     0.120558                       # miss rate for SoftPFExReq accesses
system.cpu17.dcache.WriteLineReq_hits::.cpu17.data         3553                       # number of WriteLineReq hits
system.cpu17.dcache.WriteLineReq_hits::total         3553                       # number of WriteLineReq hits
system.cpu17.dcache.WriteLineReq_misses::.cpu17.data        54543                       # number of WriteLineReq misses
system.cpu17.dcache.WriteLineReq_misses::total        54543                       # number of WriteLineReq misses
system.cpu17.dcache.WriteLineReq_accesses::.cpu17.data        58096                       # number of WriteLineReq accesses(hits+misses)
system.cpu17.dcache.WriteLineReq_accesses::total        58096                       # number of WriteLineReq accesses(hits+misses)
system.cpu17.dcache.WriteLineReq_miss_rate::.cpu17.data     0.938843                       # miss rate for WriteLineReq accesses
system.cpu17.dcache.WriteLineReq_miss_rate::total     0.938843                       # miss rate for WriteLineReq accesses
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data       108031                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total       108031                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data         1881                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total         1881                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data       109912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total       109912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.017114                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.017114                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data       108011                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total       108011                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data          200                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data       108211                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total       108211                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.001848                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.001848                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse         417.162151                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs          10958820                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs          355361                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           30.838556                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    2939274162012                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data   417.162151                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.407385                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.407385                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          755                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::4          755                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.737305                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses        22283755                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses       22283755                       # Number of data accesses
system.cpu10.numPwrStateTransitions              4602                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples         2276                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   3035735332.039982                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  50822089423.905823                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10         2269     99.69%     99.69% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::5e+10-1e+11            1      0.04%     99.74% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1e+11-1.5e+11            2      0.09%     99.82% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::2e+11-2.5e+11            1      0.04%     99.87% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.91% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::5e+11-5.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total          2276                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  162960472545                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED 6909333615723                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst     24346942                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total       24346942                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst     24346942                       # number of overall hits
system.cpu10.icache.overall_hits::total      24346942                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst       450167                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       450167                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst       450167                       # number of overall misses
system.cpu10.icache.overall_misses::total       450167                       # number of overall misses
system.cpu10.icache.demand_accesses::.cpu10.inst     24797109                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total     24797109                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst     24797109                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total     24797109                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.018154                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.018154                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.018154                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.018154                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.writebacks::.writebacks       449643                       # number of writebacks
system.cpu10.icache.writebacks::total          449643                       # number of writebacks
system.cpu10.icache.replacements               449643                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst     24346942                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total      24346942                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst       450167                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       450167                       # number of ReadReq misses
system.cpu10.icache.ReadReq_accesses::.cpu10.inst     24797109                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total     24797109                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.018154                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.018154                       # miss rate for ReadReq accesses
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         309.958340                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          24797109                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          450167                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           55.084244                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2713516869540                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   309.958340                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.605387                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.605387                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        50044385                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       50044385                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data      9220067                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        9220067                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data      9303925                       # number of overall hits
system.cpu10.dcache.overall_hits::total       9303925                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data       254349                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       254349                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data       265775                       # number of overall misses
system.cpu10.dcache.overall_misses::total       265775                       # number of overall misses
system.cpu10.dcache.demand_accesses::.cpu10.data      9474416                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      9474416                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data      9569700                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      9569700                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.026846                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.026846                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.027773                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.027773                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks       106443                       # number of writebacks
system.cpu10.dcache.writebacks::total          106443                       # number of writebacks
system.cpu10.dcache.replacements               226009                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data      5477993                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       5477993                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data       177220                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       177220                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_accesses::.cpu10.data      5655213                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      5655213                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.031337                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.031337                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_hits::.cpu10.data      3738652                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      3738652                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data        55807                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        55807                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_accesses::.cpu10.data      3794459                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      3794459                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.014707                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.014707                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_hits::.cpu10.data         1384                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total         1384                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_misses::.cpu10.data         1687                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total         1687                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_accesses::.cpu10.data         3071                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total         3071                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_miss_rate::.cpu10.data     0.549332                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.549332                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFExReq_hits::.cpu10.data        82474                       # number of SoftPFExReq hits
system.cpu10.dcache.SoftPFExReq_hits::total        82474                       # number of SoftPFExReq hits
system.cpu10.dcache.SoftPFExReq_misses::.cpu10.data         9739                       # number of SoftPFExReq misses
system.cpu10.dcache.SoftPFExReq_misses::total         9739                       # number of SoftPFExReq misses
system.cpu10.dcache.SoftPFExReq_accesses::.cpu10.data        92213                       # number of SoftPFExReq accesses(hits+misses)
system.cpu10.dcache.SoftPFExReq_accesses::total        92213                       # number of SoftPFExReq accesses(hits+misses)
system.cpu10.dcache.SoftPFExReq_miss_rate::.cpu10.data     0.105614                       # miss rate for SoftPFExReq accesses
system.cpu10.dcache.SoftPFExReq_miss_rate::total     0.105614                       # miss rate for SoftPFExReq accesses
system.cpu10.dcache.WriteLineReq_hits::.cpu10.data         3422                       # number of WriteLineReq hits
system.cpu10.dcache.WriteLineReq_hits::total         3422                       # number of WriteLineReq hits
system.cpu10.dcache.WriteLineReq_misses::.cpu10.data        21322                       # number of WriteLineReq misses
system.cpu10.dcache.WriteLineReq_misses::total        21322                       # number of WriteLineReq misses
system.cpu10.dcache.WriteLineReq_accesses::.cpu10.data        24744                       # number of WriteLineReq accesses(hits+misses)
system.cpu10.dcache.WriteLineReq_accesses::total        24744                       # number of WriteLineReq accesses(hits+misses)
system.cpu10.dcache.WriteLineReq_miss_rate::.cpu10.data     0.861704                       # miss rate for WriteLineReq accesses
system.cpu10.dcache.WriteLineReq_miss_rate::total     0.861704                       # miss rate for WriteLineReq accesses
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       100653                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       100653                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         2205                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         2205                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       102858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       102858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.021437                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.021437                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       100545                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       100545                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data          220                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          220                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       100765                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       100765                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.002183                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.002183                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse         433.091188                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           9802397                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          250988                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           39.055242                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2713516897320                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data   433.091188                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.422941                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.422941                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          851                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          851                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.831055                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        19864454                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       19864454                       # Number of data accesses
system.cpu11.numPwrStateTransitions              4493                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples         2229                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   3125153313.099148                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  51896746192.071510                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10         2221     99.64%     99.64% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::5e+10-1e+11            2      0.09%     99.73% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.78% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::2.5e+11-3e+11            2      0.09%     99.87% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::3e+11-3.5e+11            1      0.04%     99.91% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::5e+11-5.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total          2229                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  106327353370                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED 6965966734898                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst     16042071                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       16042071                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst     16042071                       # number of overall hits
system.cpu11.icache.overall_hits::total      16042071                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst       218945                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total       218945                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst       218945                       # number of overall misses
system.cpu11.icache.overall_misses::total       218945                       # number of overall misses
system.cpu11.icache.demand_accesses::.cpu11.inst     16261016                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     16261016                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst     16261016                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     16261016                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.013464                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.013464                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.013464                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.013464                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.writebacks::.writebacks       218421                       # number of writebacks
system.cpu11.icache.writebacks::total          218421                       # number of writebacks
system.cpu11.icache.replacements               218421                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst     16042071                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      16042071                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst       218945                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total       218945                       # number of ReadReq misses
system.cpu11.icache.ReadReq_accesses::.cpu11.inst     16261016                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     16261016                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.013464                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.013464                       # miss rate for ReadReq accesses
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         307.717989                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          16261016                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs          218945                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           74.269867                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2745768599472                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   307.717989                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.601012                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.601012                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        32740977                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       32740977                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data      5958019                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        5958019                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data      6009782                       # number of overall hits
system.cpu11.dcache.overall_hits::total       6009782                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data       160240                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       160240                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data       168194                       # number of overall misses
system.cpu11.dcache.overall_misses::total       168194                       # number of overall misses
system.cpu11.dcache.demand_accesses::.cpu11.data      6118259                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      6118259                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data      6177976                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      6177976                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.026190                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.026190                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.027225                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027225                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks        58016                       # number of writebacks
system.cpu11.dcache.writebacks::total           58016                       # number of writebacks
system.cpu11.dcache.replacements               136967                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data      3626297                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       3626297                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data       112879                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       112879                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_accesses::.cpu11.data      3739176                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      3739176                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.030188                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.030188                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_hits::.cpu11.data      2330695                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      2330695                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data        32022                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        32022                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_accesses::.cpu11.data      2362717                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      2362717                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.013553                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.013553                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_hits::.cpu11.data          350                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total          350                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_misses::.cpu11.data          972                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total          972                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_accesses::.cpu11.data         1322                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total         1322                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_miss_rate::.cpu11.data     0.735250                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.735250                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFExReq_hits::.cpu11.data        51413                       # number of SoftPFExReq hits
system.cpu11.dcache.SoftPFExReq_hits::total        51413                       # number of SoftPFExReq hits
system.cpu11.dcache.SoftPFExReq_misses::.cpu11.data         6982                       # number of SoftPFExReq misses
system.cpu11.dcache.SoftPFExReq_misses::total         6982                       # number of SoftPFExReq misses
system.cpu11.dcache.SoftPFExReq_accesses::.cpu11.data        58395                       # number of SoftPFExReq accesses(hits+misses)
system.cpu11.dcache.SoftPFExReq_accesses::total        58395                       # number of SoftPFExReq accesses(hits+misses)
system.cpu11.dcache.SoftPFExReq_miss_rate::.cpu11.data     0.119565                       # miss rate for SoftPFExReq accesses
system.cpu11.dcache.SoftPFExReq_miss_rate::total     0.119565                       # miss rate for SoftPFExReq accesses
system.cpu11.dcache.WriteLineReq_hits::.cpu11.data         1027                       # number of WriteLineReq hits
system.cpu11.dcache.WriteLineReq_hits::total         1027                       # number of WriteLineReq hits
system.cpu11.dcache.WriteLineReq_misses::.cpu11.data        15339                       # number of WriteLineReq misses
system.cpu11.dcache.WriteLineReq_misses::total        15339                       # number of WriteLineReq misses
system.cpu11.dcache.WriteLineReq_accesses::.cpu11.data        16366                       # number of WriteLineReq accesses(hits+misses)
system.cpu11.dcache.WriteLineReq_accesses::total        16366                       # number of WriteLineReq accesses(hits+misses)
system.cpu11.dcache.WriteLineReq_miss_rate::.cpu11.data     0.937248                       # miss rate for WriteLineReq accesses
system.cpu11.dcache.WriteLineReq_miss_rate::total     0.937248                       # miss rate for WriteLineReq accesses
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data        64462                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        64462                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         1959                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         1959                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data        66421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        66421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.029494                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.029494                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data        64129                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        64129                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data          190                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          190                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data        64319                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        64319                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.002954                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.002954                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse         418.777993                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           6326411                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          158074                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           40.021832                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2745768627252                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data   418.777993                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.408963                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.408963                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          804                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        12815830                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       12815830                       # Number of data accesses
system.cpu12.numPwrStateTransitions              4395                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples         2182                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   3170354772.172777                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  51799353345.708557                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10         2175     99.68%     99.68% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::5e+10-1e+11            2      0.09%     99.77% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::2.5e+11-3e+11            3      0.14%     99.91% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::3.5e+11-4e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total          2182                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  154579975387                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED 6917714112881                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst     23269010                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total       23269010                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst     23269010                       # number of overall hits
system.cpu12.icache.overall_hits::total      23269010                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst       359691                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       359691                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst       359691                       # number of overall misses
system.cpu12.icache.overall_misses::total       359691                       # number of overall misses
system.cpu12.icache.demand_accesses::.cpu12.inst     23628701                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total     23628701                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst     23628701                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total     23628701                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.015223                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.015223                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.015223                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.015223                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.writebacks::.writebacks       359167                       # number of writebacks
system.cpu12.icache.writebacks::total          359167                       # number of writebacks
system.cpu12.icache.replacements               359167                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst     23269010                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total      23269010                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst       359691                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       359691                       # number of ReadReq misses
system.cpu12.icache.ReadReq_accesses::.cpu12.inst     23628701                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total     23628701                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.015223                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.015223                       # miss rate for ReadReq accesses
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         305.723927                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          23628701                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          359691                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           65.691666                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2778019507116                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   305.723927                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.597117                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.597117                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        47617093                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       47617093                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data      8654740                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        8654740                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data      8740239                       # number of overall hits
system.cpu12.dcache.overall_hits::total       8740239                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data       260383                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       260383                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data       271402                       # number of overall misses
system.cpu12.dcache.overall_misses::total       271402                       # number of overall misses
system.cpu12.dcache.demand_accesses::.cpu12.data      8915123                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      8915123                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data      9011641                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      9011641                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.029207                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.029207                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.030117                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.030117                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks       105816                       # number of writebacks
system.cpu12.dcache.writebacks::total          105816                       # number of writebacks
system.cpu12.dcache.replacements               234693                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data      5167255                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       5167255                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data       179288                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       179288                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_accesses::.cpu12.data      5346543                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      5346543                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.033533                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.033533                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_hits::.cpu12.data      3485196                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      3485196                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data        57873                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        57873                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_accesses::.cpu12.data      3543069                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      3543069                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.016334                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.016334                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_hits::.cpu12.data          920                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total          920                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_misses::.cpu12.data         1873                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total         1873                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_accesses::.cpu12.data         2793                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total         2793                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_miss_rate::.cpu12.data     0.670605                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.670605                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFExReq_hits::.cpu12.data        84579                       # number of SoftPFExReq hits
system.cpu12.dcache.SoftPFExReq_hits::total        84579                       # number of SoftPFExReq hits
system.cpu12.dcache.SoftPFExReq_misses::.cpu12.data         9146                       # number of SoftPFExReq misses
system.cpu12.dcache.SoftPFExReq_misses::total         9146                       # number of SoftPFExReq misses
system.cpu12.dcache.SoftPFExReq_accesses::.cpu12.data        93725                       # number of SoftPFExReq accesses(hits+misses)
system.cpu12.dcache.SoftPFExReq_accesses::total        93725                       # number of SoftPFExReq accesses(hits+misses)
system.cpu12.dcache.SoftPFExReq_miss_rate::.cpu12.data     0.097583                       # miss rate for SoftPFExReq accesses
system.cpu12.dcache.SoftPFExReq_miss_rate::total     0.097583                       # miss rate for SoftPFExReq accesses
system.cpu12.dcache.WriteLineReq_hits::.cpu12.data         2289                       # number of WriteLineReq hits
system.cpu12.dcache.WriteLineReq_hits::total         2289                       # number of WriteLineReq hits
system.cpu12.dcache.WriteLineReq_misses::.cpu12.data        23222                       # number of WriteLineReq misses
system.cpu12.dcache.WriteLineReq_misses::total        23222                       # number of WriteLineReq misses
system.cpu12.dcache.WriteLineReq_accesses::.cpu12.data        25511                       # number of WriteLineReq accesses(hits+misses)
system.cpu12.dcache.WriteLineReq_accesses::total        25511                       # number of WriteLineReq accesses(hits+misses)
system.cpu12.dcache.WriteLineReq_miss_rate::.cpu12.data     0.910274                       # miss rate for WriteLineReq accesses
system.cpu12.dcache.WriteLineReq_miss_rate::total     0.910274                       # miss rate for WriteLineReq accesses
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       101534                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       101534                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         2060                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         2060                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       103594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       103594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.019885                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.019885                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       101334                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       101334                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data          208                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          208                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       101542                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       101542                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.002048                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.002048                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse         425.348410                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           9250492                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          257150                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           35.973136                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2778019534896                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data   425.348410                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.415379                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.415379                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          907                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          899                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.885742                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        18766484                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       18766484                       # Number of data accesses
system.cpu13.numPwrStateTransitions              4333                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples         2158                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   3196098146.549583                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  52479568165.452049                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10         2152     99.72%     99.72% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.77% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.81% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::2.5e+11-3e+11            2      0.09%     99.91% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::5e+11-5.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total          2158                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  175114288014                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED 6897179800254                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst     26265873                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       26265873                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst     26265873                       # number of overall hits
system.cpu13.icache.overall_hits::total      26265873                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst       436345                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       436345                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst       436345                       # number of overall misses
system.cpu13.icache.overall_misses::total       436345                       # number of overall misses
system.cpu13.icache.demand_accesses::.cpu13.inst     26702218                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     26702218                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst     26702218                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     26702218                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.016341                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.016341                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.016341                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.016341                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.writebacks::.writebacks       435822                       # number of writebacks
system.cpu13.icache.writebacks::total          435822                       # number of writebacks
system.cpu13.icache.replacements               435822                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst     26265873                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      26265873                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst       436345                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       436345                       # number of ReadReq misses
system.cpu13.icache.ReadReq_accesses::.cpu13.inst     26702218                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     26702218                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.016341                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.016341                       # miss rate for ReadReq accesses
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         303.222816                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          26702218                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          436345                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           61.195196                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2810270414760                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   303.222816                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.592232                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.592232                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        53840781                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       53840781                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data      9865116                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        9865116                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data      9951391                       # number of overall hits
system.cpu13.dcache.overall_hits::total       9951391                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data       276411                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       276411                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data       288495                       # number of overall misses
system.cpu13.dcache.overall_misses::total       288495                       # number of overall misses
system.cpu13.dcache.demand_accesses::.cpu13.data     10141527                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     10141527                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data     10239886                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     10239886                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.027255                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027255                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.028174                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.028174                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks       107930                       # number of writebacks
system.cpu13.dcache.writebacks::total          107930                       # number of writebacks
system.cpu13.dcache.replacements               245623                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data      5830703                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       5830703                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data       198661                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       198661                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_accesses::.cpu13.data      6029364                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      6029364                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.032949                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.032949                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_hits::.cpu13.data      4018735                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      4018735                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data        55331                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        55331                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_accesses::.cpu13.data      4074066                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      4074066                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.013581                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.013581                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_hits::.cpu13.data          560                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total          560                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_misses::.cpu13.data         1511                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total         1511                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_accesses::.cpu13.data         2071                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total         2071                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_miss_rate::.cpu13.data     0.729599                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.729599                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFExReq_hits::.cpu13.data        85715                       # number of SoftPFExReq hits
system.cpu13.dcache.SoftPFExReq_hits::total        85715                       # number of SoftPFExReq hits
system.cpu13.dcache.SoftPFExReq_misses::.cpu13.data        10573                       # number of SoftPFExReq misses
system.cpu13.dcache.SoftPFExReq_misses::total        10573                       # number of SoftPFExReq misses
system.cpu13.dcache.SoftPFExReq_accesses::.cpu13.data        96288                       # number of SoftPFExReq accesses(hits+misses)
system.cpu13.dcache.SoftPFExReq_accesses::total        96288                       # number of SoftPFExReq accesses(hits+misses)
system.cpu13.dcache.SoftPFExReq_miss_rate::.cpu13.data     0.109806                       # miss rate for SoftPFExReq accesses
system.cpu13.dcache.SoftPFExReq_miss_rate::total     0.109806                       # miss rate for SoftPFExReq accesses
system.cpu13.dcache.WriteLineReq_hits::.cpu13.data        15678                       # number of WriteLineReq hits
system.cpu13.dcache.WriteLineReq_hits::total        15678                       # number of WriteLineReq hits
system.cpu13.dcache.WriteLineReq_misses::.cpu13.data        22419                       # number of WriteLineReq misses
system.cpu13.dcache.WriteLineReq_misses::total        22419                       # number of WriteLineReq misses
system.cpu13.dcache.WriteLineReq_accesses::.cpu13.data        38097                       # number of WriteLineReq accesses(hits+misses)
system.cpu13.dcache.WriteLineReq_accesses::total        38097                       # number of WriteLineReq accesses(hits+misses)
system.cpu13.dcache.WriteLineReq_miss_rate::.cpu13.data     0.588472                       # miss rate for WriteLineReq accesses
system.cpu13.dcache.WriteLineReq_miss_rate::total     0.588472                       # miss rate for WriteLineReq accesses
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data       104337                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       104337                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         1976                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         1976                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data       106313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       106313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.018587                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.018587                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data       104281                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       104281                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data          219                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          219                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data       104500                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       104500                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.002096                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.002096                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse         428.977456                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs          10481668                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          270424                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           38.760125                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2810270442540                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data   428.977456                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.418923                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.418923                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          784                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        21256178                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       21256178                       # Number of data accesses
system.cpu50.numPwrStateTransitions              3134                       # Number of power state transitions
system.cpu50.pwrStateClkGateDist::samples         1546                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::mean   4517121783.782665                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::stdev  62048597282.745674                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::1000-5e+10         1539     99.55%     99.55% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::5e+10-1e+11            2      0.13%     99.68% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::2.5e+11-3e+11            2      0.13%     99.81% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::3.5e+11-4e+11            2      0.13%     99.94% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::total          1546                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateResidencyTicks::ON   88823810540                       # Cumulative time (in ticks) in various power states
system.cpu50.pwrStateResidencyTicks::CLK_GATED 6983470277728                       # Cumulative time (in ticks) in various power states
system.cpu50.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu50.icache.demand_hits::.cpu50.inst     13350432                       # number of demand (read+write) hits
system.cpu50.icache.demand_hits::total       13350432                       # number of demand (read+write) hits
system.cpu50.icache.overall_hits::.cpu50.inst     13350432                       # number of overall hits
system.cpu50.icache.overall_hits::total      13350432                       # number of overall hits
system.cpu50.icache.demand_misses::.cpu50.inst       220865                       # number of demand (read+write) misses
system.cpu50.icache.demand_misses::total       220865                       # number of demand (read+write) misses
system.cpu50.icache.overall_misses::.cpu50.inst       220865                       # number of overall misses
system.cpu50.icache.overall_misses::total       220865                       # number of overall misses
system.cpu50.icache.demand_accesses::.cpu50.inst     13571297                       # number of demand (read+write) accesses
system.cpu50.icache.demand_accesses::total     13571297                       # number of demand (read+write) accesses
system.cpu50.icache.overall_accesses::.cpu50.inst     13571297                       # number of overall (read+write) accesses
system.cpu50.icache.overall_accesses::total     13571297                       # number of overall (read+write) accesses
system.cpu50.icache.demand_miss_rate::.cpu50.inst     0.016274                       # miss rate for demand accesses
system.cpu50.icache.demand_miss_rate::total     0.016274                       # miss rate for demand accesses
system.cpu50.icache.overall_miss_rate::.cpu50.inst     0.016274                       # miss rate for overall accesses
system.cpu50.icache.overall_miss_rate::total     0.016274                       # miss rate for overall accesses
system.cpu50.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu50.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu50.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu50.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu50.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu50.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu50.icache.writebacks::.writebacks       220341                       # number of writebacks
system.cpu50.icache.writebacks::total          220341                       # number of writebacks
system.cpu50.icache.replacements               220341                       # number of replacements
system.cpu50.icache.ReadReq_hits::.cpu50.inst     13350432                       # number of ReadReq hits
system.cpu50.icache.ReadReq_hits::total      13350432                       # number of ReadReq hits
system.cpu50.icache.ReadReq_misses::.cpu50.inst       220865                       # number of ReadReq misses
system.cpu50.icache.ReadReq_misses::total       220865                       # number of ReadReq misses
system.cpu50.icache.ReadReq_accesses::.cpu50.inst     13571297                       # number of ReadReq accesses(hits+misses)
system.cpu50.icache.ReadReq_accesses::total     13571297                       # number of ReadReq accesses(hits+misses)
system.cpu50.icache.ReadReq_miss_rate::.cpu50.inst     0.016274                       # miss rate for ReadReq accesses
system.cpu50.icache.ReadReq_miss_rate::total     0.016274                       # miss rate for ReadReq accesses
system.cpu50.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu50.icache.tags.tagsinuse         220.085054                       # Cycle average of tags in use
system.cpu50.icache.tags.total_refs          13571297                       # Total number of references to valid blocks.
system.cpu50.icache.tags.sampled_refs          220865                       # Sample count of references to valid blocks.
system.cpu50.icache.tags.avg_refs           61.446119                       # Average number of references to valid blocks.
system.cpu50.icache.tags.warmup_cycle    4003598778948                       # Cycle when the warmup percentage was hit.
system.cpu50.icache.tags.occ_blocks::.cpu50.inst   220.085054                       # Average occupied blocks per requestor
system.cpu50.icache.tags.occ_percent::.cpu50.inst     0.429854                       # Average percentage of cache occupancy
system.cpu50.icache.tags.occ_percent::total     0.429854                       # Average percentage of cache occupancy
system.cpu50.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu50.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu50.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu50.icache.tags.tag_accesses        27363459                       # Number of tag accesses
system.cpu50.icache.tags.data_accesses       27363459                       # Number of data accesses
system.cpu50.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu50.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu50.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu50.dcache.demand_hits::.cpu50.data      5063437                       # number of demand (read+write) hits
system.cpu50.dcache.demand_hits::total        5063437                       # number of demand (read+write) hits
system.cpu50.dcache.overall_hits::.cpu50.data      5094963                       # number of overall hits
system.cpu50.dcache.overall_hits::total       5094963                       # number of overall hits
system.cpu50.dcache.demand_misses::.cpu50.data       115020                       # number of demand (read+write) misses
system.cpu50.dcache.demand_misses::total       115020                       # number of demand (read+write) misses
system.cpu50.dcache.overall_misses::.cpu50.data       121552                       # number of overall misses
system.cpu50.dcache.overall_misses::total       121552                       # number of overall misses
system.cpu50.dcache.demand_accesses::.cpu50.data      5178457                       # number of demand (read+write) accesses
system.cpu50.dcache.demand_accesses::total      5178457                       # number of demand (read+write) accesses
system.cpu50.dcache.overall_accesses::.cpu50.data      5216515                       # number of overall (read+write) accesses
system.cpu50.dcache.overall_accesses::total      5216515                       # number of overall (read+write) accesses
system.cpu50.dcache.demand_miss_rate::.cpu50.data     0.022211                       # miss rate for demand accesses
system.cpu50.dcache.demand_miss_rate::total     0.022211                       # miss rate for demand accesses
system.cpu50.dcache.overall_miss_rate::.cpu50.data     0.023301                       # miss rate for overall accesses
system.cpu50.dcache.overall_miss_rate::total     0.023301                       # miss rate for overall accesses
system.cpu50.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu50.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu50.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu50.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu50.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu50.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu50.dcache.writebacks::.writebacks        44409                       # number of writebacks
system.cpu50.dcache.writebacks::total           44409                       # number of writebacks
system.cpu50.dcache.replacements                95678                       # number of replacements
system.cpu50.dcache.ReadReq_hits::.cpu50.data      3053167                       # number of ReadReq hits
system.cpu50.dcache.ReadReq_hits::total       3053167                       # number of ReadReq hits
system.cpu50.dcache.ReadReq_misses::.cpu50.data        79727                       # number of ReadReq misses
system.cpu50.dcache.ReadReq_misses::total        79727                       # number of ReadReq misses
system.cpu50.dcache.ReadReq_accesses::.cpu50.data      3132894                       # number of ReadReq accesses(hits+misses)
system.cpu50.dcache.ReadReq_accesses::total      3132894                       # number of ReadReq accesses(hits+misses)
system.cpu50.dcache.ReadReq_miss_rate::.cpu50.data     0.025448                       # miss rate for ReadReq accesses
system.cpu50.dcache.ReadReq_miss_rate::total     0.025448                       # miss rate for ReadReq accesses
system.cpu50.dcache.WriteReq_hits::.cpu50.data      2000123                       # number of WriteReq hits
system.cpu50.dcache.WriteReq_hits::total      2000123                       # number of WriteReq hits
system.cpu50.dcache.WriteReq_misses::.cpu50.data        22130                       # number of WriteReq misses
system.cpu50.dcache.WriteReq_misses::total        22130                       # number of WriteReq misses
system.cpu50.dcache.WriteReq_accesses::.cpu50.data      2022253                       # number of WriteReq accesses(hits+misses)
system.cpu50.dcache.WriteReq_accesses::total      2022253                       # number of WriteReq accesses(hits+misses)
system.cpu50.dcache.WriteReq_miss_rate::.cpu50.data     0.010943                       # miss rate for WriteReq accesses
system.cpu50.dcache.WriteReq_miss_rate::total     0.010943                       # miss rate for WriteReq accesses
system.cpu50.dcache.SoftPFReq_hits::.cpu50.data          156                       # number of SoftPFReq hits
system.cpu50.dcache.SoftPFReq_hits::total          156                       # number of SoftPFReq hits
system.cpu50.dcache.SoftPFReq_misses::.cpu50.data          504                       # number of SoftPFReq misses
system.cpu50.dcache.SoftPFReq_misses::total          504                       # number of SoftPFReq misses
system.cpu50.dcache.SoftPFReq_accesses::.cpu50.data          660                       # number of SoftPFReq accesses(hits+misses)
system.cpu50.dcache.SoftPFReq_accesses::total          660                       # number of SoftPFReq accesses(hits+misses)
system.cpu50.dcache.SoftPFReq_miss_rate::.cpu50.data     0.763636                       # miss rate for SoftPFReq accesses
system.cpu50.dcache.SoftPFReq_miss_rate::total     0.763636                       # miss rate for SoftPFReq accesses
system.cpu50.dcache.SoftPFExReq_hits::.cpu50.data        31370                       # number of SoftPFExReq hits
system.cpu50.dcache.SoftPFExReq_hits::total        31370                       # number of SoftPFExReq hits
system.cpu50.dcache.SoftPFExReq_misses::.cpu50.data         6028                       # number of SoftPFExReq misses
system.cpu50.dcache.SoftPFExReq_misses::total         6028                       # number of SoftPFExReq misses
system.cpu50.dcache.SoftPFExReq_accesses::.cpu50.data        37398                       # number of SoftPFExReq accesses(hits+misses)
system.cpu50.dcache.SoftPFExReq_accesses::total        37398                       # number of SoftPFExReq accesses(hits+misses)
system.cpu50.dcache.SoftPFExReq_miss_rate::.cpu50.data     0.161185                       # miss rate for SoftPFExReq accesses
system.cpu50.dcache.SoftPFExReq_miss_rate::total     0.161185                       # miss rate for SoftPFExReq accesses
system.cpu50.dcache.WriteLineReq_hits::.cpu50.data        10147                       # number of WriteLineReq hits
system.cpu50.dcache.WriteLineReq_hits::total        10147                       # number of WriteLineReq hits
system.cpu50.dcache.WriteLineReq_misses::.cpu50.data        13163                       # number of WriteLineReq misses
system.cpu50.dcache.WriteLineReq_misses::total        13163                       # number of WriteLineReq misses
system.cpu50.dcache.WriteLineReq_accesses::.cpu50.data        23310                       # number of WriteLineReq accesses(hits+misses)
system.cpu50.dcache.WriteLineReq_accesses::total        23310                       # number of WriteLineReq accesses(hits+misses)
system.cpu50.dcache.WriteLineReq_miss_rate::.cpu50.data     0.564693                       # miss rate for WriteLineReq accesses
system.cpu50.dcache.WriteLineReq_miss_rate::total     0.564693                       # miss rate for WriteLineReq accesses
system.cpu50.dcache.LoadLockedReq_hits::.cpu50.data        45177                       # number of LoadLockedReq hits
system.cpu50.dcache.LoadLockedReq_hits::total        45177                       # number of LoadLockedReq hits
system.cpu50.dcache.LoadLockedReq_misses::.cpu50.data         1374                       # number of LoadLockedReq misses
system.cpu50.dcache.LoadLockedReq_misses::total         1374                       # number of LoadLockedReq misses
system.cpu50.dcache.LoadLockedReq_accesses::.cpu50.data        46551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu50.dcache.LoadLockedReq_accesses::total        46551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu50.dcache.LoadLockedReq_miss_rate::.cpu50.data     0.029516                       # miss rate for LoadLockedReq accesses
system.cpu50.dcache.LoadLockedReq_miss_rate::total     0.029516                       # miss rate for LoadLockedReq accesses
system.cpu50.dcache.StoreCondReq_hits::.cpu50.data        45084                       # number of StoreCondReq hits
system.cpu50.dcache.StoreCondReq_hits::total        45084                       # number of StoreCondReq hits
system.cpu50.dcache.StoreCondReq_misses::.cpu50.data          144                       # number of StoreCondReq misses
system.cpu50.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu50.dcache.StoreCondReq_accesses::.cpu50.data        45228                       # number of StoreCondReq accesses(hits+misses)
system.cpu50.dcache.StoreCondReq_accesses::total        45228                       # number of StoreCondReq accesses(hits+misses)
system.cpu50.dcache.StoreCondReq_miss_rate::.cpu50.data     0.003184                       # miss rate for StoreCondReq accesses
system.cpu50.dcache.StoreCondReq_miss_rate::total     0.003184                       # miss rate for StoreCondReq accesses
system.cpu50.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu50.dcache.tags.tagsinuse         329.142649                       # Cycle average of tags in use
system.cpu50.dcache.tags.total_refs           5319363                       # Total number of references to valid blocks.
system.cpu50.dcache.tags.sampled_refs          111803                       # Sample count of references to valid blocks.
system.cpu50.dcache.tags.avg_refs           47.577999                       # Average number of references to valid blocks.
system.cpu50.dcache.tags.warmup_cycle    4003598806728                       # Cycle when the warmup percentage was hit.
system.cpu50.dcache.tags.occ_blocks::.cpu50.data   329.142649                       # Average occupied blocks per requestor
system.cpu50.dcache.tags.occ_percent::.cpu50.data     0.321428                       # Average percentage of cache occupancy
system.cpu50.dcache.tags.occ_percent::total     0.321428                       # Average percentage of cache occupancy
system.cpu50.dcache.tags.occ_task_id_blocks::1024          774                       # Occupied blocks per task id
system.cpu50.dcache.tags.age_task_id_blocks_1024::4          774                       # Occupied blocks per task id
system.cpu50.dcache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu50.dcache.tags.tag_accesses        10753867                       # Number of tag accesses
system.cpu50.dcache.tags.data_accesses       10753867                       # Number of data accesses
system.cpu51.numPwrStateTransitions              2752                       # Number of power state transitions
system.cpu51.pwrStateClkGateDist::samples         1362                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::mean   5123501634.447871                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::stdev  66624643895.719887                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::1000-5e+10         1354     99.41%     99.41% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::5e+10-1e+11            2      0.15%     99.56% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::2.5e+11-3e+11            3      0.22%     99.78% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::4.5e+11-5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::total          1362                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateResidencyTicks::ON   94084862150                       # Cumulative time (in ticks) in various power states
system.cpu51.pwrStateResidencyTicks::CLK_GATED 6978209226118                       # Cumulative time (in ticks) in various power states
system.cpu51.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu51.icache.demand_hits::.cpu51.inst     14247059                       # number of demand (read+write) hits
system.cpu51.icache.demand_hits::total       14247059                       # number of demand (read+write) hits
system.cpu51.icache.overall_hits::.cpu51.inst     14247059                       # number of overall hits
system.cpu51.icache.overall_hits::total      14247059                       # number of overall hits
system.cpu51.icache.demand_misses::.cpu51.inst       203132                       # number of demand (read+write) misses
system.cpu51.icache.demand_misses::total       203132                       # number of demand (read+write) misses
system.cpu51.icache.overall_misses::.cpu51.inst       203132                       # number of overall misses
system.cpu51.icache.overall_misses::total       203132                       # number of overall misses
system.cpu51.icache.demand_accesses::.cpu51.inst     14450191                       # number of demand (read+write) accesses
system.cpu51.icache.demand_accesses::total     14450191                       # number of demand (read+write) accesses
system.cpu51.icache.overall_accesses::.cpu51.inst     14450191                       # number of overall (read+write) accesses
system.cpu51.icache.overall_accesses::total     14450191                       # number of overall (read+write) accesses
system.cpu51.icache.demand_miss_rate::.cpu51.inst     0.014057                       # miss rate for demand accesses
system.cpu51.icache.demand_miss_rate::total     0.014057                       # miss rate for demand accesses
system.cpu51.icache.overall_miss_rate::.cpu51.inst     0.014057                       # miss rate for overall accesses
system.cpu51.icache.overall_miss_rate::total     0.014057                       # miss rate for overall accesses
system.cpu51.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu51.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu51.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu51.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu51.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu51.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu51.icache.writebacks::.writebacks       202608                       # number of writebacks
system.cpu51.icache.writebacks::total          202608                       # number of writebacks
system.cpu51.icache.replacements               202608                       # number of replacements
system.cpu51.icache.ReadReq_hits::.cpu51.inst     14247059                       # number of ReadReq hits
system.cpu51.icache.ReadReq_hits::total      14247059                       # number of ReadReq hits
system.cpu51.icache.ReadReq_misses::.cpu51.inst       203132                       # number of ReadReq misses
system.cpu51.icache.ReadReq_misses::total       203132                       # number of ReadReq misses
system.cpu51.icache.ReadReq_accesses::.cpu51.inst     14450191                       # number of ReadReq accesses(hits+misses)
system.cpu51.icache.ReadReq_accesses::total     14450191                       # number of ReadReq accesses(hits+misses)
system.cpu51.icache.ReadReq_miss_rate::.cpu51.inst     0.014057                       # miss rate for ReadReq accesses
system.cpu51.icache.ReadReq_miss_rate::total     0.014057                       # miss rate for ReadReq accesses
system.cpu51.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu51.icache.tags.tagsinuse         217.841682                       # Cycle average of tags in use
system.cpu51.icache.tags.total_refs          14450191                       # Total number of references to valid blocks.
system.cpu51.icache.tags.sampled_refs          203132                       # Sample count of references to valid blocks.
system.cpu51.icache.tags.avg_refs           71.136950                       # Average number of references to valid blocks.
system.cpu51.icache.tags.warmup_cycle    4035851470068                       # Cycle when the warmup percentage was hit.
system.cpu51.icache.tags.occ_blocks::.cpu51.inst   217.841682                       # Average occupied blocks per requestor
system.cpu51.icache.tags.occ_percent::.cpu51.inst     0.425472                       # Average percentage of cache occupancy
system.cpu51.icache.tags.occ_percent::total     0.425472                       # Average percentage of cache occupancy
system.cpu51.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu51.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu51.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu51.icache.tags.tag_accesses        29103514                       # Number of tag accesses
system.cpu51.icache.tags.data_accesses       29103514                       # Number of data accesses
system.cpu51.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu51.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu51.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu51.dcache.demand_hits::.cpu51.data      5199204                       # number of demand (read+write) hits
system.cpu51.dcache.demand_hits::total        5199204                       # number of demand (read+write) hits
system.cpu51.dcache.overall_hits::.cpu51.data      5250474                       # number of overall hits
system.cpu51.dcache.overall_hits::total       5250474                       # number of overall hits
system.cpu51.dcache.demand_misses::.cpu51.data       154730                       # number of demand (read+write) misses
system.cpu51.dcache.demand_misses::total       154730                       # number of demand (read+write) misses
system.cpu51.dcache.overall_misses::.cpu51.data       161657                       # number of overall misses
system.cpu51.dcache.overall_misses::total       161657                       # number of overall misses
system.cpu51.dcache.demand_accesses::.cpu51.data      5353934                       # number of demand (read+write) accesses
system.cpu51.dcache.demand_accesses::total      5353934                       # number of demand (read+write) accesses
system.cpu51.dcache.overall_accesses::.cpu51.data      5412131                       # number of overall (read+write) accesses
system.cpu51.dcache.overall_accesses::total      5412131                       # number of overall (read+write) accesses
system.cpu51.dcache.demand_miss_rate::.cpu51.data     0.028900                       # miss rate for demand accesses
system.cpu51.dcache.demand_miss_rate::total     0.028900                       # miss rate for demand accesses
system.cpu51.dcache.overall_miss_rate::.cpu51.data     0.029869                       # miss rate for overall accesses
system.cpu51.dcache.overall_miss_rate::total     0.029869                       # miss rate for overall accesses
system.cpu51.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu51.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu51.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu51.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu51.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu51.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu51.dcache.writebacks::.writebacks        58086                       # number of writebacks
system.cpu51.dcache.writebacks::total           58086                       # number of writebacks
system.cpu51.dcache.replacements               135924                       # number of replacements
system.cpu51.dcache.ReadReq_hits::.cpu51.data      3125056                       # number of ReadReq hits
system.cpu51.dcache.ReadReq_hits::total       3125056                       # number of ReadReq hits
system.cpu51.dcache.ReadReq_misses::.cpu51.data       104431                       # number of ReadReq misses
system.cpu51.dcache.ReadReq_misses::total       104431                       # number of ReadReq misses
system.cpu51.dcache.ReadReq_accesses::.cpu51.data      3229487                       # number of ReadReq accesses(hits+misses)
system.cpu51.dcache.ReadReq_accesses::total      3229487                       # number of ReadReq accesses(hits+misses)
system.cpu51.dcache.ReadReq_miss_rate::.cpu51.data     0.032337                       # miss rate for ReadReq accesses
system.cpu51.dcache.ReadReq_miss_rate::total     0.032337                       # miss rate for ReadReq accesses
system.cpu51.dcache.WriteReq_hits::.cpu51.data      2072721                       # number of WriteReq hits
system.cpu51.dcache.WriteReq_hits::total      2072721                       # number of WriteReq hits
system.cpu51.dcache.WriteReq_misses::.cpu51.data        34112                       # number of WriteReq misses
system.cpu51.dcache.WriteReq_misses::total        34112                       # number of WriteReq misses
system.cpu51.dcache.WriteReq_accesses::.cpu51.data      2106833                       # number of WriteReq accesses(hits+misses)
system.cpu51.dcache.WriteReq_accesses::total      2106833                       # number of WriteReq accesses(hits+misses)
system.cpu51.dcache.WriteReq_miss_rate::.cpu51.data     0.016191                       # miss rate for WriteReq accesses
system.cpu51.dcache.WriteReq_miss_rate::total     0.016191                       # miss rate for WriteReq accesses
system.cpu51.dcache.SoftPFReq_hits::.cpu51.data          409                       # number of SoftPFReq hits
system.cpu51.dcache.SoftPFReq_hits::total          409                       # number of SoftPFReq hits
system.cpu51.dcache.SoftPFReq_misses::.cpu51.data          796                       # number of SoftPFReq misses
system.cpu51.dcache.SoftPFReq_misses::total          796                       # number of SoftPFReq misses
system.cpu51.dcache.SoftPFReq_accesses::.cpu51.data         1205                       # number of SoftPFReq accesses(hits+misses)
system.cpu51.dcache.SoftPFReq_accesses::total         1205                       # number of SoftPFReq accesses(hits+misses)
system.cpu51.dcache.SoftPFReq_miss_rate::.cpu51.data     0.660581                       # miss rate for SoftPFReq accesses
system.cpu51.dcache.SoftPFReq_miss_rate::total     0.660581                       # miss rate for SoftPFReq accesses
system.cpu51.dcache.SoftPFExReq_hits::.cpu51.data        50861                       # number of SoftPFExReq hits
system.cpu51.dcache.SoftPFExReq_hits::total        50861                       # number of SoftPFExReq hits
system.cpu51.dcache.SoftPFExReq_misses::.cpu51.data         6131                       # number of SoftPFExReq misses
system.cpu51.dcache.SoftPFExReq_misses::total         6131                       # number of SoftPFExReq misses
system.cpu51.dcache.SoftPFExReq_accesses::.cpu51.data        56992                       # number of SoftPFExReq accesses(hits+misses)
system.cpu51.dcache.SoftPFExReq_accesses::total        56992                       # number of SoftPFExReq accesses(hits+misses)
system.cpu51.dcache.SoftPFExReq_miss_rate::.cpu51.data     0.107577                       # miss rate for SoftPFExReq accesses
system.cpu51.dcache.SoftPFExReq_miss_rate::total     0.107577                       # miss rate for SoftPFExReq accesses
system.cpu51.dcache.WriteLineReq_hits::.cpu51.data         1427                       # number of WriteLineReq hits
system.cpu51.dcache.WriteLineReq_hits::total         1427                       # number of WriteLineReq hits
system.cpu51.dcache.WriteLineReq_misses::.cpu51.data        16187                       # number of WriteLineReq misses
system.cpu51.dcache.WriteLineReq_misses::total        16187                       # number of WriteLineReq misses
system.cpu51.dcache.WriteLineReq_accesses::.cpu51.data        17614                       # number of WriteLineReq accesses(hits+misses)
system.cpu51.dcache.WriteLineReq_accesses::total        17614                       # number of WriteLineReq accesses(hits+misses)
system.cpu51.dcache.WriteLineReq_miss_rate::.cpu51.data     0.918985                       # miss rate for WriteLineReq accesses
system.cpu51.dcache.WriteLineReq_miss_rate::total     0.918985                       # miss rate for WriteLineReq accesses
system.cpu51.dcache.LoadLockedReq_hits::.cpu51.data        67097                       # number of LoadLockedReq hits
system.cpu51.dcache.LoadLockedReq_hits::total        67097                       # number of LoadLockedReq hits
system.cpu51.dcache.LoadLockedReq_misses::.cpu51.data         1464                       # number of LoadLockedReq misses
system.cpu51.dcache.LoadLockedReq_misses::total         1464                       # number of LoadLockedReq misses
system.cpu51.dcache.LoadLockedReq_accesses::.cpu51.data        68561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu51.dcache.LoadLockedReq_accesses::total        68561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu51.dcache.LoadLockedReq_miss_rate::.cpu51.data     0.021353                       # miss rate for LoadLockedReq accesses
system.cpu51.dcache.LoadLockedReq_miss_rate::total     0.021353                       # miss rate for LoadLockedReq accesses
system.cpu51.dcache.StoreCondReq_hits::.cpu51.data        67059                       # number of StoreCondReq hits
system.cpu51.dcache.StoreCondReq_hits::total        67059                       # number of StoreCondReq hits
system.cpu51.dcache.StoreCondReq_misses::.cpu51.data          161                       # number of StoreCondReq misses
system.cpu51.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu51.dcache.StoreCondReq_accesses::.cpu51.data        67220                       # number of StoreCondReq accesses(hits+misses)
system.cpu51.dcache.StoreCondReq_accesses::total        67220                       # number of StoreCondReq accesses(hits+misses)
system.cpu51.dcache.StoreCondReq_miss_rate::.cpu51.data     0.002395                       # miss rate for StoreCondReq accesses
system.cpu51.dcache.StoreCondReq_miss_rate::total     0.002395                       # miss rate for StoreCondReq accesses
system.cpu51.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu51.dcache.tags.tagsinuse         327.471994                       # Cycle average of tags in use
system.cpu51.dcache.tags.total_refs           5570402                       # Total number of references to valid blocks.
system.cpu51.dcache.tags.sampled_refs          150864                       # Sample count of references to valid blocks.
system.cpu51.dcache.tags.avg_refs           36.923335                       # Average number of references to valid blocks.
system.cpu51.dcache.tags.warmup_cycle    4035851497848                       # Cycle when the warmup percentage was hit.
system.cpu51.dcache.tags.occ_blocks::.cpu51.data   327.471994                       # Average occupied blocks per requestor
system.cpu51.dcache.tags.occ_percent::.cpu51.data     0.319797                       # Average percentage of cache occupancy
system.cpu51.dcache.tags.occ_percent::total     0.319797                       # Average percentage of cache occupancy
system.cpu51.dcache.tags.occ_task_id_blocks::1024          735                       # Occupied blocks per task id
system.cpu51.dcache.tags.age_task_id_blocks_1024::4          735                       # Occupied blocks per task id
system.cpu51.dcache.tags.occ_task_id_percent::1024     0.717773                       # Percentage of cache occupancy per task id
system.cpu51.dcache.tags.tag_accesses        11297636                       # Number of tag accesses
system.cpu51.dcache.tags.data_accesses       11297636                       # Number of data accesses
system.cpu52.numPwrStateTransitions              2763                       # Number of power state transitions
system.cpu52.pwrStateClkGateDist::samples         1368                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::mean   5111099092.105263                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::stdev  66429651550.264389                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::1000-5e+10         1359     99.34%     99.34% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::5e+10-1e+11            2      0.15%     99.49% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::1.5e+11-2e+11            2      0.15%     99.63% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.78% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::4e+11-4.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::total          1368                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateResidencyTicks::ON   80310530268                       # Cumulative time (in ticks) in various power states
system.cpu52.pwrStateResidencyTicks::CLK_GATED 6991983558000                       # Cumulative time (in ticks) in various power states
system.cpu52.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu52.icache.demand_hits::.cpu52.inst     12187088                       # number of demand (read+write) hits
system.cpu52.icache.demand_hits::total       12187088                       # number of demand (read+write) hits
system.cpu52.icache.overall_hits::.cpu52.inst     12187088                       # number of overall hits
system.cpu52.icache.overall_hits::total      12187088                       # number of overall hits
system.cpu52.icache.demand_misses::.cpu52.inst       149749                       # number of demand (read+write) misses
system.cpu52.icache.demand_misses::total       149749                       # number of demand (read+write) misses
system.cpu52.icache.overall_misses::.cpu52.inst       149749                       # number of overall misses
system.cpu52.icache.overall_misses::total       149749                       # number of overall misses
system.cpu52.icache.demand_accesses::.cpu52.inst     12336837                       # number of demand (read+write) accesses
system.cpu52.icache.demand_accesses::total     12336837                       # number of demand (read+write) accesses
system.cpu52.icache.overall_accesses::.cpu52.inst     12336837                       # number of overall (read+write) accesses
system.cpu52.icache.overall_accesses::total     12336837                       # number of overall (read+write) accesses
system.cpu52.icache.demand_miss_rate::.cpu52.inst     0.012138                       # miss rate for demand accesses
system.cpu52.icache.demand_miss_rate::total     0.012138                       # miss rate for demand accesses
system.cpu52.icache.overall_miss_rate::.cpu52.inst     0.012138                       # miss rate for overall accesses
system.cpu52.icache.overall_miss_rate::total     0.012138                       # miss rate for overall accesses
system.cpu52.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu52.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu52.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu52.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu52.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu52.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu52.icache.writebacks::.writebacks       149225                       # number of writebacks
system.cpu52.icache.writebacks::total          149225                       # number of writebacks
system.cpu52.icache.replacements               149225                       # number of replacements
system.cpu52.icache.ReadReq_hits::.cpu52.inst     12187088                       # number of ReadReq hits
system.cpu52.icache.ReadReq_hits::total      12187088                       # number of ReadReq hits
system.cpu52.icache.ReadReq_misses::.cpu52.inst       149749                       # number of ReadReq misses
system.cpu52.icache.ReadReq_misses::total       149749                       # number of ReadReq misses
system.cpu52.icache.ReadReq_accesses::.cpu52.inst     12336837                       # number of ReadReq accesses(hits+misses)
system.cpu52.icache.ReadReq_accesses::total     12336837                       # number of ReadReq accesses(hits+misses)
system.cpu52.icache.ReadReq_miss_rate::.cpu52.inst     0.012138                       # miss rate for ReadReq accesses
system.cpu52.icache.ReadReq_miss_rate::total     0.012138                       # miss rate for ReadReq accesses
system.cpu52.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu52.icache.tags.tagsinuse         215.579180                       # Cycle average of tags in use
system.cpu52.icache.tags.total_refs          12336837                       # Total number of references to valid blocks.
system.cpu52.icache.tags.sampled_refs          149749                       # Sample count of references to valid blocks.
system.cpu52.icache.tags.avg_refs           82.383435                       # Average number of references to valid blocks.
system.cpu52.icache.tags.warmup_cycle    4068103044432                       # Cycle when the warmup percentage was hit.
system.cpu52.icache.tags.occ_blocks::.cpu52.inst   215.579180                       # Average occupied blocks per requestor
system.cpu52.icache.tags.occ_percent::.cpu52.inst     0.421053                       # Average percentage of cache occupancy
system.cpu52.icache.tags.occ_percent::total     0.421053                       # Average percentage of cache occupancy
system.cpu52.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu52.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu52.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu52.icache.tags.tag_accesses        24823423                       # Number of tag accesses
system.cpu52.icache.tags.data_accesses       24823423                       # Number of data accesses
system.cpu52.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu52.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu52.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu52.dcache.demand_hits::.cpu52.data      4623957                       # number of demand (read+write) hits
system.cpu52.dcache.demand_hits::total        4623957                       # number of demand (read+write) hits
system.cpu52.dcache.overall_hits::.cpu52.data      4654568                       # number of overall hits
system.cpu52.dcache.overall_hits::total       4654568                       # number of overall hits
system.cpu52.dcache.demand_misses::.cpu52.data       110475                       # number of demand (read+write) misses
system.cpu52.dcache.demand_misses::total       110475                       # number of demand (read+write) misses
system.cpu52.dcache.overall_misses::.cpu52.data       115627                       # number of overall misses
system.cpu52.dcache.overall_misses::total       115627                       # number of overall misses
system.cpu52.dcache.demand_accesses::.cpu52.data      4734432                       # number of demand (read+write) accesses
system.cpu52.dcache.demand_accesses::total      4734432                       # number of demand (read+write) accesses
system.cpu52.dcache.overall_accesses::.cpu52.data      4770195                       # number of overall (read+write) accesses
system.cpu52.dcache.overall_accesses::total      4770195                       # number of overall (read+write) accesses
system.cpu52.dcache.demand_miss_rate::.cpu52.data     0.023334                       # miss rate for demand accesses
system.cpu52.dcache.demand_miss_rate::total     0.023334                       # miss rate for demand accesses
system.cpu52.dcache.overall_miss_rate::.cpu52.data     0.024239                       # miss rate for overall accesses
system.cpu52.dcache.overall_miss_rate::total     0.024239                       # miss rate for overall accesses
system.cpu52.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu52.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu52.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu52.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu52.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu52.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu52.dcache.writebacks::.writebacks        44018                       # number of writebacks
system.cpu52.dcache.writebacks::total           44018                       # number of writebacks
system.cpu52.dcache.replacements                94806                       # number of replacements
system.cpu52.dcache.ReadReq_hits::.cpu52.data      2844953                       # number of ReadReq hits
system.cpu52.dcache.ReadReq_hits::total       2844953                       # number of ReadReq hits
system.cpu52.dcache.ReadReq_misses::.cpu52.data        72359                       # number of ReadReq misses
system.cpu52.dcache.ReadReq_misses::total        72359                       # number of ReadReq misses
system.cpu52.dcache.ReadReq_accesses::.cpu52.data      2917312                       # number of ReadReq accesses(hits+misses)
system.cpu52.dcache.ReadReq_accesses::total      2917312                       # number of ReadReq accesses(hits+misses)
system.cpu52.dcache.ReadReq_miss_rate::.cpu52.data     0.024803                       # miss rate for ReadReq accesses
system.cpu52.dcache.ReadReq_miss_rate::total     0.024803                       # miss rate for ReadReq accesses
system.cpu52.dcache.WriteReq_hits::.cpu52.data      1778424                       # number of WriteReq hits
system.cpu52.dcache.WriteReq_hits::total      1778424                       # number of WriteReq hits
system.cpu52.dcache.WriteReq_misses::.cpu52.data        23012                       # number of WriteReq misses
system.cpu52.dcache.WriteReq_misses::total        23012                       # number of WriteReq misses
system.cpu52.dcache.WriteReq_accesses::.cpu52.data      1801436                       # number of WriteReq accesses(hits+misses)
system.cpu52.dcache.WriteReq_accesses::total      1801436                       # number of WriteReq accesses(hits+misses)
system.cpu52.dcache.WriteReq_miss_rate::.cpu52.data     0.012774                       # miss rate for WriteReq accesses
system.cpu52.dcache.WriteReq_miss_rate::total     0.012774                       # miss rate for WriteReq accesses
system.cpu52.dcache.SoftPFReq_hits::.cpu52.data          211                       # number of SoftPFReq hits
system.cpu52.dcache.SoftPFReq_hits::total          211                       # number of SoftPFReq hits
system.cpu52.dcache.SoftPFReq_misses::.cpu52.data          719                       # number of SoftPFReq misses
system.cpu52.dcache.SoftPFReq_misses::total          719                       # number of SoftPFReq misses
system.cpu52.dcache.SoftPFReq_accesses::.cpu52.data          930                       # number of SoftPFReq accesses(hits+misses)
system.cpu52.dcache.SoftPFReq_accesses::total          930                       # number of SoftPFReq accesses(hits+misses)
system.cpu52.dcache.SoftPFReq_miss_rate::.cpu52.data     0.773118                       # miss rate for SoftPFReq accesses
system.cpu52.dcache.SoftPFReq_miss_rate::total     0.773118                       # miss rate for SoftPFReq accesses
system.cpu52.dcache.SoftPFExReq_hits::.cpu52.data        30400                       # number of SoftPFExReq hits
system.cpu52.dcache.SoftPFExReq_hits::total        30400                       # number of SoftPFExReq hits
system.cpu52.dcache.SoftPFExReq_misses::.cpu52.data         4433                       # number of SoftPFExReq misses
system.cpu52.dcache.SoftPFExReq_misses::total         4433                       # number of SoftPFExReq misses
system.cpu52.dcache.SoftPFExReq_accesses::.cpu52.data        34833                       # number of SoftPFExReq accesses(hits+misses)
system.cpu52.dcache.SoftPFExReq_accesses::total        34833                       # number of SoftPFExReq accesses(hits+misses)
system.cpu52.dcache.SoftPFExReq_miss_rate::.cpu52.data     0.127264                       # miss rate for SoftPFExReq accesses
system.cpu52.dcache.SoftPFExReq_miss_rate::total     0.127264                       # miss rate for SoftPFExReq accesses
system.cpu52.dcache.WriteLineReq_hits::.cpu52.data          580                       # number of WriteLineReq hits
system.cpu52.dcache.WriteLineReq_hits::total          580                       # number of WriteLineReq hits
system.cpu52.dcache.WriteLineReq_misses::.cpu52.data        15104                       # number of WriteLineReq misses
system.cpu52.dcache.WriteLineReq_misses::total        15104                       # number of WriteLineReq misses
system.cpu52.dcache.WriteLineReq_accesses::.cpu52.data        15684                       # number of WriteLineReq accesses(hits+misses)
system.cpu52.dcache.WriteLineReq_accesses::total        15684                       # number of WriteLineReq accesses(hits+misses)
system.cpu52.dcache.WriteLineReq_miss_rate::.cpu52.data     0.963020                       # miss rate for WriteLineReq accesses
system.cpu52.dcache.WriteLineReq_miss_rate::total     0.963020                       # miss rate for WriteLineReq accesses
system.cpu52.dcache.LoadLockedReq_hits::.cpu52.data        38574                       # number of LoadLockedReq hits
system.cpu52.dcache.LoadLockedReq_hits::total        38574                       # number of LoadLockedReq hits
system.cpu52.dcache.LoadLockedReq_misses::.cpu52.data         1225                       # number of LoadLockedReq misses
system.cpu52.dcache.LoadLockedReq_misses::total         1225                       # number of LoadLockedReq misses
system.cpu52.dcache.LoadLockedReq_accesses::.cpu52.data        39799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu52.dcache.LoadLockedReq_accesses::total        39799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu52.dcache.LoadLockedReq_miss_rate::.cpu52.data     0.030780                       # miss rate for LoadLockedReq accesses
system.cpu52.dcache.LoadLockedReq_miss_rate::total     0.030780                       # miss rate for LoadLockedReq accesses
system.cpu52.dcache.StoreCondReq_hits::.cpu52.data        38425                       # number of StoreCondReq hits
system.cpu52.dcache.StoreCondReq_hits::total        38425                       # number of StoreCondReq hits
system.cpu52.dcache.StoreCondReq_misses::.cpu52.data          126                       # number of StoreCondReq misses
system.cpu52.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu52.dcache.StoreCondReq_accesses::.cpu52.data        38551                       # number of StoreCondReq accesses(hits+misses)
system.cpu52.dcache.StoreCondReq_accesses::total        38551                       # number of StoreCondReq accesses(hits+misses)
system.cpu52.dcache.StoreCondReq_miss_rate::.cpu52.data     0.003268                       # miss rate for StoreCondReq accesses
system.cpu52.dcache.StoreCondReq_miss_rate::total     0.003268                       # miss rate for StoreCondReq accesses
system.cpu52.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu52.dcache.tags.tagsinuse         309.231330                       # Cycle average of tags in use
system.cpu52.dcache.tags.total_refs           4861050                       # Total number of references to valid blocks.
system.cpu52.dcache.tags.sampled_refs          108203                       # Sample count of references to valid blocks.
system.cpu52.dcache.tags.avg_refs           44.925279                       # Average number of references to valid blocks.
system.cpu52.dcache.tags.warmup_cycle    4068103072212                       # Cycle when the warmup percentage was hit.
system.cpu52.dcache.tags.occ_blocks::.cpu52.data   309.231330                       # Average occupied blocks per requestor
system.cpu52.dcache.tags.occ_percent::.cpu52.data     0.301984                       # Average percentage of cache occupancy
system.cpu52.dcache.tags.occ_percent::total     0.301984                       # Average percentage of cache occupancy
system.cpu52.dcache.tags.occ_task_id_blocks::1024          640                       # Occupied blocks per task id
system.cpu52.dcache.tags.age_task_id_blocks_1024::4          640                       # Occupied blocks per task id
system.cpu52.dcache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu52.dcache.tags.tag_accesses         9830641                       # Number of tag accesses
system.cpu52.dcache.tags.data_accesses        9830641                       # Number of data accesses
system.cpu53.numPwrStateTransitions              2539                       # Number of power state transitions
system.cpu53.pwrStateClkGateDist::samples         1257                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::mean   5584796247.050119                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::stdev  69967482470.910828                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::1000-5e+10         1249     99.36%     99.36% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.44% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::1e+11-1.5e+11            1      0.08%     99.52% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::2e+11-2.5e+11            1      0.08%     99.60% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::2.5e+11-3e+11            2      0.16%     99.76% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.84% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::5e+11-5.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::total          1257                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateResidencyTicks::ON   52205205726                       # Cumulative time (in ticks) in various power states
system.cpu53.pwrStateResidencyTicks::CLK_GATED 7020088882542                       # Cumulative time (in ticks) in various power states
system.cpu53.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu53.icache.demand_hits::.cpu53.inst      7945087                       # number of demand (read+write) hits
system.cpu53.icache.demand_hits::total        7945087                       # number of demand (read+write) hits
system.cpu53.icache.overall_hits::.cpu53.inst      7945087                       # number of overall hits
system.cpu53.icache.overall_hits::total       7945087                       # number of overall hits
system.cpu53.icache.demand_misses::.cpu53.inst        91258                       # number of demand (read+write) misses
system.cpu53.icache.demand_misses::total        91258                       # number of demand (read+write) misses
system.cpu53.icache.overall_misses::.cpu53.inst        91258                       # number of overall misses
system.cpu53.icache.overall_misses::total        91258                       # number of overall misses
system.cpu53.icache.demand_accesses::.cpu53.inst      8036345                       # number of demand (read+write) accesses
system.cpu53.icache.demand_accesses::total      8036345                       # number of demand (read+write) accesses
system.cpu53.icache.overall_accesses::.cpu53.inst      8036345                       # number of overall (read+write) accesses
system.cpu53.icache.overall_accesses::total      8036345                       # number of overall (read+write) accesses
system.cpu53.icache.demand_miss_rate::.cpu53.inst     0.011356                       # miss rate for demand accesses
system.cpu53.icache.demand_miss_rate::total     0.011356                       # miss rate for demand accesses
system.cpu53.icache.overall_miss_rate::.cpu53.inst     0.011356                       # miss rate for overall accesses
system.cpu53.icache.overall_miss_rate::total     0.011356                       # miss rate for overall accesses
system.cpu53.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu53.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu53.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu53.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu53.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu53.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu53.icache.writebacks::.writebacks        90734                       # number of writebacks
system.cpu53.icache.writebacks::total           90734                       # number of writebacks
system.cpu53.icache.replacements                90734                       # number of replacements
system.cpu53.icache.ReadReq_hits::.cpu53.inst      7945087                       # number of ReadReq hits
system.cpu53.icache.ReadReq_hits::total       7945087                       # number of ReadReq hits
system.cpu53.icache.ReadReq_misses::.cpu53.inst        91258                       # number of ReadReq misses
system.cpu53.icache.ReadReq_misses::total        91258                       # number of ReadReq misses
system.cpu53.icache.ReadReq_accesses::.cpu53.inst      8036345                       # number of ReadReq accesses(hits+misses)
system.cpu53.icache.ReadReq_accesses::total      8036345                       # number of ReadReq accesses(hits+misses)
system.cpu53.icache.ReadReq_miss_rate::.cpu53.inst     0.011356                       # miss rate for ReadReq accesses
system.cpu53.icache.ReadReq_miss_rate::total     0.011356                       # miss rate for ReadReq accesses
system.cpu53.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu53.icache.tags.tagsinuse         213.361340                       # Cycle average of tags in use
system.cpu53.icache.tags.total_refs           8036345                       # Total number of references to valid blocks.
system.cpu53.icache.tags.sampled_refs           91258                       # Sample count of references to valid blocks.
system.cpu53.icache.tags.avg_refs           88.061814                       # Average number of references to valid blocks.
system.cpu53.icache.tags.warmup_cycle    4100355763332                       # Cycle when the warmup percentage was hit.
system.cpu53.icache.tags.occ_blocks::.cpu53.inst   213.361340                       # Average occupied blocks per requestor
system.cpu53.icache.tags.occ_percent::.cpu53.inst     0.416721                       # Average percentage of cache occupancy
system.cpu53.icache.tags.occ_percent::total     0.416721                       # Average percentage of cache occupancy
system.cpu53.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu53.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu53.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu53.icache.tags.tag_accesses        16163948                       # Number of tag accesses
system.cpu53.icache.tags.data_accesses       16163948                       # Number of data accesses
system.cpu53.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu53.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu53.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu53.dcache.demand_hits::.cpu53.data      2927012                       # number of demand (read+write) hits
system.cpu53.dcache.demand_hits::total        2927012                       # number of demand (read+write) hits
system.cpu53.dcache.overall_hits::.cpu53.data      2951556                       # number of overall hits
system.cpu53.dcache.overall_hits::total       2951556                       # number of overall hits
system.cpu53.dcache.demand_misses::.cpu53.data        70525                       # number of demand (read+write) misses
system.cpu53.dcache.demand_misses::total        70525                       # number of demand (read+write) misses
system.cpu53.dcache.overall_misses::.cpu53.data        74221                       # number of overall misses
system.cpu53.dcache.overall_misses::total        74221                       # number of overall misses
system.cpu53.dcache.demand_accesses::.cpu53.data      2997537                       # number of demand (read+write) accesses
system.cpu53.dcache.demand_accesses::total      2997537                       # number of demand (read+write) accesses
system.cpu53.dcache.overall_accesses::.cpu53.data      3025777                       # number of overall (read+write) accesses
system.cpu53.dcache.overall_accesses::total      3025777                       # number of overall (read+write) accesses
system.cpu53.dcache.demand_miss_rate::.cpu53.data     0.023528                       # miss rate for demand accesses
system.cpu53.dcache.demand_miss_rate::total     0.023528                       # miss rate for demand accesses
system.cpu53.dcache.overall_miss_rate::.cpu53.data     0.024530                       # miss rate for overall accesses
system.cpu53.dcache.overall_miss_rate::total     0.024530                       # miss rate for overall accesses
system.cpu53.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu53.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu53.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu53.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu53.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu53.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu53.dcache.writebacks::.writebacks        27548                       # number of writebacks
system.cpu53.dcache.writebacks::total           27548                       # number of writebacks
system.cpu53.dcache.replacements                58564                       # number of replacements
system.cpu53.dcache.ReadReq_hits::.cpu53.data      1844128                       # number of ReadReq hits
system.cpu53.dcache.ReadReq_hits::total       1844128                       # number of ReadReq hits
system.cpu53.dcache.ReadReq_misses::.cpu53.data        46830                       # number of ReadReq misses
system.cpu53.dcache.ReadReq_misses::total        46830                       # number of ReadReq misses
system.cpu53.dcache.ReadReq_accesses::.cpu53.data      1890958                       # number of ReadReq accesses(hits+misses)
system.cpu53.dcache.ReadReq_accesses::total      1890958                       # number of ReadReq accesses(hits+misses)
system.cpu53.dcache.ReadReq_miss_rate::.cpu53.data     0.024765                       # miss rate for ReadReq accesses
system.cpu53.dcache.ReadReq_miss_rate::total     0.024765                       # miss rate for ReadReq accesses
system.cpu53.dcache.WriteReq_hits::.cpu53.data      1082570                       # number of WriteReq hits
system.cpu53.dcache.WriteReq_hits::total      1082570                       # number of WriteReq hits
system.cpu53.dcache.WriteReq_misses::.cpu53.data        14851                       # number of WriteReq misses
system.cpu53.dcache.WriteReq_misses::total        14851                       # number of WriteReq misses
system.cpu53.dcache.WriteReq_accesses::.cpu53.data      1097421                       # number of WriteReq accesses(hits+misses)
system.cpu53.dcache.WriteReq_accesses::total      1097421                       # number of WriteReq accesses(hits+misses)
system.cpu53.dcache.WriteReq_miss_rate::.cpu53.data     0.013533                       # miss rate for WriteReq accesses
system.cpu53.dcache.WriteReq_miss_rate::total     0.013533                       # miss rate for WriteReq accesses
system.cpu53.dcache.SoftPFReq_hits::.cpu53.data          220                       # number of SoftPFReq hits
system.cpu53.dcache.SoftPFReq_hits::total          220                       # number of SoftPFReq hits
system.cpu53.dcache.SoftPFReq_misses::.cpu53.data          341                       # number of SoftPFReq misses
system.cpu53.dcache.SoftPFReq_misses::total          341                       # number of SoftPFReq misses
system.cpu53.dcache.SoftPFReq_accesses::.cpu53.data          561                       # number of SoftPFReq accesses(hits+misses)
system.cpu53.dcache.SoftPFReq_accesses::total          561                       # number of SoftPFReq accesses(hits+misses)
system.cpu53.dcache.SoftPFReq_miss_rate::.cpu53.data     0.607843                       # miss rate for SoftPFReq accesses
system.cpu53.dcache.SoftPFReq_miss_rate::total     0.607843                       # miss rate for SoftPFReq accesses
system.cpu53.dcache.SoftPFExReq_hits::.cpu53.data        24324                       # number of SoftPFExReq hits
system.cpu53.dcache.SoftPFExReq_hits::total        24324                       # number of SoftPFExReq hits
system.cpu53.dcache.SoftPFExReq_misses::.cpu53.data         3355                       # number of SoftPFExReq misses
system.cpu53.dcache.SoftPFExReq_misses::total         3355                       # number of SoftPFExReq misses
system.cpu53.dcache.SoftPFExReq_accesses::.cpu53.data        27679                       # number of SoftPFExReq accesses(hits+misses)
system.cpu53.dcache.SoftPFExReq_accesses::total        27679                       # number of SoftPFExReq accesses(hits+misses)
system.cpu53.dcache.SoftPFExReq_miss_rate::.cpu53.data     0.121211                       # miss rate for SoftPFExReq accesses
system.cpu53.dcache.SoftPFExReq_miss_rate::total     0.121211                       # miss rate for SoftPFExReq accesses
system.cpu53.dcache.WriteLineReq_hits::.cpu53.data          314                       # number of WriteLineReq hits
system.cpu53.dcache.WriteLineReq_hits::total          314                       # number of WriteLineReq hits
system.cpu53.dcache.WriteLineReq_misses::.cpu53.data         8844                       # number of WriteLineReq misses
system.cpu53.dcache.WriteLineReq_misses::total         8844                       # number of WriteLineReq misses
system.cpu53.dcache.WriteLineReq_accesses::.cpu53.data         9158                       # number of WriteLineReq accesses(hits+misses)
system.cpu53.dcache.WriteLineReq_accesses::total         9158                       # number of WriteLineReq accesses(hits+misses)
system.cpu53.dcache.WriteLineReq_miss_rate::.cpu53.data     0.965713                       # miss rate for WriteLineReq accesses
system.cpu53.dcache.WriteLineReq_miss_rate::total     0.965713                       # miss rate for WriteLineReq accesses
system.cpu53.dcache.LoadLockedReq_hits::.cpu53.data        31153                       # number of LoadLockedReq hits
system.cpu53.dcache.LoadLockedReq_hits::total        31153                       # number of LoadLockedReq hits
system.cpu53.dcache.LoadLockedReq_misses::.cpu53.data         1122                       # number of LoadLockedReq misses
system.cpu53.dcache.LoadLockedReq_misses::total         1122                       # number of LoadLockedReq misses
system.cpu53.dcache.LoadLockedReq_accesses::.cpu53.data        32275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu53.dcache.LoadLockedReq_accesses::total        32275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu53.dcache.LoadLockedReq_miss_rate::.cpu53.data     0.034764                       # miss rate for LoadLockedReq accesses
system.cpu53.dcache.LoadLockedReq_miss_rate::total     0.034764                       # miss rate for LoadLockedReq accesses
system.cpu53.dcache.StoreCondReq_hits::.cpu53.data        31003                       # number of StoreCondReq hits
system.cpu53.dcache.StoreCondReq_hits::total        31003                       # number of StoreCondReq hits
system.cpu53.dcache.StoreCondReq_misses::.cpu53.data          106                       # number of StoreCondReq misses
system.cpu53.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu53.dcache.StoreCondReq_accesses::.cpu53.data        31109                       # number of StoreCondReq accesses(hits+misses)
system.cpu53.dcache.StoreCondReq_accesses::total        31109                       # number of StoreCondReq accesses(hits+misses)
system.cpu53.dcache.StoreCondReq_miss_rate::.cpu53.data     0.003407                       # miss rate for StoreCondReq accesses
system.cpu53.dcache.StoreCondReq_miss_rate::total     0.003407                       # miss rate for StoreCondReq accesses
system.cpu53.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu53.dcache.tags.tagsinuse         315.691434                       # Cycle average of tags in use
system.cpu53.dcache.tags.total_refs           3097914                       # Total number of references to valid blocks.
system.cpu53.dcache.tags.sampled_refs           69345                       # Sample count of references to valid blocks.
system.cpu53.dcache.tags.avg_refs           44.673935                       # Average number of references to valid blocks.
system.cpu53.dcache.tags.warmup_cycle    4100355791112                       # Cycle when the warmup percentage was hit.
system.cpu53.dcache.tags.occ_blocks::.cpu53.data   315.691434                       # Average occupied blocks per requestor
system.cpu53.dcache.tags.occ_percent::.cpu53.data     0.308292                       # Average percentage of cache occupancy
system.cpu53.dcache.tags.occ_percent::total     0.308292                       # Average percentage of cache occupancy
system.cpu53.dcache.tags.occ_task_id_blocks::1024          669                       # Occupied blocks per task id
system.cpu53.dcache.tags.age_task_id_blocks_1024::4          669                       # Occupied blocks per task id
system.cpu53.dcache.tags.occ_task_id_percent::1024     0.653320                       # Percentage of cache occupancy per task id
system.cpu53.dcache.tags.tag_accesses         6265207                       # Number of tag accesses
system.cpu53.dcache.tags.data_accesses        6265207                       # Number of data accesses
system.cpu18.numPwrStateTransitions              4453                       # Number of power state transitions
system.cpu18.pwrStateClkGateDist::samples         2211                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::mean   3114721928.226594                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::stdev  51517327640.040810                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::1000-5e+10         2204     99.68%     99.68% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::5e+10-1e+11            3      0.14%     99.82% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::1.5e+11-2e+11            1      0.05%     99.86% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.91% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::5e+11-5.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::total          2211                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateResidencyTicks::ON  185643904959                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::CLK_GATED 6886650183309                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst     27779385                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total       27779385                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst     27779385                       # number of overall hits
system.cpu18.icache.overall_hits::total      27779385                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst       451586                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total       451586                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst       451586                       # number of overall misses
system.cpu18.icache.overall_misses::total       451586                       # number of overall misses
system.cpu18.icache.demand_accesses::.cpu18.inst     28230971                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total     28230971                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst     28230971                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total     28230971                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.015996                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.015996                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.015996                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.015996                       # miss rate for overall accesses
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks       451062                       # number of writebacks
system.cpu18.icache.writebacks::total          451062                       # number of writebacks
system.cpu18.icache.replacements               451062                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst     27779385                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total      27779385                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst       451586                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total       451586                       # number of ReadReq misses
system.cpu18.icache.ReadReq_accesses::.cpu18.inst     28230971                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total     28230971                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.015996                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.015996                       # miss rate for ReadReq accesses
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         291.935650                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs          28230971                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs          451586                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs           62.515160                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle    2971525614144                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   291.935650                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.570187                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.570187                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses        56913528                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses       56913528                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data     10478076                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total       10478076                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data     10569996                       # number of overall hits
system.cpu18.dcache.overall_hits::total      10569996                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data       297714                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total       297714                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data       311642                       # number of overall misses
system.cpu18.dcache.overall_misses::total       311642                       # number of overall misses
system.cpu18.dcache.demand_accesses::.cpu18.data     10775790                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total     10775790                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data     10881638                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total     10881638                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.027628                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.027628                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.028639                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.028639                       # miss rate for overall accesses
system.cpu18.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks       124845                       # number of writebacks
system.cpu18.dcache.writebacks::total          124845                       # number of writebacks
system.cpu18.dcache.replacements               265780                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data      6113227                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total       6113227                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data       196559                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total       196559                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_accesses::.cpu18.data      6309786                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total      6309786                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.031151                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.031151                       # miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_hits::.cpu18.data      4361927                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total      4361927                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data        69859                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total        69859                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_accesses::.cpu18.data      4431786                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total      4431786                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.015763                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.015763                       # miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_hits::.cpu18.data         1259                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_hits::total         1259                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_misses::.cpu18.data         2119                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_misses::total         2119                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_accesses::.cpu18.data         3378                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::total         3378                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_miss_rate::.cpu18.data     0.627294                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::total     0.627294                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFExReq_hits::.cpu18.data        90661                       # number of SoftPFExReq hits
system.cpu18.dcache.SoftPFExReq_hits::total        90661                       # number of SoftPFExReq hits
system.cpu18.dcache.SoftPFExReq_misses::.cpu18.data        11809                       # number of SoftPFExReq misses
system.cpu18.dcache.SoftPFExReq_misses::total        11809                       # number of SoftPFExReq misses
system.cpu18.dcache.SoftPFExReq_accesses::.cpu18.data       102470                       # number of SoftPFExReq accesses(hits+misses)
system.cpu18.dcache.SoftPFExReq_accesses::total       102470                       # number of SoftPFExReq accesses(hits+misses)
system.cpu18.dcache.SoftPFExReq_miss_rate::.cpu18.data     0.115243                       # miss rate for SoftPFExReq accesses
system.cpu18.dcache.SoftPFExReq_miss_rate::total     0.115243                       # miss rate for SoftPFExReq accesses
system.cpu18.dcache.WriteLineReq_hits::.cpu18.data         2922                       # number of WriteLineReq hits
system.cpu18.dcache.WriteLineReq_hits::total         2922                       # number of WriteLineReq hits
system.cpu18.dcache.WriteLineReq_misses::.cpu18.data        31296                       # number of WriteLineReq misses
system.cpu18.dcache.WriteLineReq_misses::total        31296                       # number of WriteLineReq misses
system.cpu18.dcache.WriteLineReq_accesses::.cpu18.data        34218                       # number of WriteLineReq accesses(hits+misses)
system.cpu18.dcache.WriteLineReq_accesses::total        34218                       # number of WriteLineReq accesses(hits+misses)
system.cpu18.dcache.WriteLineReq_miss_rate::.cpu18.data     0.914606                       # miss rate for WriteLineReq accesses
system.cpu18.dcache.WriteLineReq_miss_rate::total     0.914606                       # miss rate for WriteLineReq accesses
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data       118279                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total       118279                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data         2314                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total         2314                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data       120593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total       120593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.019189                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.019189                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data       118084                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total       118084                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_misses::.cpu18.data          326                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_misses::total          326                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data       118410                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total       118410                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_miss_rate::.cpu18.data     0.002753                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::total     0.002753                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         420.311440                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs          11155593                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs          292785                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs           38.101655                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle    2971525641924                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   420.311440                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.410460                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.410460                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          787                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4          634                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024     0.768555                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses        22605751                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses       22605751                       # Number of data accesses
system.cpu19.numPwrStateTransitions              4083                       # Number of power state transitions
system.cpu19.pwrStateClkGateDist::samples         2025                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::mean   3342472594.084938                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::stdev  54234738496.178635                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::1000-5e+10         2017     99.60%     99.60% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::5e+10-1e+11            2      0.10%     99.70% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::1.5e+11-2e+11            1      0.05%     99.75% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::2e+11-2.5e+11            2      0.10%     99.85% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.90% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::5e+11-5.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::total          2025                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateResidencyTicks::ON  303787085246                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::CLK_GATED 6768507003022                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.demand_hits::.cpu19.inst     45523436                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total       45523436                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::.cpu19.inst     45523436                       # number of overall hits
system.cpu19.icache.overall_hits::total      45523436                       # number of overall hits
system.cpu19.icache.demand_misses::.cpu19.inst       963979                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total       963979                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::.cpu19.inst       963979                       # number of overall misses
system.cpu19.icache.overall_misses::total       963979                       # number of overall misses
system.cpu19.icache.demand_accesses::.cpu19.inst     46487415                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total     46487415                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::.cpu19.inst     46487415                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total     46487415                       # number of overall (read+write) accesses
system.cpu19.icache.demand_miss_rate::.cpu19.inst     0.020736                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.020736                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::.cpu19.inst     0.020736                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.020736                       # miss rate for overall accesses
system.cpu19.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.writebacks::.writebacks       963455                       # number of writebacks
system.cpu19.icache.writebacks::total          963455                       # number of writebacks
system.cpu19.icache.replacements               963455                       # number of replacements
system.cpu19.icache.ReadReq_hits::.cpu19.inst     45523436                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total      45523436                       # number of ReadReq hits
system.cpu19.icache.ReadReq_misses::.cpu19.inst       963979                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total       963979                       # number of ReadReq misses
system.cpu19.icache.ReadReq_accesses::.cpu19.inst     46487415                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total     46487415                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_miss_rate::.cpu19.inst     0.020736                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.020736                       # miss rate for ReadReq accesses
system.cpu19.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.tags.tagsinuse         289.695646                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs          46487415                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs          963979                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs           48.224510                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle    3003775949520                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::.cpu19.inst   289.695646                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::.cpu19.inst     0.565812                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.565812                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses        93938809                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses       93938809                       # Number of data accesses
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.demand_hits::.cpu19.data     16752211                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total       16752211                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::.cpu19.data     16908930                       # number of overall hits
system.cpu19.dcache.overall_hits::total      16908930                       # number of overall hits
system.cpu19.dcache.demand_misses::.cpu19.data       361498                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total       361498                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::.cpu19.data       385380                       # number of overall misses
system.cpu19.dcache.overall_misses::total       385380                       # number of overall misses
system.cpu19.dcache.demand_accesses::.cpu19.data     17113709                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total     17113709                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::.cpu19.data     17294310                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total     17294310                       # number of overall (read+write) accesses
system.cpu19.dcache.demand_miss_rate::.cpu19.data     0.021123                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.021123                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::.cpu19.data     0.022284                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.022284                       # miss rate for overall accesses
system.cpu19.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.writebacks::.writebacks       176636                       # number of writebacks
system.cpu19.dcache.writebacks::total          176636                       # number of writebacks
system.cpu19.dcache.replacements               334499                       # number of replacements
system.cpu19.dcache.ReadReq_hits::.cpu19.data      9471879                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total       9471879                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_misses::.cpu19.data       249202                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total       249202                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_accesses::.cpu19.data      9721081                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total      9721081                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_miss_rate::.cpu19.data     0.025635                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.025635                       # miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_hits::.cpu19.data      7239683                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total      7239683                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_misses::.cpu19.data        69010                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total        69010                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_accesses::.cpu19.data      7308693                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total      7308693                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_miss_rate::.cpu19.data     0.009442                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.009442                       # miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_hits::.cpu19.data         4638                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_hits::total         4638                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_misses::.cpu19.data         5079                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_misses::total         5079                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_accesses::.cpu19.data         9717                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::total         9717                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_miss_rate::.cpu19.data     0.522692                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::total     0.522692                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFExReq_hits::.cpu19.data       152081                       # number of SoftPFExReq hits
system.cpu19.dcache.SoftPFExReq_hits::total       152081                       # number of SoftPFExReq hits
system.cpu19.dcache.SoftPFExReq_misses::.cpu19.data        18803                       # number of SoftPFExReq misses
system.cpu19.dcache.SoftPFExReq_misses::total        18803                       # number of SoftPFExReq misses
system.cpu19.dcache.SoftPFExReq_accesses::.cpu19.data       170884                       # number of SoftPFExReq accesses(hits+misses)
system.cpu19.dcache.SoftPFExReq_accesses::total       170884                       # number of SoftPFExReq accesses(hits+misses)
system.cpu19.dcache.SoftPFExReq_miss_rate::.cpu19.data     0.110034                       # miss rate for SoftPFExReq accesses
system.cpu19.dcache.SoftPFExReq_miss_rate::total     0.110034                       # miss rate for SoftPFExReq accesses
system.cpu19.dcache.WriteLineReq_hits::.cpu19.data        40649                       # number of WriteLineReq hits
system.cpu19.dcache.WriteLineReq_hits::total        40649                       # number of WriteLineReq hits
system.cpu19.dcache.WriteLineReq_misses::.cpu19.data        43286                       # number of WriteLineReq misses
system.cpu19.dcache.WriteLineReq_misses::total        43286                       # number of WriteLineReq misses
system.cpu19.dcache.WriteLineReq_accesses::.cpu19.data        83935                       # number of WriteLineReq accesses(hits+misses)
system.cpu19.dcache.WriteLineReq_accesses::total        83935                       # number of WriteLineReq accesses(hits+misses)
system.cpu19.dcache.WriteLineReq_miss_rate::.cpu19.data     0.515709                       # miss rate for WriteLineReq accesses
system.cpu19.dcache.WriteLineReq_miss_rate::total     0.515709                       # miss rate for WriteLineReq accesses
system.cpu19.dcache.LoadLockedReq_hits::.cpu19.data       205698                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total       205698                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_misses::.cpu19.data         3917                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total         3917                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_accesses::.cpu19.data       209615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total       209615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_miss_rate::.cpu19.data     0.018687                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.018687                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_hits::.cpu19.data       207375                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::total       207375                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_misses::.cpu19.data          243                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_accesses::.cpu19.data       207618                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total       207618                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_miss_rate::.cpu19.data     0.001170                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::total     0.001170                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.tags.tagsinuse         405.875365                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs          17732293                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs          367837                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs           48.206931                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle    3003775977300                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::.cpu19.data   405.875365                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::.cpu19.data     0.396363                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.396363                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::4          674                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses        35844047                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses       35844047                       # Number of data accesses
system.cpu56.numPwrStateTransitions              3697                       # Number of power state transitions
system.cpu56.pwrStateClkGateDist::samples         1822                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::mean   3826954571.841383                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::stdev  56769751342.906792                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::1000-5e+10         1813     99.51%     99.51% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::5e+10-1e+11            3      0.16%     99.67% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::1e+11-1.5e+11            1      0.05%     99.73% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::2.5e+11-3e+11            3      0.16%     99.89% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::3e+11-3.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::total          1822                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateResidencyTicks::ON   99582858373                       # Cumulative time (in ticks) in various power states
system.cpu56.pwrStateResidencyTicks::CLK_GATED 6972711229895                       # Cumulative time (in ticks) in various power states
system.cpu56.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu56.icache.demand_hits::.cpu56.inst     15016047                       # number of demand (read+write) hits
system.cpu56.icache.demand_hits::total       15016047                       # number of demand (read+write) hits
system.cpu56.icache.overall_hits::.cpu56.inst     15016047                       # number of overall hits
system.cpu56.icache.overall_hits::total      15016047                       # number of overall hits
system.cpu56.icache.demand_misses::.cpu56.inst       240458                       # number of demand (read+write) misses
system.cpu56.icache.demand_misses::total       240458                       # number of demand (read+write) misses
system.cpu56.icache.overall_misses::.cpu56.inst       240458                       # number of overall misses
system.cpu56.icache.overall_misses::total       240458                       # number of overall misses
system.cpu56.icache.demand_accesses::.cpu56.inst     15256505                       # number of demand (read+write) accesses
system.cpu56.icache.demand_accesses::total     15256505                       # number of demand (read+write) accesses
system.cpu56.icache.overall_accesses::.cpu56.inst     15256505                       # number of overall (read+write) accesses
system.cpu56.icache.overall_accesses::total     15256505                       # number of overall (read+write) accesses
system.cpu56.icache.demand_miss_rate::.cpu56.inst     0.015761                       # miss rate for demand accesses
system.cpu56.icache.demand_miss_rate::total     0.015761                       # miss rate for demand accesses
system.cpu56.icache.overall_miss_rate::.cpu56.inst     0.015761                       # miss rate for overall accesses
system.cpu56.icache.overall_miss_rate::total     0.015761                       # miss rate for overall accesses
system.cpu56.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu56.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu56.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu56.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu56.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu56.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu56.icache.writebacks::.writebacks       239934                       # number of writebacks
system.cpu56.icache.writebacks::total          239934                       # number of writebacks
system.cpu56.icache.replacements               239934                       # number of replacements
system.cpu56.icache.ReadReq_hits::.cpu56.inst     15016047                       # number of ReadReq hits
system.cpu56.icache.ReadReq_hits::total      15016047                       # number of ReadReq hits
system.cpu56.icache.ReadReq_misses::.cpu56.inst       240458                       # number of ReadReq misses
system.cpu56.icache.ReadReq_misses::total       240458                       # number of ReadReq misses
system.cpu56.icache.ReadReq_accesses::.cpu56.inst     15256505                       # number of ReadReq accesses(hits+misses)
system.cpu56.icache.ReadReq_accesses::total     15256505                       # number of ReadReq accesses(hits+misses)
system.cpu56.icache.ReadReq_miss_rate::.cpu56.inst     0.015761                       # miss rate for ReadReq accesses
system.cpu56.icache.ReadReq_miss_rate::total     0.015761                       # miss rate for ReadReq accesses
system.cpu56.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu56.icache.tags.tagsinuse         206.663298                       # Cycle average of tags in use
system.cpu56.icache.tags.total_refs          15256505                       # Total number of references to valid blocks.
system.cpu56.icache.tags.sampled_refs          240458                       # Sample count of references to valid blocks.
system.cpu56.icache.tags.avg_refs           63.447691                       # Average number of references to valid blocks.
system.cpu56.icache.tags.warmup_cycle    4197115409040                       # Cycle when the warmup percentage was hit.
system.cpu56.icache.tags.occ_blocks::.cpu56.inst   206.663298                       # Average occupied blocks per requestor
system.cpu56.icache.tags.occ_percent::.cpu56.inst     0.403639                       # Average percentage of cache occupancy
system.cpu56.icache.tags.occ_percent::total     0.403639                       # Average percentage of cache occupancy
system.cpu56.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu56.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu56.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu56.icache.tags.tag_accesses        30753468                       # Number of tag accesses
system.cpu56.icache.tags.data_accesses       30753468                       # Number of data accesses
system.cpu56.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu56.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu56.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu56.dcache.demand_hits::.cpu56.data      5613899                       # number of demand (read+write) hits
system.cpu56.dcache.demand_hits::total        5613899                       # number of demand (read+write) hits
system.cpu56.dcache.overall_hits::.cpu56.data      5654943                       # number of overall hits
system.cpu56.dcache.overall_hits::total       5654943                       # number of overall hits
system.cpu56.dcache.demand_misses::.cpu56.data       147505                       # number of demand (read+write) misses
system.cpu56.dcache.demand_misses::total       147505                       # number of demand (read+write) misses
system.cpu56.dcache.overall_misses::.cpu56.data       156499                       # number of overall misses
system.cpu56.dcache.overall_misses::total       156499                       # number of overall misses
system.cpu56.dcache.demand_accesses::.cpu56.data      5761404                       # number of demand (read+write) accesses
system.cpu56.dcache.demand_accesses::total      5761404                       # number of demand (read+write) accesses
system.cpu56.dcache.overall_accesses::.cpu56.data      5811442                       # number of overall (read+write) accesses
system.cpu56.dcache.overall_accesses::total      5811442                       # number of overall (read+write) accesses
system.cpu56.dcache.demand_miss_rate::.cpu56.data     0.025602                       # miss rate for demand accesses
system.cpu56.dcache.demand_miss_rate::total     0.025602                       # miss rate for demand accesses
system.cpu56.dcache.overall_miss_rate::.cpu56.data     0.026929                       # miss rate for overall accesses
system.cpu56.dcache.overall_miss_rate::total     0.026929                       # miss rate for overall accesses
system.cpu56.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu56.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu56.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu56.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu56.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu56.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu56.dcache.writebacks::.writebacks        56386                       # number of writebacks
system.cpu56.dcache.writebacks::total           56386                       # number of writebacks
system.cpu56.dcache.replacements               122633                       # number of replacements
system.cpu56.dcache.ReadReq_hits::.cpu56.data      3374277                       # number of ReadReq hits
system.cpu56.dcache.ReadReq_hits::total       3374277                       # number of ReadReq hits
system.cpu56.dcache.ReadReq_misses::.cpu56.data        99685                       # number of ReadReq misses
system.cpu56.dcache.ReadReq_misses::total        99685                       # number of ReadReq misses
system.cpu56.dcache.ReadReq_accesses::.cpu56.data      3473962                       # number of ReadReq accesses(hits+misses)
system.cpu56.dcache.ReadReq_accesses::total      3473962                       # number of ReadReq accesses(hits+misses)
system.cpu56.dcache.ReadReq_miss_rate::.cpu56.data     0.028695                       # miss rate for ReadReq accesses
system.cpu56.dcache.ReadReq_miss_rate::total     0.028695                       # miss rate for ReadReq accesses
system.cpu56.dcache.WriteReq_hits::.cpu56.data      2232220                       # number of WriteReq hits
system.cpu56.dcache.WriteReq_hits::total      2232220                       # number of WriteReq hits
system.cpu56.dcache.WriteReq_misses::.cpu56.data        30872                       # number of WriteReq misses
system.cpu56.dcache.WriteReq_misses::total        30872                       # number of WriteReq misses
system.cpu56.dcache.WriteReq_accesses::.cpu56.data      2263092                       # number of WriteReq accesses(hits+misses)
system.cpu56.dcache.WriteReq_accesses::total      2263092                       # number of WriteReq accesses(hits+misses)
system.cpu56.dcache.WriteReq_miss_rate::.cpu56.data     0.013642                       # miss rate for WriteReq accesses
system.cpu56.dcache.WriteReq_miss_rate::total     0.013642                       # miss rate for WriteReq accesses
system.cpu56.dcache.SoftPFReq_hits::.cpu56.data          202                       # number of SoftPFReq hits
system.cpu56.dcache.SoftPFReq_hits::total          202                       # number of SoftPFReq hits
system.cpu56.dcache.SoftPFReq_misses::.cpu56.data          595                       # number of SoftPFReq misses
system.cpu56.dcache.SoftPFReq_misses::total          595                       # number of SoftPFReq misses
system.cpu56.dcache.SoftPFReq_accesses::.cpu56.data          797                       # number of SoftPFReq accesses(hits+misses)
system.cpu56.dcache.SoftPFReq_accesses::total          797                       # number of SoftPFReq accesses(hits+misses)
system.cpu56.dcache.SoftPFReq_miss_rate::.cpu56.data     0.746550                       # miss rate for SoftPFReq accesses
system.cpu56.dcache.SoftPFReq_miss_rate::total     0.746550                       # miss rate for SoftPFReq accesses
system.cpu56.dcache.SoftPFExReq_hits::.cpu56.data        40842                       # number of SoftPFExReq hits
system.cpu56.dcache.SoftPFExReq_hits::total        40842                       # number of SoftPFExReq hits
system.cpu56.dcache.SoftPFExReq_misses::.cpu56.data         8399                       # number of SoftPFExReq misses
system.cpu56.dcache.SoftPFExReq_misses::total         8399                       # number of SoftPFExReq misses
system.cpu56.dcache.SoftPFExReq_accesses::.cpu56.data        49241                       # number of SoftPFExReq accesses(hits+misses)
system.cpu56.dcache.SoftPFExReq_accesses::total        49241                       # number of SoftPFExReq accesses(hits+misses)
system.cpu56.dcache.SoftPFExReq_miss_rate::.cpu56.data     0.170569                       # miss rate for SoftPFExReq accesses
system.cpu56.dcache.SoftPFExReq_miss_rate::total     0.170569                       # miss rate for SoftPFExReq accesses
system.cpu56.dcache.WriteLineReq_hits::.cpu56.data         7402                       # number of WriteLineReq hits
system.cpu56.dcache.WriteLineReq_hits::total         7402                       # number of WriteLineReq hits
system.cpu56.dcache.WriteLineReq_misses::.cpu56.data        16948                       # number of WriteLineReq misses
system.cpu56.dcache.WriteLineReq_misses::total        16948                       # number of WriteLineReq misses
system.cpu56.dcache.WriteLineReq_accesses::.cpu56.data        24350                       # number of WriteLineReq accesses(hits+misses)
system.cpu56.dcache.WriteLineReq_accesses::total        24350                       # number of WriteLineReq accesses(hits+misses)
system.cpu56.dcache.WriteLineReq_miss_rate::.cpu56.data     0.696016                       # miss rate for WriteLineReq accesses
system.cpu56.dcache.WriteLineReq_miss_rate::total     0.696016                       # miss rate for WriteLineReq accesses
system.cpu56.dcache.LoadLockedReq_hits::.cpu56.data        61007                       # number of LoadLockedReq hits
system.cpu56.dcache.LoadLockedReq_hits::total        61007                       # number of LoadLockedReq hits
system.cpu56.dcache.LoadLockedReq_misses::.cpu56.data         1560                       # number of LoadLockedReq misses
system.cpu56.dcache.LoadLockedReq_misses::total         1560                       # number of LoadLockedReq misses
system.cpu56.dcache.LoadLockedReq_accesses::.cpu56.data        62567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu56.dcache.LoadLockedReq_accesses::total        62567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu56.dcache.LoadLockedReq_miss_rate::.cpu56.data     0.024933                       # miss rate for LoadLockedReq accesses
system.cpu56.dcache.LoadLockedReq_miss_rate::total     0.024933                       # miss rate for LoadLockedReq accesses
system.cpu56.dcache.StoreCondReq_hits::.cpu56.data        60766                       # number of StoreCondReq hits
system.cpu56.dcache.StoreCondReq_hits::total        60766                       # number of StoreCondReq hits
system.cpu56.dcache.StoreCondReq_misses::.cpu56.data          204                       # number of StoreCondReq misses
system.cpu56.dcache.StoreCondReq_misses::total          204                       # number of StoreCondReq misses
system.cpu56.dcache.StoreCondReq_accesses::.cpu56.data        60970                       # number of StoreCondReq accesses(hits+misses)
system.cpu56.dcache.StoreCondReq_accesses::total        60970                       # number of StoreCondReq accesses(hits+misses)
system.cpu56.dcache.StoreCondReq_miss_rate::.cpu56.data     0.003346                       # miss rate for StoreCondReq accesses
system.cpu56.dcache.StoreCondReq_miss_rate::total     0.003346                       # miss rate for StoreCondReq accesses
system.cpu56.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu56.dcache.tags.tagsinuse         310.852898                       # Cycle average of tags in use
system.cpu56.dcache.tags.total_refs           5951010                       # Total number of references to valid blocks.
system.cpu56.dcache.tags.sampled_refs          142656                       # Sample count of references to valid blocks.
system.cpu56.dcache.tags.avg_refs           41.715806                       # Average number of references to valid blocks.
system.cpu56.dcache.tags.warmup_cycle    4197115436820                       # Cycle when the warmup percentage was hit.
system.cpu56.dcache.tags.occ_blocks::.cpu56.data   310.852898                       # Average occupied blocks per requestor
system.cpu56.dcache.tags.occ_percent::.cpu56.data     0.303567                       # Average percentage of cache occupancy
system.cpu56.dcache.tags.occ_percent::total     0.303567                       # Average percentage of cache occupancy
system.cpu56.dcache.tags.occ_task_id_blocks::1024          730                       # Occupied blocks per task id
system.cpu56.dcache.tags.age_task_id_blocks_1024::4          730                       # Occupied blocks per task id
system.cpu56.dcache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu56.dcache.tags.tag_accesses        12045514                       # Number of tag accesses
system.cpu56.dcache.tags.data_accesses       12045514                       # Number of data accesses
system.cpu57.numPwrStateTransitions              2845                       # Number of power state transitions
system.cpu57.pwrStateClkGateDist::samples         1409                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::mean   4932356215.570618                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::stdev  66582276997.320137                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::1000-5e+10         1402     99.50%     99.50% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.57% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.65% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::2.5e+11-3e+11            2      0.14%     99.79% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::total          1409                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateResidencyTicks::ON  122604180529                       # Cumulative time (in ticks) in various power states
system.cpu57.pwrStateResidencyTicks::CLK_GATED 6949689907739                       # Cumulative time (in ticks) in various power states
system.cpu57.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu57.icache.demand_hits::.cpu57.inst     18324454                       # number of demand (read+write) hits
system.cpu57.icache.demand_hits::total       18324454                       # number of demand (read+write) hits
system.cpu57.icache.overall_hits::.cpu57.inst     18324454                       # number of overall hits
system.cpu57.icache.overall_hits::total      18324454                       # number of overall hits
system.cpu57.icache.demand_misses::.cpu57.inst       382971                       # number of demand (read+write) misses
system.cpu57.icache.demand_misses::total       382971                       # number of demand (read+write) misses
system.cpu57.icache.overall_misses::.cpu57.inst       382971                       # number of overall misses
system.cpu57.icache.overall_misses::total       382971                       # number of overall misses
system.cpu57.icache.demand_accesses::.cpu57.inst     18707425                       # number of demand (read+write) accesses
system.cpu57.icache.demand_accesses::total     18707425                       # number of demand (read+write) accesses
system.cpu57.icache.overall_accesses::.cpu57.inst     18707425                       # number of overall (read+write) accesses
system.cpu57.icache.overall_accesses::total     18707425                       # number of overall (read+write) accesses
system.cpu57.icache.demand_miss_rate::.cpu57.inst     0.020472                       # miss rate for demand accesses
system.cpu57.icache.demand_miss_rate::total     0.020472                       # miss rate for demand accesses
system.cpu57.icache.overall_miss_rate::.cpu57.inst     0.020472                       # miss rate for overall accesses
system.cpu57.icache.overall_miss_rate::total     0.020472                       # miss rate for overall accesses
system.cpu57.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu57.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu57.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu57.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu57.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu57.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu57.icache.writebacks::.writebacks       382447                       # number of writebacks
system.cpu57.icache.writebacks::total          382447                       # number of writebacks
system.cpu57.icache.replacements               382447                       # number of replacements
system.cpu57.icache.ReadReq_hits::.cpu57.inst     18324454                       # number of ReadReq hits
system.cpu57.icache.ReadReq_hits::total      18324454                       # number of ReadReq hits
system.cpu57.icache.ReadReq_misses::.cpu57.inst       382971                       # number of ReadReq misses
system.cpu57.icache.ReadReq_misses::total       382971                       # number of ReadReq misses
system.cpu57.icache.ReadReq_accesses::.cpu57.inst     18707425                       # number of ReadReq accesses(hits+misses)
system.cpu57.icache.ReadReq_accesses::total     18707425                       # number of ReadReq accesses(hits+misses)
system.cpu57.icache.ReadReq_miss_rate::.cpu57.inst     0.020472                       # miss rate for ReadReq accesses
system.cpu57.icache.ReadReq_miss_rate::total     0.020472                       # miss rate for ReadReq accesses
system.cpu57.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu57.icache.tags.tagsinuse         204.422017                       # Cycle average of tags in use
system.cpu57.icache.tags.total_refs          18707425                       # Total number of references to valid blocks.
system.cpu57.icache.tags.sampled_refs          382971                       # Sample count of references to valid blocks.
system.cpu57.icache.tags.avg_refs           48.848150                       # Average number of references to valid blocks.
system.cpu57.icache.tags.warmup_cycle    4229368700208                       # Cycle when the warmup percentage was hit.
system.cpu57.icache.tags.occ_blocks::.cpu57.inst   204.422017                       # Average occupied blocks per requestor
system.cpu57.icache.tags.occ_percent::.cpu57.inst     0.399262                       # Average percentage of cache occupancy
system.cpu57.icache.tags.occ_percent::total     0.399262                       # Average percentage of cache occupancy
system.cpu57.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu57.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu57.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu57.icache.tags.tag_accesses        37797821                       # Number of tag accesses
system.cpu57.icache.tags.data_accesses       37797821                       # Number of data accesses
system.cpu57.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu57.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu57.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu57.dcache.demand_hits::.cpu57.data      6844718                       # number of demand (read+write) hits
system.cpu57.dcache.demand_hits::total        6844718                       # number of demand (read+write) hits
system.cpu57.dcache.overall_hits::.cpu57.data      6891324                       # number of overall hits
system.cpu57.dcache.overall_hits::total       6891324                       # number of overall hits
system.cpu57.dcache.demand_misses::.cpu57.data       179764                       # number of demand (read+write) misses
system.cpu57.dcache.demand_misses::total       179764                       # number of demand (read+write) misses
system.cpu57.dcache.overall_misses::.cpu57.data       193200                       # number of overall misses
system.cpu57.dcache.overall_misses::total       193200                       # number of overall misses
system.cpu57.dcache.demand_accesses::.cpu57.data      7024482                       # number of demand (read+write) accesses
system.cpu57.dcache.demand_accesses::total      7024482                       # number of demand (read+write) accesses
system.cpu57.dcache.overall_accesses::.cpu57.data      7084524                       # number of overall (read+write) accesses
system.cpu57.dcache.overall_accesses::total      7084524                       # number of overall (read+write) accesses
system.cpu57.dcache.demand_miss_rate::.cpu57.data     0.025591                       # miss rate for demand accesses
system.cpu57.dcache.demand_miss_rate::total     0.025591                       # miss rate for demand accesses
system.cpu57.dcache.overall_miss_rate::.cpu57.data     0.027271                       # miss rate for overall accesses
system.cpu57.dcache.overall_miss_rate::total     0.027271                       # miss rate for overall accesses
system.cpu57.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu57.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu57.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu57.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu57.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu57.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu57.dcache.writebacks::.writebacks        70282                       # number of writebacks
system.cpu57.dcache.writebacks::total           70282                       # number of writebacks
system.cpu57.dcache.replacements               159480                       # number of replacements
system.cpu57.dcache.ReadReq_hits::.cpu57.data      3945997                       # number of ReadReq hits
system.cpu57.dcache.ReadReq_hits::total       3945997                       # number of ReadReq hits
system.cpu57.dcache.ReadReq_misses::.cpu57.data       125630                       # number of ReadReq misses
system.cpu57.dcache.ReadReq_misses::total       125630                       # number of ReadReq misses
system.cpu57.dcache.ReadReq_accesses::.cpu57.data      4071627                       # number of ReadReq accesses(hits+misses)
system.cpu57.dcache.ReadReq_accesses::total      4071627                       # number of ReadReq accesses(hits+misses)
system.cpu57.dcache.ReadReq_miss_rate::.cpu57.data     0.030855                       # miss rate for ReadReq accesses
system.cpu57.dcache.ReadReq_miss_rate::total     0.030855                       # miss rate for ReadReq accesses
system.cpu57.dcache.WriteReq_hits::.cpu57.data      2894449                       # number of WriteReq hits
system.cpu57.dcache.WriteReq_hits::total      2894449                       # number of WriteReq hits
system.cpu57.dcache.WriteReq_misses::.cpu57.data        34617                       # number of WriteReq misses
system.cpu57.dcache.WriteReq_misses::total        34617                       # number of WriteReq misses
system.cpu57.dcache.WriteReq_accesses::.cpu57.data      2929066                       # number of WriteReq accesses(hits+misses)
system.cpu57.dcache.WriteReq_accesses::total      2929066                       # number of WriteReq accesses(hits+misses)
system.cpu57.dcache.WriteReq_miss_rate::.cpu57.data     0.011818                       # miss rate for WriteReq accesses
system.cpu57.dcache.WriteReq_miss_rate::total     0.011818                       # miss rate for WriteReq accesses
system.cpu57.dcache.SoftPFReq_hits::.cpu57.data         1060                       # number of SoftPFReq hits
system.cpu57.dcache.SoftPFReq_hits::total         1060                       # number of SoftPFReq hits
system.cpu57.dcache.SoftPFReq_misses::.cpu57.data         1534                       # number of SoftPFReq misses
system.cpu57.dcache.SoftPFReq_misses::total         1534                       # number of SoftPFReq misses
system.cpu57.dcache.SoftPFReq_accesses::.cpu57.data         2594                       # number of SoftPFReq accesses(hits+misses)
system.cpu57.dcache.SoftPFReq_accesses::total         2594                       # number of SoftPFReq accesses(hits+misses)
system.cpu57.dcache.SoftPFReq_miss_rate::.cpu57.data     0.591365                       # miss rate for SoftPFReq accesses
system.cpu57.dcache.SoftPFReq_miss_rate::total     0.591365                       # miss rate for SoftPFReq accesses
system.cpu57.dcache.SoftPFExReq_hits::.cpu57.data        45546                       # number of SoftPFExReq hits
system.cpu57.dcache.SoftPFExReq_hits::total        45546                       # number of SoftPFExReq hits
system.cpu57.dcache.SoftPFExReq_misses::.cpu57.data        11902                       # number of SoftPFExReq misses
system.cpu57.dcache.SoftPFExReq_misses::total        11902                       # number of SoftPFExReq misses
system.cpu57.dcache.SoftPFExReq_accesses::.cpu57.data        57448                       # number of SoftPFExReq accesses(hits+misses)
system.cpu57.dcache.SoftPFExReq_accesses::total        57448                       # number of SoftPFExReq accesses(hits+misses)
system.cpu57.dcache.SoftPFExReq_miss_rate::.cpu57.data     0.207179                       # miss rate for SoftPFExReq accesses
system.cpu57.dcache.SoftPFExReq_miss_rate::total     0.207179                       # miss rate for SoftPFExReq accesses
system.cpu57.dcache.WriteLineReq_hits::.cpu57.data         4272                       # number of WriteLineReq hits
system.cpu57.dcache.WriteLineReq_hits::total         4272                       # number of WriteLineReq hits
system.cpu57.dcache.WriteLineReq_misses::.cpu57.data        19517                       # number of WriteLineReq misses
system.cpu57.dcache.WriteLineReq_misses::total        19517                       # number of WriteLineReq misses
system.cpu57.dcache.WriteLineReq_accesses::.cpu57.data        23789                       # number of WriteLineReq accesses(hits+misses)
system.cpu57.dcache.WriteLineReq_accesses::total        23789                       # number of WriteLineReq accesses(hits+misses)
system.cpu57.dcache.WriteLineReq_miss_rate::.cpu57.data     0.820421                       # miss rate for WriteLineReq accesses
system.cpu57.dcache.WriteLineReq_miss_rate::total     0.820421                       # miss rate for WriteLineReq accesses
system.cpu57.dcache.LoadLockedReq_hits::.cpu57.data        81981                       # number of LoadLockedReq hits
system.cpu57.dcache.LoadLockedReq_hits::total        81981                       # number of LoadLockedReq hits
system.cpu57.dcache.LoadLockedReq_misses::.cpu57.data         2075                       # number of LoadLockedReq misses
system.cpu57.dcache.LoadLockedReq_misses::total         2075                       # number of LoadLockedReq misses
system.cpu57.dcache.LoadLockedReq_accesses::.cpu57.data        84056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu57.dcache.LoadLockedReq_accesses::total        84056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu57.dcache.LoadLockedReq_miss_rate::.cpu57.data     0.024686                       # miss rate for LoadLockedReq accesses
system.cpu57.dcache.LoadLockedReq_miss_rate::total     0.024686                       # miss rate for LoadLockedReq accesses
system.cpu57.dcache.StoreCondReq_hits::.cpu57.data        81915                       # number of StoreCondReq hits
system.cpu57.dcache.StoreCondReq_hits::total        81915                       # number of StoreCondReq hits
system.cpu57.dcache.StoreCondReq_misses::.cpu57.data          467                       # number of StoreCondReq misses
system.cpu57.dcache.StoreCondReq_misses::total          467                       # number of StoreCondReq misses
system.cpu57.dcache.StoreCondReq_accesses::.cpu57.data        82382                       # number of StoreCondReq accesses(hits+misses)
system.cpu57.dcache.StoreCondReq_accesses::total        82382                       # number of StoreCondReq accesses(hits+misses)
system.cpu57.dcache.StoreCondReq_miss_rate::.cpu57.data     0.005669                       # miss rate for StoreCondReq accesses
system.cpu57.dcache.StoreCondReq_miss_rate::total     0.005669                       # miss rate for StoreCondReq accesses
system.cpu57.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu57.dcache.tags.tagsinuse         322.340735                       # Cycle average of tags in use
system.cpu57.dcache.tags.total_refs           7263432                       # Total number of references to valid blocks.
system.cpu57.dcache.tags.sampled_refs          181700                       # Sample count of references to valid blocks.
system.cpu57.dcache.tags.avg_refs           39.974860                       # Average number of references to valid blocks.
system.cpu57.dcache.tags.warmup_cycle    4229368727988                       # Cycle when the warmup percentage was hit.
system.cpu57.dcache.tags.occ_blocks::.cpu57.data   322.340735                       # Average occupied blocks per requestor
system.cpu57.dcache.tags.occ_percent::.cpu57.data     0.314786                       # Average percentage of cache occupancy
system.cpu57.dcache.tags.occ_percent::total     0.314786                       # Average percentage of cache occupancy
system.cpu57.dcache.tags.occ_task_id_blocks::1024          947                       # Occupied blocks per task id
system.cpu57.dcache.tags.age_task_id_blocks_1024::4          947                       # Occupied blocks per task id
system.cpu57.dcache.tags.occ_task_id_percent::1024     0.924805                       # Percentage of cache occupancy per task id
system.cpu57.dcache.tags.tag_accesses        14708588                       # Number of tag accesses
system.cpu57.dcache.tags.data_accesses       14708588                       # Number of data accesses
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            8278478                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          42431259                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            159675                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           159675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16294641                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24211075                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean          946937                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6524470                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          857209                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         14687                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         871896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11239045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11239045                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24245199                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9907582                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq      1070088                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedResp      1070088                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq        11776                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp        11776                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      3277149                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      3277149                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side      5499173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     37273144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.itb.walker.dma::system.l2.cpu_side       637904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dtb.walker.dma::system.l2.cpu_side       137222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side       496995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       233004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.itb.walker.dma::system.l2.cpu_side        90384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dtb.walker.dma::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side      1100045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       995046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.itb.walker.dma::system.l2.cpu_side       170024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dtb.walker.dma::system.l2.cpu_side         9330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side       247681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       143422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.itb.walker.dma::system.l2.cpu_side        26730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dtb.walker.dma::system.l2.cpu_side         4348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side       875209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       855788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.itb.walker.dma::system.l2.cpu_side       136424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dtb.walker.dma::system.l2.cpu_side         6666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side       558348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       311788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.itb.walker.dma::system.l2.cpu_side       100022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dtb.walker.dma::system.l2.cpu_side         7824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side       569869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       503806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.itb.walker.dma::system.l2.cpu_side        97790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dtb.walker.dma::system.l2.cpu_side         4478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side       536442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       452010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.itb.walker.dma::system.l2.cpu_side        64318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dtb.walker.dma::system.l2.cpu_side        10618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side      9587567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side      4139744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.itb.walker.dma::system.l2.cpu_side      1867022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dtb.walker.dma::system.l2.cpu_side       844858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side      1132033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       862276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.itb.walker.dma::system.l2.cpu_side       191652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dtb.walker.dma::system.l2.cpu_side        45050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side      1351641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       871707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.itb.walker.dma::system.l2.cpu_side       177806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dtb.walker.dma::system.l2.cpu_side        48918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side       657995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       543758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.itb.walker.dma::system.l2.cpu_side        98454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dtb.walker.dma::system.l2.cpu_side        25924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side      1080253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       900157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.itb.walker.dma::system.l2.cpu_side       177044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dtb.walker.dma::system.l2.cpu_side        57154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side      1310236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       952211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.itb.walker.dma::system.l2.cpu_side       219922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dtb.walker.dma::system.l2.cpu_side        50968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side      4080071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side      2057378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.itb.walker.dma::system.l2.cpu_side       906328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dtb.walker.dma::system.l2.cpu_side       296884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side      1025911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       936365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.itb.walker.dma::system.l2.cpu_side       165114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dtb.walker.dma::system.l2.cpu_side        53294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side      1946823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       758730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.itb.walker.dma::system.l2.cpu_side       293830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dtb.walker.dma::system.l2.cpu_side       103838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side      1482249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side      1189514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.itb.walker.dma::system.l2.cpu_side       214432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dtb.walker.dma::system.l2.cpu_side        49544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side      1356058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side      1009478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.itb.walker.dma::system.l2.cpu_side       222288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dtb.walker.dma::system.l2.cpu_side        60102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side      2893257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side      1200386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.itb.walker.dma::system.l2.cpu_side       496902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dtb.walker.dma::system.l2.cpu_side        81336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side       947097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side       654564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.itb.walker.dma::system.l2.cpu_side       155496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dtb.walker.dma::system.l2.cpu_side        40596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.icache.mem_side::system.l2.cpu_side       624862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dcache.mem_side::system.l2.cpu_side       583790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.itb.walker.dma::system.l2.cpu_side        94940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dtb.walker.dma::system.l2.cpu_side        29758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.icache.mem_side::system.l2.cpu_side       600003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dcache.mem_side::system.l2.cpu_side       526281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.itb.walker.dma::system.l2.cpu_side        92840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dtb.walker.dma::system.l2.cpu_side        26922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.icache.mem_side::system.l2.cpu_side      5107236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dcache.mem_side::system.l2.cpu_side      1262765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.itb.walker.dma::system.l2.cpu_side      1033168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dtb.walker.dma::system.l2.cpu_side       229716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.icache.mem_side::system.l2.cpu_side       768805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dcache.mem_side::system.l2.cpu_side       625556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.itb.walker.dma::system.l2.cpu_side       118550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dtb.walker.dma::system.l2.cpu_side        30034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.icache.mem_side::system.l2.cpu_side      1531695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dcache.mem_side::system.l2.cpu_side       819650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.itb.walker.dma::system.l2.cpu_side       273850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dtb.walker.dma::system.l2.cpu_side        83638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.icache.mem_side::system.l2.cpu_side       548564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dcache.mem_side::system.l2.cpu_side       472483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.itb.walker.dma::system.l2.cpu_side        77258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dtb.walker.dma::system.l2.cpu_side        21096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.icache.mem_side::system.l2.cpu_side       692431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dcache.mem_side::system.l2.cpu_side       386591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.itb.walker.dma::system.l2.cpu_side       115994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dtb.walker.dma::system.l2.cpu_side        34290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.icache.mem_side::system.l2.cpu_side       837726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dcache.mem_side::system.l2.cpu_side       863412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.itb.walker.dma::system.l2.cpu_side       142460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dtb.walker.dma::system.l2.cpu_side        21574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.icache.mem_side::system.l2.cpu_side       376269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dcache.mem_side::system.l2.cpu_side       252433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.itb.walker.dma::system.l2.cpu_side        56014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dtb.walker.dma::system.l2.cpu_side        11286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.icache.mem_side::system.l2.cpu_side       529651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dcache.mem_side::system.l2.cpu_side       333492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.itb.walker.dma::system.l2.cpu_side        75022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dtb.walker.dma::system.l2.cpu_side        17118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.icache.mem_side::system.l2.cpu_side       338346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dcache.mem_side::system.l2.cpu_side       228770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.itb.walker.dma::system.l2.cpu_side        53048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dtb.walker.dma::system.l2.cpu_side         9002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.icache.mem_side::system.l2.cpu_side      1877957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.dcache.mem_side::system.l2.cpu_side       770597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.itb.walker.dma::system.l2.cpu_side       374198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.dtb.walker.dma::system.l2.cpu_side        89662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.icache.mem_side::system.l2.cpu_side      1698185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.dcache.mem_side::system.l2.cpu_side       604250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.itb.walker.dma::system.l2.cpu_side       349512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.dtb.walker.dma::system.l2.cpu_side        40350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.icache.mem_side::system.l2.cpu_side      1619541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.dcache.mem_side::system.l2.cpu_side       815417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.itb.walker.dma::system.l2.cpu_side       292202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.dtb.walker.dma::system.l2.cpu_side        82766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.icache.mem_side::system.l2.cpu_side       842969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.dcache.mem_side::system.l2.cpu_side       767518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.itb.walker.dma::system.l2.cpu_side       133426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.dtb.walker.dma::system.l2.cpu_side        40394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.icache.mem_side::system.l2.cpu_side       495799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.dcache.mem_side::system.l2.cpu_side       437735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.itb.walker.dma::system.l2.cpu_side        74584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.dtb.walker.dma::system.l2.cpu_side        21634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.icache.mem_side::system.l2.cpu_side       618463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.dcache.mem_side::system.l2.cpu_side       515785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.itb.walker.dma::system.l2.cpu_side        55370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.dtb.walker.dma::system.l2.cpu_side         1148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.icache.mem_side::system.l2.cpu_side       741251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.dcache.mem_side::system.l2.cpu_side       746340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.itb.walker.dma::system.l2.cpu_side       114606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.dtb.walker.dma::system.l2.cpu_side        40076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.icache.mem_side::system.l2.cpu_side       631646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.dcache.mem_side::system.l2.cpu_side       341520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.itb.walker.dma::system.l2.cpu_side       116798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.dtb.walker.dma::system.l2.cpu_side        16972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.icache.mem_side::system.l2.cpu_side       434211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.dcache.mem_side::system.l2.cpu_side       318623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.itb.walker.dma::system.l2.cpu_side        53752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.dtb.walker.dma::system.l2.cpu_side        15996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.icache.mem_side::system.l2.cpu_side       379064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.dcache.mem_side::system.l2.cpu_side       321803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.itb.walker.dma::system.l2.cpu_side        53084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.dtb.walker.dma::system.l2.cpu_side        15286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.icache.mem_side::system.l2.cpu_side      1398772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.dcache.mem_side::system.l2.cpu_side       690164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.itb.walker.dma::system.l2.cpu_side       257806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.dtb.walker.dma::system.l2.cpu_side        76528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.icache.mem_side::system.l2.cpu_side       605061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.dcache.mem_side::system.l2.cpu_side       426938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.itb.walker.dma::system.l2.cpu_side        95914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.dtb.walker.dma::system.l2.cpu_side        17604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.icache.mem_side::system.l2.cpu_side       312998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.dcache.mem_side::system.l2.cpu_side       247036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.itb.walker.dma::system.l2.cpu_side        44252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.dtb.walker.dma::system.l2.cpu_side        13542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.icache.mem_side::system.l2.cpu_side       251065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.dcache.mem_side::system.l2.cpu_side       208701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.itb.walker.dma::system.l2.cpu_side        33038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.dtb.walker.dma::system.l2.cpu_side        10464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.icache.mem_side::system.l2.cpu_side      1367007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.dcache.mem_side::system.l2.cpu_side       546882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.itb.walker.dma::system.l2.cpu_side       218982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.dtb.walker.dma::system.l2.cpu_side        75550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.icache.mem_side::system.l2.cpu_side       418475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.dcache.mem_side::system.l2.cpu_side       385363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.itb.walker.dma::system.l2.cpu_side        63536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.dtb.walker.dma::system.l2.cpu_side        18040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.icache.mem_side::system.l2.cpu_side       448114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.dcache.mem_side::system.l2.cpu_side       416679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.itb.walker.dma::system.l2.cpu_side        68180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.dtb.walker.dma::system.l2.cpu_side        19714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.icache.mem_side::system.l2.cpu_side       585696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.dcache.mem_side::system.l2.cpu_side       471629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.itb.walker.dma::system.l2.cpu_side        89360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.dtb.walker.dma::system.l2.cpu_side        28552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.icache.mem_side::system.l2.cpu_side       664535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.dcache.mem_side::system.l2.cpu_side       385149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.itb.walker.dma::system.l2.cpu_side       117060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.dtb.walker.dma::system.l2.cpu_side        18798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.icache.mem_side::system.l2.cpu_side       611356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.dcache.mem_side::system.l2.cpu_side       542150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.itb.walker.dma::system.l2.cpu_side        94870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.dtb.walker.dma::system.l2.cpu_side        29494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.icache.mem_side::system.l2.cpu_side       451227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.dcache.mem_side::system.l2.cpu_side       372349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.itb.walker.dma::system.l2.cpu_side        63662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.dtb.walker.dma::system.l2.cpu_side        19964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.icache.mem_side::system.l2.cpu_side       275774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.dcache.mem_side::system.l2.cpu_side       241193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.itb.walker.dma::system.l2.cpu_side        38456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.dtb.walker.dma::system.l2.cpu_side        12396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.icache.mem_side::system.l2.cpu_side       239893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.dcache.mem_side::system.l2.cpu_side       192089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.itb.walker.dma::system.l2.cpu_side        32860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.dtb.walker.dma::system.l2.cpu_side         8716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.icache.mem_side::system.l2.cpu_side       472872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.dcache.mem_side::system.l2.cpu_side       395893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.itb.walker.dma::system.l2.cpu_side        67250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.dtb.walker.dma::system.l2.cpu_side        21316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.icache.mem_side::system.l2.cpu_side       723434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.dcache.mem_side::system.l2.cpu_side       494358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.itb.walker.dma::system.l2.cpu_side       127722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.dtb.walker.dma::system.l2.cpu_side        27764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.icache.mem_side::system.l2.cpu_side      1150993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.dcache.mem_side::system.l2.cpu_side       593866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.itb.walker.dma::system.l2.cpu_side       212572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.dtb.walker.dma::system.l2.cpu_side        65668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.icache.mem_side::system.l2.cpu_side       242763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.dcache.mem_side::system.l2.cpu_side       196470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.itb.walker.dma::system.l2.cpu_side        37640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.dtb.walker.dma::system.l2.cpu_side         8774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.icache.mem_side::system.l2.cpu_side       364301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.dcache.mem_side::system.l2.cpu_side       293789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.itb.walker.dma::system.l2.cpu_side        56310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.dtb.walker.dma::system.l2.cpu_side        16674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.icache.mem_side::system.l2.cpu_side       826651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.dcache.mem_side::system.l2.cpu_side       407818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.itb.walker.dma::system.l2.cpu_side       153802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.dtb.walker.dma::system.l2.cpu_side        47774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.icache.mem_side::system.l2.cpu_side       227353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.dcache.mem_side::system.l2.cpu_side       176296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.itb.walker.dma::system.l2.cpu_side        34958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.dtb.walker.dma::system.l2.cpu_side         6440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.icache.mem_side::system.l2.cpu_side       307809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.dcache.mem_side::system.l2.cpu_side       246762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.itb.walker.dma::system.l2.cpu_side        45662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.dtb.walker.dma::system.l2.cpu_side        11708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.icache.mem_side::system.l2.cpu_side       841576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.dcache.mem_side::system.l2.cpu_side       335967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.itb.walker.dma::system.l2.cpu_side       122926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.dtb.walker.dma::system.l2.cpu_side        45432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.icache.mem_side::system.l2.cpu_side       205017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.dcache.mem_side::system.l2.cpu_side       170920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.itb.walker.dma::system.l2.cpu_side        29300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.dtb.walker.dma::system.l2.cpu_side         6940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166098899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side    227070912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side   1389279303                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.itb.walker.dma::system.l2.cpu_side      2551616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dtb.walker.dma::system.l2.cpu_side       548888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side     21133592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6021073                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.itb.walker.dma::system.l2.cpu_side       361536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dtb.walker.dma::system.l2.cpu_side        27120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     46862912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     24813101                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.itb.walker.dma::system.l2.cpu_side       680096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dtb.walker.dma::system.l2.cpu_side        37320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side     10494568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      3663357                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.itb.walker.dma::system.l2.cpu_side       106920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dtb.walker.dma::system.l2.cpu_side        17392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side     37268304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     21392065                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.itb.walker.dma::system.l2.cpu_side       545696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dtb.walker.dma::system.l2.cpu_side        26664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side     23748088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      8369116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.itb.walker.dma::system.l2.cpu_side       400088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dtb.walker.dma::system.l2.cpu_side        31296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side     24238816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     12960252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.itb.walker.dma::system.l2.cpu_side       391160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dtb.walker.dma::system.l2.cpu_side        17912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side     22811784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     11719613                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.itb.walker.dma::system.l2.cpu_side       257272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dtb.walker.dma::system.l2.cpu_side        42472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side    408992304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side    122414689                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.itb.walker.dma::system.l2.cpu_side      7468088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dtb.walker.dma::system.l2.cpu_side      3379432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side     48222040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     22802703                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.itb.walker.dma::system.l2.cpu_side       766608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dtb.walker.dma::system.l2.cpu_side       180200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side     57591168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     23450140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.itb.walker.dma::system.l2.cpu_side       711224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dtb.walker.dma::system.l2.cpu_side       195672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side     27994792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     14059711                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.itb.walker.dma::system.l2.cpu_side       393816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dtb.walker.dma::system.l2.cpu_side       103696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side     46010320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     24010389                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.itb.walker.dma::system.l2.cpu_side       708176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dtb.walker.dma::system.l2.cpu_side       228616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side     55822136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     24867256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.itb.walker.dma::system.l2.cpu_side       879688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dtb.walker.dma::system.l2.cpu_side       203872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side    174000928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     56856116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.itb.walker.dma::system.l2.cpu_side      3625312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dtb.walker.dma::system.l2.cpu_side      1187536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side     43689288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     24523648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.itb.walker.dma::system.l2.cpu_side       660456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dtb.walker.dma::system.l2.cpu_side       213176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side     82980720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side     20494959                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.itb.walker.dma::system.l2.cpu_side      1175320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dtb.walker.dma::system.l2.cpu_side       415352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side     63158104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side     30869920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.itb.walker.dma::system.l2.cpu_side       857728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dtb.walker.dma::system.l2.cpu_side       198176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side     57773120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side     27069819                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.itb.walker.dma::system.l2.cpu_side       889152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dtb.walker.dma::system.l2.cpu_side       240408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side    123359464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side     33526002                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.itb.walker.dma::system.l2.cpu_side      1987608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dtb.walker.dma::system.l2.cpu_side       325344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side     40322512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side     16994320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.itb.walker.dma::system.l2.cpu_side       621984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dtb.walker.dma::system.l2.cpu_side       162384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.icache.mem_side::system.l2.cpu_side     26572984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dcache.mem_side::system.l2.cpu_side     15241905                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.itb.walker.dma::system.l2.cpu_side       379760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dtb.walker.dma::system.l2.cpu_side       119032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.icache.mem_side::system.l2.cpu_side     25511520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dcache.mem_side::system.l2.cpu_side     13784094                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.itb.walker.dma::system.l2.cpu_side       371360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dtb.walker.dma::system.l2.cpu_side       107688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.icache.mem_side::system.l2.cpu_side    217819336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dcache.mem_side::system.l2.cpu_side     36394696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.itb.walker.dma::system.l2.cpu_side      4132672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dtb.walker.dma::system.l2.cpu_side       918864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.icache.mem_side::system.l2.cpu_side     32712112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dcache.mem_side::system.l2.cpu_side     16078552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.itb.walker.dma::system.l2.cpu_side       474200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dtb.walker.dma::system.l2.cpu_side       120136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.icache.mem_side::system.l2.cpu_side     65261272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dcache.mem_side::system.l2.cpu_side     21833725                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.itb.walker.dma::system.l2.cpu_side      1095400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dtb.walker.dma::system.l2.cpu_side       334552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.icache.mem_side::system.l2.cpu_side     23313536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dcache.mem_side::system.l2.cpu_side     12046256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.itb.walker.dma::system.l2.cpu_side       309032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dtb.walker.dma::system.l2.cpu_side        84384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.icache.mem_side::system.l2.cpu_side     29451048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dcache.mem_side::system.l2.cpu_side     10152250                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.itb.walker.dma::system.l2.cpu_side       463976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dtb.walker.dma::system.l2.cpu_side       137160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.icache.mem_side::system.l2.cpu_side     35649488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dcache.mem_side::system.l2.cpu_side     21746297                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.itb.walker.dma::system.l2.cpu_side       569840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dtb.walker.dma::system.l2.cpu_side        86296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.icache.mem_side::system.l2.cpu_side     15959864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dcache.mem_side::system.l2.cpu_side      6580278                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.itb.walker.dma::system.l2.cpu_side       224056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dtb.walker.dma::system.l2.cpu_side        45144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.icache.mem_side::system.l2.cpu_side     22503328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dcache.mem_side::system.l2.cpu_side      8880310                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.itb.walker.dma::system.l2.cpu_side       300088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dtb.walker.dma::system.l2.cpu_side        68472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.icache.mem_side::system.l2.cpu_side     14340168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dcache.mem_side::system.l2.cpu_side      5991086                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.itb.walker.dma::system.l2.cpu_side       212192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dtb.walker.dma::system.l2.cpu_side        36008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.icache.mem_side::system.l2.cpu_side     80029424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.dcache.mem_side::system.l2.cpu_side     21245520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.itb.walker.dma::system.l2.cpu_side      1496792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.dtb.walker.dma::system.l2.cpu_side       358648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.icache.mem_side::system.l2.cpu_side     72358360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.dcache.mem_side::system.l2.cpu_side     17803387                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.itb.walker.dma::system.l2.cpu_side      1398048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.dtb.walker.dma::system.l2.cpu_side       161400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.icache.mem_side::system.l2.cpu_side     69002048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.dcache.mem_side::system.l2.cpu_side     21659521                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.itb.walker.dma::system.l2.cpu_side      1168808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.dtb.walker.dma::system.l2.cpu_side       331064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.icache.mem_side::system.l2.cpu_side     35867496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.dcache.mem_side::system.l2.cpu_side     20021280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.itb.walker.dma::system.l2.cpu_side       533704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.dtb.walker.dma::system.l2.cpu_side       161576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.icache.mem_side::system.l2.cpu_side     21054096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.dcache.mem_side::system.l2.cpu_side     11278496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.itb.walker.dma::system.l2.cpu_side       298336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.dtb.walker.dma::system.l2.cpu_side        86536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.icache.mem_side::system.l2.cpu_side     26286904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.dcache.mem_side::system.l2.cpu_side     14032684                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.itb.walker.dma::system.l2.cpu_side       221480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.dtb.walker.dma::system.l2.cpu_side         4592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.icache.mem_side::system.l2.cpu_side     31525088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.dcache.mem_side::system.l2.cpu_side     19150237                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.itb.walker.dma::system.l2.cpu_side       458424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.dtb.walker.dma::system.l2.cpu_side       160304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.icache.mem_side::system.l2.cpu_side     26847816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.dcache.mem_side::system.l2.cpu_side      9221060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.itb.walker.dma::system.l2.cpu_side       467192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.dtb.walker.dma::system.l2.cpu_side        67888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.icache.mem_side::system.l2.cpu_side     18423088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.dcache.mem_side::system.l2.cpu_side      8176025                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.itb.walker.dma::system.l2.cpu_side       215008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.dtb.walker.dma::system.l2.cpu_side        63984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.icache.mem_side::system.l2.cpu_side     16069336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.dcache.mem_side::system.l2.cpu_side      8232421                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.itb.walker.dma::system.l2.cpu_side       212336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.dtb.walker.dma::system.l2.cpu_side        61144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.icache.mem_side::system.l2.cpu_side     59576064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.dcache.mem_side::system.l2.cpu_side     18500034                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.itb.walker.dma::system.l2.cpu_side      1031224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.dtb.walker.dma::system.l2.cpu_side       306112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.icache.mem_side::system.l2.cpu_side     25710248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.dcache.mem_side::system.l2.cpu_side     10829120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.itb.walker.dma::system.l2.cpu_side       383656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.dtb.walker.dma::system.l2.cpu_side        70416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.icache.mem_side::system.l2.cpu_side     13248080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.dcache.mem_side::system.l2.cpu_side      6448274                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.itb.walker.dma::system.l2.cpu_side       177008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.dtb.walker.dma::system.l2.cpu_side        54168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.icache.mem_side::system.l2.cpu_side     10604792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.dcache.mem_side::system.l2.cpu_side      5397899                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.itb.walker.dma::system.l2.cpu_side       132152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.dtb.walker.dma::system.l2.cpu_side        41856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.icache.mem_side::system.l2.cpu_side     58217504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.dcache.mem_side::system.l2.cpu_side     14770302                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.itb.walker.dma::system.l2.cpu_side       875928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.dtb.walker.dma::system.l2.cpu_side       302200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.icache.mem_side::system.l2.cpu_side     17745992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.dcache.mem_side::system.l2.cpu_side      9680207                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.itb.walker.dma::system.l2.cpu_side       254144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.dtb.walker.dma::system.l2.cpu_side        72160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.icache.mem_side::system.l2.cpu_side     19009776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.dcache.mem_side::system.l2.cpu_side     10813510                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.itb.walker.dma::system.l2.cpu_side       272720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.dtb.walker.dma::system.l2.cpu_side        78856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.icache.mem_side::system.l2.cpu_side     24879128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.dcache.mem_side::system.l2.cpu_side     11175262                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.itb.walker.dma::system.l2.cpu_side       357440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.dtb.walker.dma::system.l2.cpu_side       114208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.icache.mem_side::system.l2.cpu_side     28242112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.dcache.mem_side::system.l2.cpu_side      9929013                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.itb.walker.dma::system.l2.cpu_side       468240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.dtb.walker.dma::system.l2.cpu_side        75192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.icache.mem_side::system.l2.cpu_side     25972328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.dcache.mem_side::system.l2.cpu_side     13882189                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.itb.walker.dma::system.l2.cpu_side       379480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.dtb.walker.dma::system.l2.cpu_side       117976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.icache.mem_side::system.l2.cpu_side     19139344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.dcache.mem_side::system.l2.cpu_side      9622682                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.itb.walker.dma::system.l2.cpu_side       254648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.dtb.walker.dma::system.l2.cpu_side        79856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.icache.mem_side::system.l2.cpu_side     11652536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.dcache.mem_side::system.l2.cpu_side      6243614                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.itb.walker.dma::system.l2.cpu_side       153824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.dtb.walker.dma::system.l2.cpu_side        49584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.icache.mem_side::system.l2.cpu_side     10120800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.dcache.mem_side::system.l2.cpu_side      4926764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.itb.walker.dma::system.l2.cpu_side       131440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.dtb.walker.dma::system.l2.cpu_side        34864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.icache.mem_side::system.l2.cpu_side     20060424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.dcache.mem_side::system.l2.cpu_side     10137541                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.itb.walker.dma::system.l2.cpu_side       269000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.dtb.walker.dma::system.l2.cpu_side        85264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.icache.mem_side::system.l2.cpu_side     30750256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.dcache.mem_side::system.l2.cpu_side     12762648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.itb.walker.dma::system.l2.cpu_side       510888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.dtb.walker.dma::system.l2.cpu_side       111056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.icache.mem_side::system.l2.cpu_side     48991960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.dcache.mem_side::system.l2.cpu_side     15771360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.itb.walker.dma::system.l2.cpu_side       850288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.dtb.walker.dma::system.l2.cpu_side       262672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.icache.mem_side::system.l2.cpu_side     10240000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.dcache.mem_side::system.l2.cpu_side      5063725                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.itb.walker.dma::system.l2.cpu_side       150560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.dtb.walker.dma::system.l2.cpu_side        35096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.icache.mem_side::system.l2.cpu_side     15424808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.dcache.mem_side::system.l2.cpu_side      7530642                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.itb.walker.dma::system.l2.cpu_side       225240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.dtb.walker.dma::system.l2.cpu_side        66696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.icache.mem_side::system.l2.cpu_side     35150928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.dcache.mem_side::system.l2.cpu_side     10786508                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.itb.walker.dma::system.l2.cpu_side       615208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.dtb.walker.dma::system.l2.cpu_side       191096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.icache.mem_side::system.l2.cpu_side      9580088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.dcache.mem_side::system.l2.cpu_side      4391736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.itb.walker.dma::system.l2.cpu_side       139832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.dtb.walker.dma::system.l2.cpu_side        25760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.icache.mem_side::system.l2.cpu_side     13012064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.dcache.mem_side::system.l2.cpu_side      6201420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.itb.walker.dma::system.l2.cpu_side       182648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.dtb.walker.dma::system.l2.cpu_side        46832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.icache.mem_side::system.l2.cpu_side     35785288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.dcache.mem_side::system.l2.cpu_side      9331921                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.itb.walker.dma::system.l2.cpu_side       491704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.dtb.walker.dma::system.l2.cpu_side       181728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.icache.mem_side::system.l2.cpu_side      8624624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.dcache.mem_side::system.l2.cpu_side      4363468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.itb.walker.dma::system.l2.cpu_side       117200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.dtb.walker.dma::system.l2.cpu_side        27760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5623306727                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15712451                       # Total snoops (count)
system.tol2bus.snoopTraffic                 840156800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         74771723                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            4.870941                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev          13.211595                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51226499     68.51%     68.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7448073      9.96%     78.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2071882      2.77%     81.24% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1241088      1.66%     82.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 861467      1.15%     84.05% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 645724      0.86%     84.92% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 503230      0.67%     85.59% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 426196      0.57%     86.16% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 431425      0.58%     86.74% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 359053      0.48%     87.22% # Request fanout histogram
system.tol2bus.snoop_fanout::10                304685      0.41%     87.63% # Request fanout histogram
system.tol2bus.snoop_fanout::11                298122      0.40%     88.02% # Request fanout histogram
system.tol2bus.snoop_fanout::12                287391      0.38%     88.41% # Request fanout histogram
system.tol2bus.snoop_fanout::13                344114      0.46%     88.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                360081      0.48%     89.35% # Request fanout histogram
system.tol2bus.snoop_fanout::15                393736      0.53%     89.88% # Request fanout histogram
system.tol2bus.snoop_fanout::16                411538      0.55%     90.43% # Request fanout histogram
system.tol2bus.snoop_fanout::17                306757      0.41%     90.84% # Request fanout histogram
system.tol2bus.snoop_fanout::18                227125      0.30%     91.14% # Request fanout histogram
system.tol2bus.snoop_fanout::19                219361      0.29%     91.44% # Request fanout histogram
system.tol2bus.snoop_fanout::20                209214      0.28%     91.71% # Request fanout histogram
system.tol2bus.snoop_fanout::21                196084      0.26%     91.98% # Request fanout histogram
system.tol2bus.snoop_fanout::22                188042      0.25%     92.23% # Request fanout histogram
system.tol2bus.snoop_fanout::23                168084      0.22%     92.45% # Request fanout histogram
system.tol2bus.snoop_fanout::24                175176      0.23%     92.69% # Request fanout histogram
system.tol2bus.snoop_fanout::25                135544      0.18%     92.87% # Request fanout histogram
system.tol2bus.snoop_fanout::26                114346      0.15%     93.02% # Request fanout histogram
system.tol2bus.snoop_fanout::27                105781      0.14%     93.16% # Request fanout histogram
system.tol2bus.snoop_fanout::28                116451      0.16%     93.32% # Request fanout histogram
system.tol2bus.snoop_fanout::29                102347      0.14%     93.46% # Request fanout histogram
system.tol2bus.snoop_fanout::30                 99850      0.13%     93.59% # Request fanout histogram
system.tol2bus.snoop_fanout::31                 92898      0.12%     93.71% # Request fanout histogram
system.tol2bus.snoop_fanout::32                 91086      0.12%     93.84% # Request fanout histogram
system.tol2bus.snoop_fanout::33                 91114      0.12%     93.96% # Request fanout histogram
system.tol2bus.snoop_fanout::34                 91990      0.12%     94.08% # Request fanout histogram
system.tol2bus.snoop_fanout::35                 94349      0.13%     94.21% # Request fanout histogram
system.tol2bus.snoop_fanout::36                 95999      0.13%     94.33% # Request fanout histogram
system.tol2bus.snoop_fanout::37                 95275      0.13%     94.46% # Request fanout histogram
system.tol2bus.snoop_fanout::38                 98042      0.13%     94.59% # Request fanout histogram
system.tol2bus.snoop_fanout::39                 97895      0.13%     94.72% # Request fanout histogram
system.tol2bus.snoop_fanout::40                 97668      0.13%     94.86% # Request fanout histogram
system.tol2bus.snoop_fanout::41                 98933      0.13%     94.99% # Request fanout histogram
system.tol2bus.snoop_fanout::42                105498      0.14%     95.13% # Request fanout histogram
system.tol2bus.snoop_fanout::43                103451      0.14%     95.27% # Request fanout histogram
system.tol2bus.snoop_fanout::44                102491      0.14%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::45                106017      0.14%     95.55% # Request fanout histogram
system.tol2bus.snoop_fanout::46                109097      0.15%     95.69% # Request fanout histogram
system.tol2bus.snoop_fanout::47                116504      0.16%     95.85% # Request fanout histogram
system.tol2bus.snoop_fanout::48                115688      0.15%     96.00% # Request fanout histogram
system.tol2bus.snoop_fanout::49                124117      0.17%     96.17% # Request fanout histogram
system.tol2bus.snoop_fanout::50                126952      0.17%     96.34% # Request fanout histogram
system.tol2bus.snoop_fanout::51                131915      0.18%     96.51% # Request fanout histogram
system.tol2bus.snoop_fanout::52                145269      0.19%     96.71% # Request fanout histogram
system.tol2bus.snoop_fanout::53                147847      0.20%     96.91% # Request fanout histogram
system.tol2bus.snoop_fanout::54                147723      0.20%     97.10% # Request fanout histogram
system.tol2bus.snoop_fanout::55                153016      0.20%     97.31% # Request fanout histogram
system.tol2bus.snoop_fanout::56                147281      0.20%     97.51% # Request fanout histogram
system.tol2bus.snoop_fanout::57                151063      0.20%     97.71% # Request fanout histogram
system.tol2bus.snoop_fanout::58                156949      0.21%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::59                170788      0.23%     98.15% # Request fanout histogram
system.tol2bus.snoop_fanout::60                208788      0.28%     98.43% # Request fanout histogram
system.tol2bus.snoop_fanout::61                214293      0.29%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::62                253060      0.34%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::63                316541      0.42%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::64                393104      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::65                   489      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::66                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::67                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::68                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::69                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::70                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::71                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::72                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::73                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::74                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::75                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::76                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::77                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::78                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::79                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::80                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::81                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::82                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::83                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::84                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::85                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::86                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::87                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::88                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::89                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::90                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::91                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::92                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::93                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::94                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::95                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::96                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::97                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::98                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::99                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::100                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::101                    2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::102                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::103                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::104                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::105                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::106                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::107                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::108                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::109                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::110                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::111                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::112                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::113                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::114                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::115                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::116                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::117                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::118                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::119                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::120                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::121                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::122                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::123                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::124                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::125                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::126                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::127                    2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::128                    3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::129                    0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::130                    0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value            128                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           74771723                       # Request fanout histogram
system.iocache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         258030                       # number of demand (read+write) misses
system.iocache.demand_misses::total            258030                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        258030                       # number of overall misses
system.iocache.overall_misses::total           258030                       # number of overall misses
system.iocache.demand_accesses::.pci_ide       258030                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          258030                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       258030                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         258030                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         255712                       # number of writebacks
system.iocache.writebacks::total               255712                       # number of writebacks
system.iocache.replacements                    258012                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide          2302                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             2302                       # number of ReadReq misses
system.iocache.ReadReq_accesses::.pci_ide         2302                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           2302                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_misses::.pci_ide       255728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       255728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_accesses::.pci_ide       255728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       255728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                4.136090                       # Cycle average of tags in use
system.iocache.tags.total_refs                 258030                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               258030                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         5244064624945                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide     4.136090                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.258506                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.258506                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              2322270                       # Number of tag accesses
system.iocache.tags.data_accesses             2322270                       # Number of data accesses
system.cpu38.numPwrStateTransitions              3299                       # Number of power state transitions
system.cpu38.pwrStateClkGateDist::samples         1632                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::mean   4259269139.437500                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::stdev  59945703118.429321                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::underflows            1      0.06%      0.06% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::1000-5e+10         1620     99.26%     99.33% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::5e+10-1e+11            5      0.31%     99.63% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::1e+11-1.5e+11            1      0.06%     99.69% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.75% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.82% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::3e+11-3.5e+11            2      0.12%     99.94% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::min_value          844                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::total          1632                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateResidencyTicks::ON  121166852706                       # Cumulative time (in ticks) in various power states
system.cpu38.pwrStateResidencyTicks::CLK_GATED 6951127235562                       # Cumulative time (in ticks) in various power states
system.cpu38.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu38.icache.demand_hits::.cpu38.inst     18372281                       # number of demand (read+write) hits
system.cpu38.icache.demand_hits::total       18372281                       # number of demand (read+write) hits
system.cpu38.icache.overall_hits::.cpu38.inst     18372281                       # number of overall hits
system.cpu38.icache.overall_hits::total      18372281                       # number of overall hits
system.cpu38.icache.demand_misses::.cpu38.inst       246517                       # number of demand (read+write) misses
system.cpu38.icache.demand_misses::total       246517                       # number of demand (read+write) misses
system.cpu38.icache.overall_misses::.cpu38.inst       246517                       # number of overall misses
system.cpu38.icache.overall_misses::total       246517                       # number of overall misses
system.cpu38.icache.demand_accesses::.cpu38.inst     18618798                       # number of demand (read+write) accesses
system.cpu38.icache.demand_accesses::total     18618798                       # number of demand (read+write) accesses
system.cpu38.icache.overall_accesses::.cpu38.inst     18618798                       # number of overall (read+write) accesses
system.cpu38.icache.overall_accesses::total     18618798                       # number of overall (read+write) accesses
system.cpu38.icache.demand_miss_rate::.cpu38.inst     0.013240                       # miss rate for demand accesses
system.cpu38.icache.demand_miss_rate::total     0.013240                       # miss rate for demand accesses
system.cpu38.icache.overall_miss_rate::.cpu38.inst     0.013240                       # miss rate for overall accesses
system.cpu38.icache.overall_miss_rate::total     0.013240                       # miss rate for overall accesses
system.cpu38.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu38.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu38.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu38.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu38.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu38.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu38.icache.writebacks::.writebacks       245993                       # number of writebacks
system.cpu38.icache.writebacks::total          245993                       # number of writebacks
system.cpu38.icache.replacements               245993                       # number of replacements
system.cpu38.icache.ReadReq_hits::.cpu38.inst     18372281                       # number of ReadReq hits
system.cpu38.icache.ReadReq_hits::total      18372281                       # number of ReadReq hits
system.cpu38.icache.ReadReq_misses::.cpu38.inst       246517                       # number of ReadReq misses
system.cpu38.icache.ReadReq_misses::total       246517                       # number of ReadReq misses
system.cpu38.icache.ReadReq_accesses::.cpu38.inst     18618798                       # number of ReadReq accesses(hits+misses)
system.cpu38.icache.ReadReq_accesses::total     18618798                       # number of ReadReq accesses(hits+misses)
system.cpu38.icache.ReadReq_miss_rate::.cpu38.inst     0.013240                       # miss rate for ReadReq accesses
system.cpu38.icache.ReadReq_miss_rate::total     0.013240                       # miss rate for ReadReq accesses
system.cpu38.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu38.icache.tags.tagsinuse         247.385020                       # Cycle average of tags in use
system.cpu38.icache.tags.total_refs          18618798                       # Total number of references to valid blocks.
system.cpu38.icache.tags.sampled_refs          246517                       # Sample count of references to valid blocks.
system.cpu38.icache.tags.avg_refs           75.527440                       # Average number of references to valid blocks.
system.cpu38.icache.tags.warmup_cycle    3616562829660                       # Cycle when the warmup percentage was hit.
system.cpu38.icache.tags.occ_blocks::.cpu38.inst   247.385020                       # Average occupied blocks per requestor
system.cpu38.icache.tags.occ_percent::.cpu38.inst     0.483174                       # Average percentage of cache occupancy
system.cpu38.icache.tags.occ_percent::total     0.483174                       # Average percentage of cache occupancy
system.cpu38.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu38.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu38.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu38.icache.tags.tag_accesses        37484113                       # Number of tag accesses
system.cpu38.icache.tags.data_accesses       37484113                       # Number of data accesses
system.cpu38.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu38.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu38.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu38.dcache.demand_hits::.cpu38.data      6651981                       # number of demand (read+write) hits
system.cpu38.dcache.demand_hits::total        6651981                       # number of demand (read+write) hits
system.cpu38.dcache.overall_hits::.cpu38.data      6722599                       # number of overall hits
system.cpu38.dcache.overall_hits::total       6722599                       # number of overall hits
system.cpu38.dcache.demand_misses::.cpu38.data       216570                       # number of demand (read+write) misses
system.cpu38.dcache.demand_misses::total       216570                       # number of demand (read+write) misses
system.cpu38.dcache.overall_misses::.cpu38.data       226811                       # number of overall misses
system.cpu38.dcache.overall_misses::total       226811                       # number of overall misses
system.cpu38.dcache.demand_accesses::.cpu38.data      6868551                       # number of demand (read+write) accesses
system.cpu38.dcache.demand_accesses::total      6868551                       # number of demand (read+write) accesses
system.cpu38.dcache.overall_accesses::.cpu38.data      6949410                       # number of overall (read+write) accesses
system.cpu38.dcache.overall_accesses::total      6949410                       # number of overall (read+write) accesses
system.cpu38.dcache.demand_miss_rate::.cpu38.data     0.031531                       # miss rate for demand accesses
system.cpu38.dcache.demand_miss_rate::total     0.031531                       # miss rate for demand accesses
system.cpu38.dcache.overall_miss_rate::.cpu38.data     0.032637                       # miss rate for overall accesses
system.cpu38.dcache.overall_miss_rate::total     0.032637                       # miss rate for overall accesses
system.cpu38.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu38.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu38.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu38.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu38.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu38.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu38.dcache.writebacks::.writebacks        79753                       # number of writebacks
system.cpu38.dcache.writebacks::total           79753                       # number of writebacks
system.cpu38.dcache.replacements               191286                       # number of replacements
system.cpu38.dcache.ReadReq_hits::.cpu38.data      4017424                       # number of ReadReq hits
system.cpu38.dcache.ReadReq_hits::total       4017424                       # number of ReadReq hits
system.cpu38.dcache.ReadReq_misses::.cpu38.data       147786                       # number of ReadReq misses
system.cpu38.dcache.ReadReq_misses::total       147786                       # number of ReadReq misses
system.cpu38.dcache.ReadReq_accesses::.cpu38.data      4165210                       # number of ReadReq accesses(hits+misses)
system.cpu38.dcache.ReadReq_accesses::total      4165210                       # number of ReadReq accesses(hits+misses)
system.cpu38.dcache.ReadReq_miss_rate::.cpu38.data     0.035481                       # miss rate for ReadReq accesses
system.cpu38.dcache.ReadReq_miss_rate::total     0.035481                       # miss rate for ReadReq accesses
system.cpu38.dcache.WriteReq_hits::.cpu38.data      2633137                       # number of WriteReq hits
system.cpu38.dcache.WriteReq_hits::total      2633137                       # number of WriteReq hits
system.cpu38.dcache.WriteReq_misses::.cpu38.data        46661                       # number of WriteReq misses
system.cpu38.dcache.WriteReq_misses::total        46661                       # number of WriteReq misses
system.cpu38.dcache.WriteReq_accesses::.cpu38.data      2679798                       # number of WriteReq accesses(hits+misses)
system.cpu38.dcache.WriteReq_accesses::total      2679798                       # number of WriteReq accesses(hits+misses)
system.cpu38.dcache.WriteReq_miss_rate::.cpu38.data     0.017412                       # miss rate for WriteReq accesses
system.cpu38.dcache.WriteReq_miss_rate::total     0.017412                       # miss rate for WriteReq accesses
system.cpu38.dcache.SoftPFReq_hits::.cpu38.data          562                       # number of SoftPFReq hits
system.cpu38.dcache.SoftPFReq_hits::total          562                       # number of SoftPFReq hits
system.cpu38.dcache.SoftPFReq_misses::.cpu38.data         1231                       # number of SoftPFReq misses
system.cpu38.dcache.SoftPFReq_misses::total         1231                       # number of SoftPFReq misses
system.cpu38.dcache.SoftPFReq_accesses::.cpu38.data         1793                       # number of SoftPFReq accesses(hits+misses)
system.cpu38.dcache.SoftPFReq_accesses::total         1793                       # number of SoftPFReq accesses(hits+misses)
system.cpu38.dcache.SoftPFReq_miss_rate::.cpu38.data     0.686559                       # miss rate for SoftPFReq accesses
system.cpu38.dcache.SoftPFReq_miss_rate::total     0.686559                       # miss rate for SoftPFReq accesses
system.cpu38.dcache.SoftPFExReq_hits::.cpu38.data        70056                       # number of SoftPFExReq hits
system.cpu38.dcache.SoftPFExReq_hits::total        70056                       # number of SoftPFExReq hits
system.cpu38.dcache.SoftPFExReq_misses::.cpu38.data         9010                       # number of SoftPFExReq misses
system.cpu38.dcache.SoftPFExReq_misses::total         9010                       # number of SoftPFExReq misses
system.cpu38.dcache.SoftPFExReq_accesses::.cpu38.data        79066                       # number of SoftPFExReq accesses(hits+misses)
system.cpu38.dcache.SoftPFExReq_accesses::total        79066                       # number of SoftPFExReq accesses(hits+misses)
system.cpu38.dcache.SoftPFExReq_miss_rate::.cpu38.data     0.113955                       # miss rate for SoftPFExReq accesses
system.cpu38.dcache.SoftPFExReq_miss_rate::total     0.113955                       # miss rate for SoftPFExReq accesses
system.cpu38.dcache.WriteLineReq_hits::.cpu38.data         1420                       # number of WriteLineReq hits
system.cpu38.dcache.WriteLineReq_hits::total         1420                       # number of WriteLineReq hits
system.cpu38.dcache.WriteLineReq_misses::.cpu38.data        22123                       # number of WriteLineReq misses
system.cpu38.dcache.WriteLineReq_misses::total        22123                       # number of WriteLineReq misses
system.cpu38.dcache.WriteLineReq_accesses::.cpu38.data        23543                       # number of WriteLineReq accesses(hits+misses)
system.cpu38.dcache.WriteLineReq_accesses::total        23543                       # number of WriteLineReq accesses(hits+misses)
system.cpu38.dcache.WriteLineReq_miss_rate::.cpu38.data     0.939685                       # miss rate for WriteLineReq accesses
system.cpu38.dcache.WriteLineReq_miss_rate::total     0.939685                       # miss rate for WriteLineReq accesses
system.cpu38.dcache.LoadLockedReq_hits::.cpu38.data        85519                       # number of LoadLockedReq hits
system.cpu38.dcache.LoadLockedReq_hits::total        85519                       # number of LoadLockedReq hits
system.cpu38.dcache.LoadLockedReq_misses::.cpu38.data         1458                       # number of LoadLockedReq misses
system.cpu38.dcache.LoadLockedReq_misses::total         1458                       # number of LoadLockedReq misses
system.cpu38.dcache.LoadLockedReq_accesses::.cpu38.data        86977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu38.dcache.LoadLockedReq_accesses::total        86977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu38.dcache.LoadLockedReq_miss_rate::.cpu38.data     0.016763                       # miss rate for LoadLockedReq accesses
system.cpu38.dcache.LoadLockedReq_miss_rate::total     0.016763                       # miss rate for LoadLockedReq accesses
system.cpu38.dcache.StoreCondReq_hits::.cpu38.data        85319                       # number of StoreCondReq hits
system.cpu38.dcache.StoreCondReq_hits::total        85319                       # number of StoreCondReq hits
system.cpu38.dcache.StoreCondReq_misses::.cpu38.data          199                       # number of StoreCondReq misses
system.cpu38.dcache.StoreCondReq_misses::total          199                       # number of StoreCondReq misses
system.cpu38.dcache.StoreCondReq_accesses::.cpu38.data        85518                       # number of StoreCondReq accesses(hits+misses)
system.cpu38.dcache.StoreCondReq_accesses::total        85518                       # number of StoreCondReq accesses(hits+misses)
system.cpu38.dcache.StoreCondReq_miss_rate::.cpu38.data     0.002327                       # miss rate for StoreCondReq accesses
system.cpu38.dcache.StoreCondReq_miss_rate::total     0.002327                       # miss rate for StoreCondReq accesses
system.cpu38.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu38.dcache.tags.tagsinuse         360.692149                       # Cycle average of tags in use
system.cpu38.dcache.tags.total_refs           7151018                       # Total number of references to valid blocks.
system.cpu38.dcache.tags.sampled_refs          210993                       # Sample count of references to valid blocks.
system.cpu38.dcache.tags.avg_refs           33.892205                       # Average number of references to valid blocks.
system.cpu38.dcache.tags.warmup_cycle    3616562857440                       # Cycle when the warmup percentage was hit.
system.cpu38.dcache.tags.occ_blocks::.cpu38.data   360.692149                       # Average occupied blocks per requestor
system.cpu38.dcache.tags.occ_percent::.cpu38.data     0.352238                       # Average percentage of cache occupancy
system.cpu38.dcache.tags.occ_percent::total     0.352238                       # Average percentage of cache occupancy
system.cpu38.dcache.tags.occ_task_id_blocks::1024          693                       # Occupied blocks per task id
system.cpu38.dcache.tags.age_task_id_blocks_1024::4          693                       # Occupied blocks per task id
system.cpu38.dcache.tags.occ_task_id_percent::1024     0.676758                       # Percentage of cache occupancy per task id
system.cpu38.dcache.tags.tag_accesses        14514455                       # Number of tag accesses
system.cpu38.dcache.tags.data_accesses       14514455                       # Number of data accesses
system.cpu39.numPwrStateTransitions              2584                       # Number of power state transitions
system.cpu39.pwrStateClkGateDist::samples         1289                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::mean   5426796158.507370                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::stdev  69132531577.528259                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::1000-5e+10         1282     99.46%     99.46% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.53% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.61% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::2e+11-2.5e+11            1      0.08%     99.69% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::2.5e+11-3e+11            1      0.08%     99.77% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.84% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::6e+11-6.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::total          1289                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateResidencyTicks::ON   77153839952                       # Cumulative time (in ticks) in various power states
system.cpu39.pwrStateResidencyTicks::CLK_GATED 6995140248316                       # Cumulative time (in ticks) in various power states
system.cpu39.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu39.icache.demand_hits::.cpu39.inst     11550844                       # number of demand (read+write) hits
system.cpu39.icache.demand_hits::total       11550844                       # number of demand (read+write) hits
system.cpu39.icache.overall_hits::.cpu39.inst     11550844                       # number of overall hits
system.cpu39.icache.overall_hits::total      11550844                       # number of overall hits
system.cpu39.icache.demand_misses::.cpu39.inst       209975                       # number of demand (read+write) misses
system.cpu39.icache.demand_misses::total       209975                       # number of demand (read+write) misses
system.cpu39.icache.overall_misses::.cpu39.inst       209975                       # number of overall misses
system.cpu39.icache.overall_misses::total       209975                       # number of overall misses
system.cpu39.icache.demand_accesses::.cpu39.inst     11760819                       # number of demand (read+write) accesses
system.cpu39.icache.demand_accesses::total     11760819                       # number of demand (read+write) accesses
system.cpu39.icache.overall_accesses::.cpu39.inst     11760819                       # number of overall (read+write) accesses
system.cpu39.icache.overall_accesses::total     11760819                       # number of overall (read+write) accesses
system.cpu39.icache.demand_miss_rate::.cpu39.inst     0.017854                       # miss rate for demand accesses
system.cpu39.icache.demand_miss_rate::total     0.017854                       # miss rate for demand accesses
system.cpu39.icache.overall_miss_rate::.cpu39.inst     0.017854                       # miss rate for overall accesses
system.cpu39.icache.overall_miss_rate::total     0.017854                       # miss rate for overall accesses
system.cpu39.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu39.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu39.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu39.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu39.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu39.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu39.icache.writebacks::.writebacks       209452                       # number of writebacks
system.cpu39.icache.writebacks::total          209452                       # number of writebacks
system.cpu39.icache.replacements               209452                       # number of replacements
system.cpu39.icache.ReadReq_hits::.cpu39.inst     11550844                       # number of ReadReq hits
system.cpu39.icache.ReadReq_hits::total      11550844                       # number of ReadReq hits
system.cpu39.icache.ReadReq_misses::.cpu39.inst       209975                       # number of ReadReq misses
system.cpu39.icache.ReadReq_misses::total       209975                       # number of ReadReq misses
system.cpu39.icache.ReadReq_accesses::.cpu39.inst     11760819                       # number of ReadReq accesses(hits+misses)
system.cpu39.icache.ReadReq_accesses::total     11760819                       # number of ReadReq accesses(hits+misses)
system.cpu39.icache.ReadReq_miss_rate::.cpu39.inst     0.017854                       # miss rate for ReadReq accesses
system.cpu39.icache.ReadReq_miss_rate::total     0.017854                       # miss rate for ReadReq accesses
system.cpu39.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu39.icache.tags.tagsinuse         245.143076                       # Cycle average of tags in use
system.cpu39.icache.tags.total_refs          11760819                       # Total number of references to valid blocks.
system.cpu39.icache.tags.sampled_refs          209975                       # Sample count of references to valid blocks.
system.cpu39.icache.tags.avg_refs           56.010568                       # Average number of references to valid blocks.
system.cpu39.icache.tags.warmup_cycle    3648814826280                       # Cycle when the warmup percentage was hit.
system.cpu39.icache.tags.occ_blocks::.cpu39.inst   245.143076                       # Average occupied blocks per requestor
system.cpu39.icache.tags.occ_percent::.cpu39.inst     0.478795                       # Average percentage of cache occupancy
system.cpu39.icache.tags.occ_percent::total     0.478795                       # Average percentage of cache occupancy
system.cpu39.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu39.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu39.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu39.icache.tags.tag_accesses        23731613                       # Number of tag accesses
system.cpu39.icache.tags.data_accesses       23731613                       # Number of data accesses
system.cpu39.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu39.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu39.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu39.dcache.demand_hits::.cpu39.data      4372395                       # number of demand (read+write) hits
system.cpu39.dcache.demand_hits::total        4372395                       # number of demand (read+write) hits
system.cpu39.dcache.overall_hits::.cpu39.data      4405970                       # number of overall hits
system.cpu39.dcache.overall_hits::total       4405970                       # number of overall hits
system.cpu39.dcache.demand_misses::.cpu39.data       101641                       # number of demand (read+write) misses
system.cpu39.dcache.demand_misses::total       101641                       # number of demand (read+write) misses
system.cpu39.dcache.overall_misses::.cpu39.data       109247                       # number of overall misses
system.cpu39.dcache.overall_misses::total       109247                       # number of overall misses
system.cpu39.dcache.demand_accesses::.cpu39.data      4474036                       # number of demand (read+write) accesses
system.cpu39.dcache.demand_accesses::total      4474036                       # number of demand (read+write) accesses
system.cpu39.dcache.overall_accesses::.cpu39.data      4515217                       # number of overall (read+write) accesses
system.cpu39.dcache.overall_accesses::total      4515217                       # number of overall (read+write) accesses
system.cpu39.dcache.demand_miss_rate::.cpu39.data     0.022718                       # miss rate for demand accesses
system.cpu39.dcache.demand_miss_rate::total     0.022718                       # miss rate for demand accesses
system.cpu39.dcache.overall_miss_rate::.cpu39.data     0.024195                       # miss rate for overall accesses
system.cpu39.dcache.overall_miss_rate::total     0.024195                       # miss rate for overall accesses
system.cpu39.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu39.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu39.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu39.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu39.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu39.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu39.dcache.writebacks::.writebacks        42408                       # number of writebacks
system.cpu39.dcache.writebacks::total           42408                       # number of writebacks
system.cpu39.dcache.replacements                83027                       # number of replacements
system.cpu39.dcache.ReadReq_hits::.cpu39.data      2627683                       # number of ReadReq hits
system.cpu39.dcache.ReadReq_hits::total       2627683                       # number of ReadReq hits
system.cpu39.dcache.ReadReq_misses::.cpu39.data        69521                       # number of ReadReq misses
system.cpu39.dcache.ReadReq_misses::total        69521                       # number of ReadReq misses
system.cpu39.dcache.ReadReq_accesses::.cpu39.data      2697204                       # number of ReadReq accesses(hits+misses)
system.cpu39.dcache.ReadReq_accesses::total      2697204                       # number of ReadReq accesses(hits+misses)
system.cpu39.dcache.ReadReq_miss_rate::.cpu39.data     0.025775                       # miss rate for ReadReq accesses
system.cpu39.dcache.ReadReq_miss_rate::total     0.025775                       # miss rate for ReadReq accesses
system.cpu39.dcache.WriteReq_hits::.cpu39.data      1743712                       # number of WriteReq hits
system.cpu39.dcache.WriteReq_hits::total      1743712                       # number of WriteReq hits
system.cpu39.dcache.WriteReq_misses::.cpu39.data        26531                       # number of WriteReq misses
system.cpu39.dcache.WriteReq_misses::total        26531                       # number of WriteReq misses
system.cpu39.dcache.WriteReq_accesses::.cpu39.data      1770243                       # number of WriteReq accesses(hits+misses)
system.cpu39.dcache.WriteReq_accesses::total      1770243                       # number of WriteReq accesses(hits+misses)
system.cpu39.dcache.WriteReq_miss_rate::.cpu39.data     0.014987                       # miss rate for WriteReq accesses
system.cpu39.dcache.WriteReq_miss_rate::total     0.014987                       # miss rate for WriteReq accesses
system.cpu39.dcache.SoftPFReq_hits::.cpu39.data          498                       # number of SoftPFReq hits
system.cpu39.dcache.SoftPFReq_hits::total          498                       # number of SoftPFReq hits
system.cpu39.dcache.SoftPFReq_misses::.cpu39.data          759                       # number of SoftPFReq misses
system.cpu39.dcache.SoftPFReq_misses::total          759                       # number of SoftPFReq misses
system.cpu39.dcache.SoftPFReq_accesses::.cpu39.data         1257                       # number of SoftPFReq accesses(hits+misses)
system.cpu39.dcache.SoftPFReq_accesses::total         1257                       # number of SoftPFReq accesses(hits+misses)
system.cpu39.dcache.SoftPFReq_miss_rate::.cpu39.data     0.603819                       # miss rate for SoftPFReq accesses
system.cpu39.dcache.SoftPFReq_miss_rate::total     0.603819                       # miss rate for SoftPFReq accesses
system.cpu39.dcache.SoftPFExReq_hits::.cpu39.data        33077                       # number of SoftPFExReq hits
system.cpu39.dcache.SoftPFExReq_hits::total        33077                       # number of SoftPFExReq hits
system.cpu39.dcache.SoftPFExReq_misses::.cpu39.data         6847                       # number of SoftPFExReq misses
system.cpu39.dcache.SoftPFExReq_misses::total         6847                       # number of SoftPFExReq misses
system.cpu39.dcache.SoftPFExReq_accesses::.cpu39.data        39924                       # number of SoftPFExReq accesses(hits+misses)
system.cpu39.dcache.SoftPFExReq_accesses::total        39924                       # number of SoftPFExReq accesses(hits+misses)
system.cpu39.dcache.SoftPFExReq_miss_rate::.cpu39.data     0.171501                       # miss rate for SoftPFExReq accesses
system.cpu39.dcache.SoftPFExReq_miss_rate::total     0.171501                       # miss rate for SoftPFExReq accesses
system.cpu39.dcache.WriteLineReq_hits::.cpu39.data         1000                       # number of WriteLineReq hits
system.cpu39.dcache.WriteLineReq_hits::total         1000                       # number of WriteLineReq hits
system.cpu39.dcache.WriteLineReq_misses::.cpu39.data         5589                       # number of WriteLineReq misses
system.cpu39.dcache.WriteLineReq_misses::total         5589                       # number of WriteLineReq misses
system.cpu39.dcache.WriteLineReq_accesses::.cpu39.data         6589                       # number of WriteLineReq accesses(hits+misses)
system.cpu39.dcache.WriteLineReq_accesses::total         6589                       # number of WriteLineReq accesses(hits+misses)
system.cpu39.dcache.WriteLineReq_miss_rate::.cpu39.data     0.848232                       # miss rate for WriteLineReq accesses
system.cpu39.dcache.WriteLineReq_miss_rate::total     0.848232                       # miss rate for WriteLineReq accesses
system.cpu39.dcache.LoadLockedReq_hits::.cpu39.data        44525                       # number of LoadLockedReq hits
system.cpu39.dcache.LoadLockedReq_hits::total        44525                       # number of LoadLockedReq hits
system.cpu39.dcache.LoadLockedReq_misses::.cpu39.data          989                       # number of LoadLockedReq misses
system.cpu39.dcache.LoadLockedReq_misses::total          989                       # number of LoadLockedReq misses
system.cpu39.dcache.LoadLockedReq_accesses::.cpu39.data        45514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu39.dcache.LoadLockedReq_accesses::total        45514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu39.dcache.LoadLockedReq_miss_rate::.cpu39.data     0.021730                       # miss rate for LoadLockedReq accesses
system.cpu39.dcache.LoadLockedReq_miss_rate::total     0.021730                       # miss rate for LoadLockedReq accesses
system.cpu39.dcache.StoreCondReq_hits::.cpu39.data        44338                       # number of StoreCondReq hits
system.cpu39.dcache.StoreCondReq_hits::total        44338                       # number of StoreCondReq hits
system.cpu39.dcache.StoreCondReq_misses::.cpu39.data          117                       # number of StoreCondReq misses
system.cpu39.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu39.dcache.StoreCondReq_accesses::.cpu39.data        44455                       # number of StoreCondReq accesses(hits+misses)
system.cpu39.dcache.StoreCondReq_accesses::total        44455                       # number of StoreCondReq accesses(hits+misses)
system.cpu39.dcache.StoreCondReq_miss_rate::.cpu39.data     0.002632                       # miss rate for StoreCondReq accesses
system.cpu39.dcache.StoreCondReq_miss_rate::total     0.002632                       # miss rate for StoreCondReq accesses
system.cpu39.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu39.dcache.tags.tagsinuse         354.561144                       # Cycle average of tags in use
system.cpu39.dcache.tags.total_refs           4611642                       # Total number of references to valid blocks.
system.cpu39.dcache.tags.sampled_refs          100343                       # Sample count of references to valid blocks.
system.cpu39.dcache.tags.avg_refs           45.958781                       # Average number of references to valid blocks.
system.cpu39.dcache.tags.warmup_cycle    3648814854060                       # Cycle when the warmup percentage was hit.
system.cpu39.dcache.tags.occ_blocks::.cpu39.data   354.561144                       # Average occupied blocks per requestor
system.cpu39.dcache.tags.occ_percent::.cpu39.data     0.346251                       # Average percentage of cache occupancy
system.cpu39.dcache.tags.occ_percent::total     0.346251                       # Average percentage of cache occupancy
system.cpu39.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu39.dcache.tags.age_task_id_blocks_1024::4          799                       # Occupied blocks per task id
system.cpu39.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu39.dcache.tags.tag_accesses         9334911                       # Number of tag accesses
system.cpu39.dcache.tags.data_accesses        9334911                       # Number of data accesses
system.cpu36.numPwrStateTransitions              3566                       # Number of power state transitions
system.cpu36.pwrStateClkGateDist::samples         1768                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::mean   3953136668.984728                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::stdev  58154916185.517822                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::1000-5e+10         1760     99.55%     99.55% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::5e+10-1e+11            2      0.11%     99.66% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::2e+11-2.5e+11            2      0.11%     99.77% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.83% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.89% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::4.5e+11-5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::total          1768                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateResidencyTicks::ON   83148457503                       # Cumulative time (in ticks) in various power states
system.cpu36.pwrStateResidencyTicks::CLK_GATED 6989145630765                       # Cumulative time (in ticks) in various power states
system.cpu36.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu36.icache.demand_hits::.cpu36.inst     12608285                       # number of demand (read+write) hits
system.cpu36.icache.demand_hits::total       12608285                       # number of demand (read+write) hits
system.cpu36.icache.overall_hits::.cpu36.inst     12608285                       # number of overall hits
system.cpu36.icache.overall_hits::total      12608285                       # number of overall hits
system.cpu36.icache.demand_misses::.cpu36.inst       164713                       # number of demand (read+write) misses
system.cpu36.icache.demand_misses::total       164713                       # number of demand (read+write) misses
system.cpu36.icache.overall_misses::.cpu36.inst       164713                       # number of overall misses
system.cpu36.icache.overall_misses::total       164713                       # number of overall misses
system.cpu36.icache.demand_accesses::.cpu36.inst     12772998                       # number of demand (read+write) accesses
system.cpu36.icache.demand_accesses::total     12772998                       # number of demand (read+write) accesses
system.cpu36.icache.overall_accesses::.cpu36.inst     12772998                       # number of overall (read+write) accesses
system.cpu36.icache.overall_accesses::total     12772998                       # number of overall (read+write) accesses
system.cpu36.icache.demand_miss_rate::.cpu36.inst     0.012895                       # miss rate for demand accesses
system.cpu36.icache.demand_miss_rate::total     0.012895                       # miss rate for demand accesses
system.cpu36.icache.overall_miss_rate::.cpu36.inst     0.012895                       # miss rate for overall accesses
system.cpu36.icache.overall_miss_rate::total     0.012895                       # miss rate for overall accesses
system.cpu36.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu36.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu36.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu36.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu36.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu36.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu36.icache.writebacks::.writebacks       164189                       # number of writebacks
system.cpu36.icache.writebacks::total          164189                       # number of writebacks
system.cpu36.icache.replacements               164189                       # number of replacements
system.cpu36.icache.ReadReq_hits::.cpu36.inst     12608285                       # number of ReadReq hits
system.cpu36.icache.ReadReq_hits::total      12608285                       # number of ReadReq hits
system.cpu36.icache.ReadReq_misses::.cpu36.inst       164713                       # number of ReadReq misses
system.cpu36.icache.ReadReq_misses::total       164713                       # number of ReadReq misses
system.cpu36.icache.ReadReq_accesses::.cpu36.inst     12772998                       # number of ReadReq accesses(hits+misses)
system.cpu36.icache.ReadReq_accesses::total     12772998                       # number of ReadReq accesses(hits+misses)
system.cpu36.icache.ReadReq_miss_rate::.cpu36.inst     0.012895                       # miss rate for ReadReq accesses
system.cpu36.icache.ReadReq_miss_rate::total     0.012895                       # miss rate for ReadReq accesses
system.cpu36.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu36.icache.tags.tagsinuse         251.866314                       # Cycle average of tags in use
system.cpu36.icache.tags.total_refs          12772998                       # Total number of references to valid blocks.
system.cpu36.icache.tags.sampled_refs          164713                       # Sample count of references to valid blocks.
system.cpu36.icache.tags.avg_refs           77.546994                       # Average number of references to valid blocks.
system.cpu36.icache.tags.warmup_cycle    3552058941984                       # Cycle when the warmup percentage was hit.
system.cpu36.icache.tags.occ_blocks::.cpu36.inst   251.866314                       # Average occupied blocks per requestor
system.cpu36.icache.tags.occ_percent::.cpu36.inst     0.491926                       # Average percentage of cache occupancy
system.cpu36.icache.tags.occ_percent::total     0.491926                       # Average percentage of cache occupancy
system.cpu36.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu36.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu36.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu36.icache.tags.tag_accesses        25710709                       # Number of tag accesses
system.cpu36.icache.tags.data_accesses       25710709                       # Number of data accesses
system.cpu36.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu36.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu36.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu36.dcache.demand_hits::.cpu36.data      4613328                       # number of demand (read+write) hits
system.cpu36.dcache.demand_hits::total        4613328                       # number of demand (read+write) hits
system.cpu36.dcache.overall_hits::.cpu36.data      4653182                       # number of overall hits
system.cpu36.dcache.overall_hits::total       4653182                       # number of overall hits
system.cpu36.dcache.demand_misses::.cpu36.data       130468                       # number of demand (read+write) misses
system.cpu36.dcache.demand_misses::total       130468                       # number of demand (read+write) misses
system.cpu36.dcache.overall_misses::.cpu36.data       138226                       # number of overall misses
system.cpu36.dcache.overall_misses::total       138226                       # number of overall misses
system.cpu36.dcache.demand_accesses::.cpu36.data      4743796                       # number of demand (read+write) accesses
system.cpu36.dcache.demand_accesses::total      4743796                       # number of demand (read+write) accesses
system.cpu36.dcache.overall_accesses::.cpu36.data      4791408                       # number of overall (read+write) accesses
system.cpu36.dcache.overall_accesses::total      4791408                       # number of overall (read+write) accesses
system.cpu36.dcache.demand_miss_rate::.cpu36.data     0.027503                       # miss rate for demand accesses
system.cpu36.dcache.demand_miss_rate::total     0.027503                       # miss rate for demand accesses
system.cpu36.dcache.overall_miss_rate::.cpu36.data     0.028849                       # miss rate for overall accesses
system.cpu36.dcache.overall_miss_rate::total     0.028849                       # miss rate for overall accesses
system.cpu36.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu36.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu36.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu36.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu36.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu36.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu36.dcache.writebacks::.writebacks        46738                       # number of writebacks
system.cpu36.dcache.writebacks::total           46738                       # number of writebacks
system.cpu36.dcache.replacements               108443                       # number of replacements
system.cpu36.dcache.ReadReq_hits::.cpu36.data      2828196                       # number of ReadReq hits
system.cpu36.dcache.ReadReq_hits::total       2828196                       # number of ReadReq hits
system.cpu36.dcache.ReadReq_misses::.cpu36.data        91519                       # number of ReadReq misses
system.cpu36.dcache.ReadReq_misses::total        91519                       # number of ReadReq misses
system.cpu36.dcache.ReadReq_accesses::.cpu36.data      2919715                       # number of ReadReq accesses(hits+misses)
system.cpu36.dcache.ReadReq_accesses::total      2919715                       # number of ReadReq accesses(hits+misses)
system.cpu36.dcache.ReadReq_miss_rate::.cpu36.data     0.031345                       # miss rate for ReadReq accesses
system.cpu36.dcache.ReadReq_miss_rate::total     0.031345                       # miss rate for ReadReq accesses
system.cpu36.dcache.WriteReq_hits::.cpu36.data      1784217                       # number of WriteReq hits
system.cpu36.dcache.WriteReq_hits::total      1784217                       # number of WriteReq hits
system.cpu36.dcache.WriteReq_misses::.cpu36.data        26574                       # number of WriteReq misses
system.cpu36.dcache.WriteReq_misses::total        26574                       # number of WriteReq misses
system.cpu36.dcache.WriteReq_accesses::.cpu36.data      1810791                       # number of WriteReq accesses(hits+misses)
system.cpu36.dcache.WriteReq_accesses::total      1810791                       # number of WriteReq accesses(hits+misses)
system.cpu36.dcache.WriteReq_miss_rate::.cpu36.data     0.014675                       # miss rate for WriteReq accesses
system.cpu36.dcache.WriteReq_miss_rate::total     0.014675                       # miss rate for WriteReq accesses
system.cpu36.dcache.SoftPFReq_hits::.cpu36.data          325                       # number of SoftPFReq hits
system.cpu36.dcache.SoftPFReq_hits::total          325                       # number of SoftPFReq hits
system.cpu36.dcache.SoftPFReq_misses::.cpu36.data          642                       # number of SoftPFReq misses
system.cpu36.dcache.SoftPFReq_misses::total          642                       # number of SoftPFReq misses
system.cpu36.dcache.SoftPFReq_accesses::.cpu36.data          967                       # number of SoftPFReq accesses(hits+misses)
system.cpu36.dcache.SoftPFReq_accesses::total          967                       # number of SoftPFReq accesses(hits+misses)
system.cpu36.dcache.SoftPFReq_miss_rate::.cpu36.data     0.663909                       # miss rate for SoftPFReq accesses
system.cpu36.dcache.SoftPFReq_miss_rate::total     0.663909                       # miss rate for SoftPFReq accesses
system.cpu36.dcache.SoftPFExReq_hits::.cpu36.data        39529                       # number of SoftPFExReq hits
system.cpu36.dcache.SoftPFExReq_hits::total        39529                       # number of SoftPFExReq hits
system.cpu36.dcache.SoftPFExReq_misses::.cpu36.data         7116                       # number of SoftPFExReq misses
system.cpu36.dcache.SoftPFExReq_misses::total         7116                       # number of SoftPFExReq misses
system.cpu36.dcache.SoftPFExReq_accesses::.cpu36.data        46645                       # number of SoftPFExReq accesses(hits+misses)
system.cpu36.dcache.SoftPFExReq_accesses::total        46645                       # number of SoftPFExReq accesses(hits+misses)
system.cpu36.dcache.SoftPFExReq_miss_rate::.cpu36.data     0.152557                       # miss rate for SoftPFExReq accesses
system.cpu36.dcache.SoftPFExReq_miss_rate::total     0.152557                       # miss rate for SoftPFExReq accesses
system.cpu36.dcache.WriteLineReq_hits::.cpu36.data          915                       # number of WriteLineReq hits
system.cpu36.dcache.WriteLineReq_hits::total          915                       # number of WriteLineReq hits
system.cpu36.dcache.WriteLineReq_misses::.cpu36.data        12375                       # number of WriteLineReq misses
system.cpu36.dcache.WriteLineReq_misses::total        12375                       # number of WriteLineReq misses
system.cpu36.dcache.WriteLineReq_accesses::.cpu36.data        13290                       # number of WriteLineReq accesses(hits+misses)
system.cpu36.dcache.WriteLineReq_accesses::total        13290                       # number of WriteLineReq accesses(hits+misses)
system.cpu36.dcache.WriteLineReq_miss_rate::.cpu36.data     0.931151                       # miss rate for WriteLineReq accesses
system.cpu36.dcache.WriteLineReq_miss_rate::total     0.931151                       # miss rate for WriteLineReq accesses
system.cpu36.dcache.LoadLockedReq_hits::.cpu36.data        51822                       # number of LoadLockedReq hits
system.cpu36.dcache.LoadLockedReq_hits::total        51822                       # number of LoadLockedReq hits
system.cpu36.dcache.LoadLockedReq_misses::.cpu36.data         1447                       # number of LoadLockedReq misses
system.cpu36.dcache.LoadLockedReq_misses::total         1447                       # number of LoadLockedReq misses
system.cpu36.dcache.LoadLockedReq_accesses::.cpu36.data        53269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu36.dcache.LoadLockedReq_accesses::total        53269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu36.dcache.LoadLockedReq_miss_rate::.cpu36.data     0.027164                       # miss rate for LoadLockedReq accesses
system.cpu36.dcache.LoadLockedReq_miss_rate::total     0.027164                       # miss rate for LoadLockedReq accesses
system.cpu36.dcache.StoreCondReq_hits::.cpu36.data        51494                       # number of StoreCondReq hits
system.cpu36.dcache.StoreCondReq_hits::total        51494                       # number of StoreCondReq hits
system.cpu36.dcache.StoreCondReq_misses::.cpu36.data          184                       # number of StoreCondReq misses
system.cpu36.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu36.dcache.StoreCondReq_accesses::.cpu36.data        51678                       # number of StoreCondReq accesses(hits+misses)
system.cpu36.dcache.StoreCondReq_accesses::total        51678                       # number of StoreCondReq accesses(hits+misses)
system.cpu36.dcache.StoreCondReq_miss_rate::.cpu36.data     0.003561                       # miss rate for StoreCondReq accesses
system.cpu36.dcache.StoreCondReq_miss_rate::total     0.003561                       # miss rate for StoreCondReq accesses
system.cpu36.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu36.dcache.tags.tagsinuse         366.267321                       # Cycle average of tags in use
system.cpu36.dcache.tags.total_refs           4909971                       # Total number of references to valid blocks.
system.cpu36.dcache.tags.sampled_refs          127253                       # Sample count of references to valid blocks.
system.cpu36.dcache.tags.avg_refs           38.584324                       # Average number of references to valid blocks.
system.cpu36.dcache.tags.warmup_cycle    3552058969764                       # Cycle when the warmup percentage was hit.
system.cpu36.dcache.tags.occ_blocks::.cpu36.data   366.267321                       # Average occupied blocks per requestor
system.cpu36.dcache.tags.occ_percent::.cpu36.data     0.357683                       # Average percentage of cache occupancy
system.cpu36.dcache.tags.occ_percent::total     0.357683                       # Average percentage of cache occupancy
system.cpu36.dcache.tags.occ_task_id_blocks::1024          717                       # Occupied blocks per task id
system.cpu36.dcache.tags.age_task_id_blocks_1024::4          717                       # Occupied blocks per task id
system.cpu36.dcache.tags.occ_task_id_percent::1024     0.700195                       # Percentage of cache occupancy per task id
system.cpu36.dcache.tags.tag_accesses         9949023                       # Number of tag accesses
system.cpu36.dcache.tags.data_accesses        9949023                       # Number of data accesses
system.cpu37.numPwrStateTransitions              3132                       # Number of power state transitions
system.cpu37.pwrStateClkGateDist::samples         1560                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::mean   4472038379.242949                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::stdev  59508255406.041313                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::1000-5e+10         1557     99.81%     99.81% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::total          1560                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateResidencyTicks::ON   95914216649                       # Cumulative time (in ticks) in various power states
system.cpu37.pwrStateResidencyTicks::CLK_GATED 6976379871619                       # Cumulative time (in ticks) in various power states
system.cpu37.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu37.icache.demand_hits::.cpu37.inst     14594927                       # number of demand (read+write) hits
system.cpu37.icache.demand_hits::total       14594927                       # number of demand (read+write) hits
system.cpu37.icache.overall_hits::.cpu37.inst     14594927                       # number of overall hits
system.cpu37.icache.overall_hits::total      14594927                       # number of overall hits
system.cpu37.icache.demand_misses::.cpu37.inst       205595                       # number of demand (read+write) misses
system.cpu37.icache.demand_misses::total       205595                       # number of demand (read+write) misses
system.cpu37.icache.overall_misses::.cpu37.inst       205595                       # number of overall misses
system.cpu37.icache.overall_misses::total       205595                       # number of overall misses
system.cpu37.icache.demand_accesses::.cpu37.inst     14800522                       # number of demand (read+write) accesses
system.cpu37.icache.demand_accesses::total     14800522                       # number of demand (read+write) accesses
system.cpu37.icache.overall_accesses::.cpu37.inst     14800522                       # number of overall (read+write) accesses
system.cpu37.icache.overall_accesses::total     14800522                       # number of overall (read+write) accesses
system.cpu37.icache.demand_miss_rate::.cpu37.inst     0.013891                       # miss rate for demand accesses
system.cpu37.icache.demand_miss_rate::total     0.013891                       # miss rate for demand accesses
system.cpu37.icache.overall_miss_rate::.cpu37.inst     0.013891                       # miss rate for overall accesses
system.cpu37.icache.overall_miss_rate::total     0.013891                       # miss rate for overall accesses
system.cpu37.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu37.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu37.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu37.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu37.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu37.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu37.icache.writebacks::.writebacks       205069                       # number of writebacks
system.cpu37.icache.writebacks::total          205069                       # number of writebacks
system.cpu37.icache.replacements               205069                       # number of replacements
system.cpu37.icache.ReadReq_hits::.cpu37.inst     14594927                       # number of ReadReq hits
system.cpu37.icache.ReadReq_hits::total      14594927                       # number of ReadReq hits
system.cpu37.icache.ReadReq_misses::.cpu37.inst       205595                       # number of ReadReq misses
system.cpu37.icache.ReadReq_misses::total       205595                       # number of ReadReq misses
system.cpu37.icache.ReadReq_accesses::.cpu37.inst     14800522                       # number of ReadReq accesses(hits+misses)
system.cpu37.icache.ReadReq_accesses::total     14800522                       # number of ReadReq accesses(hits+misses)
system.cpu37.icache.ReadReq_miss_rate::.cpu37.inst     0.013891                       # miss rate for ReadReq accesses
system.cpu37.icache.ReadReq_miss_rate::total     0.013891                       # miss rate for ReadReq accesses
system.cpu37.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu37.icache.tags.tagsinuse         249.763108                       # Cycle average of tags in use
system.cpu37.icache.tags.total_refs          14800522                       # Total number of references to valid blocks.
system.cpu37.icache.tags.sampled_refs          205595                       # Sample count of references to valid blocks.
system.cpu37.icache.tags.avg_refs           71.988725                       # Average number of references to valid blocks.
system.cpu37.icache.tags.warmup_cycle    3584310821928                       # Cycle when the warmup percentage was hit.
system.cpu37.icache.tags.occ_blocks::.cpu37.inst   249.763108                       # Average occupied blocks per requestor
system.cpu37.icache.tags.occ_percent::.cpu37.inst     0.487819                       # Average percentage of cache occupancy
system.cpu37.icache.tags.occ_percent::total     0.487819                       # Average percentage of cache occupancy
system.cpu37.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu37.icache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu37.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu37.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu37.icache.tags.tag_accesses        29806639                       # Number of tag accesses
system.cpu37.icache.tags.data_accesses       29806639                       # Number of data accesses
system.cpu37.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu37.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu37.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu37.dcache.demand_hits::.cpu37.data      5255106                       # number of demand (read+write) hits
system.cpu37.dcache.demand_hits::total        5255106                       # number of demand (read+write) hits
system.cpu37.dcache.overall_hits::.cpu37.data      5275363                       # number of overall hits
system.cpu37.dcache.overall_hits::total       5275363                       # number of overall hits
system.cpu37.dcache.demand_misses::.cpu37.data       165429                       # number of demand (read+write) misses
system.cpu37.dcache.demand_misses::total       165429                       # number of demand (read+write) misses
system.cpu37.dcache.overall_misses::.cpu37.data       181729                       # number of overall misses
system.cpu37.dcache.overall_misses::total       181729                       # number of overall misses
system.cpu37.dcache.demand_accesses::.cpu37.data      5420535                       # number of demand (read+write) accesses
system.cpu37.dcache.demand_accesses::total      5420535                       # number of demand (read+write) accesses
system.cpu37.dcache.overall_accesses::.cpu37.data      5457092                       # number of overall (read+write) accesses
system.cpu37.dcache.overall_accesses::total      5457092                       # number of overall (read+write) accesses
system.cpu37.dcache.demand_miss_rate::.cpu37.data     0.030519                       # miss rate for demand accesses
system.cpu37.dcache.demand_miss_rate::total     0.030519                       # miss rate for demand accesses
system.cpu37.dcache.overall_miss_rate::.cpu37.data     0.033301                       # miss rate for overall accesses
system.cpu37.dcache.overall_miss_rate::total     0.033301                       # miss rate for overall accesses
system.cpu37.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu37.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu37.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu37.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu37.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu37.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu37.dcache.writebacks::.writebacks        49160                       # number of writebacks
system.cpu37.dcache.writebacks::total           49160                       # number of writebacks
system.cpu37.dcache.replacements               143091                       # number of replacements
system.cpu37.dcache.ReadReq_hits::.cpu37.data      3195689                       # number of ReadReq hits
system.cpu37.dcache.ReadReq_hits::total       3195689                       # number of ReadReq hits
system.cpu37.dcache.ReadReq_misses::.cpu37.data       146147                       # number of ReadReq misses
system.cpu37.dcache.ReadReq_misses::total       146147                       # number of ReadReq misses
system.cpu37.dcache.ReadReq_accesses::.cpu37.data      3341836                       # number of ReadReq accesses(hits+misses)
system.cpu37.dcache.ReadReq_accesses::total      3341836                       # number of ReadReq accesses(hits+misses)
system.cpu37.dcache.ReadReq_miss_rate::.cpu37.data     0.043733                       # miss rate for ReadReq accesses
system.cpu37.dcache.ReadReq_miss_rate::total     0.043733                       # miss rate for ReadReq accesses
system.cpu37.dcache.WriteReq_hits::.cpu37.data      2059352                       # number of WriteReq hits
system.cpu37.dcache.WriteReq_hits::total      2059352                       # number of WriteReq hits
system.cpu37.dcache.WriteReq_misses::.cpu37.data        18857                       # number of WriteReq misses
system.cpu37.dcache.WriteReq_misses::total        18857                       # number of WriteReq misses
system.cpu37.dcache.WriteReq_accesses::.cpu37.data      2078209                       # number of WriteReq accesses(hits+misses)
system.cpu37.dcache.WriteReq_accesses::total      2078209                       # number of WriteReq accesses(hits+misses)
system.cpu37.dcache.WriteReq_miss_rate::.cpu37.data     0.009074                       # miss rate for WriteReq accesses
system.cpu37.dcache.WriteReq_miss_rate::total     0.009074                       # miss rate for WriteReq accesses
system.cpu37.dcache.SoftPFReq_hits::.cpu37.data           17                       # number of SoftPFReq hits
system.cpu37.dcache.SoftPFReq_hits::total           17                       # number of SoftPFReq hits
system.cpu37.dcache.SoftPFReq_misses::.cpu37.data           11                       # number of SoftPFReq misses
system.cpu37.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu37.dcache.SoftPFReq_accesses::.cpu37.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu37.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu37.dcache.SoftPFReq_miss_rate::.cpu37.data     0.392857                       # miss rate for SoftPFReq accesses
system.cpu37.dcache.SoftPFReq_miss_rate::total     0.392857                       # miss rate for SoftPFReq accesses
system.cpu37.dcache.SoftPFExReq_hits::.cpu37.data        20240                       # number of SoftPFExReq hits
system.cpu37.dcache.SoftPFExReq_hits::total        20240                       # number of SoftPFExReq hits
system.cpu37.dcache.SoftPFExReq_misses::.cpu37.data        16289                       # number of SoftPFExReq misses
system.cpu37.dcache.SoftPFExReq_misses::total        16289                       # number of SoftPFExReq misses
system.cpu37.dcache.SoftPFExReq_accesses::.cpu37.data        36529                       # number of SoftPFExReq accesses(hits+misses)
system.cpu37.dcache.SoftPFExReq_accesses::total        36529                       # number of SoftPFExReq accesses(hits+misses)
system.cpu37.dcache.SoftPFExReq_miss_rate::.cpu37.data     0.445920                       # miss rate for SoftPFExReq accesses
system.cpu37.dcache.SoftPFExReq_miss_rate::total     0.445920                       # miss rate for SoftPFExReq accesses
system.cpu37.dcache.WriteLineReq_hits::.cpu37.data           65                       # number of WriteLineReq hits
system.cpu37.dcache.WriteLineReq_hits::total           65                       # number of WriteLineReq hits
system.cpu37.dcache.WriteLineReq_misses::.cpu37.data          425                       # number of WriteLineReq misses
system.cpu37.dcache.WriteLineReq_misses::total          425                       # number of WriteLineReq misses
system.cpu37.dcache.WriteLineReq_accesses::.cpu37.data          490                       # number of WriteLineReq accesses(hits+misses)
system.cpu37.dcache.WriteLineReq_accesses::total          490                       # number of WriteLineReq accesses(hits+misses)
system.cpu37.dcache.WriteLineReq_miss_rate::.cpu37.data     0.867347                       # miss rate for WriteLineReq accesses
system.cpu37.dcache.WriteLineReq_miss_rate::total     0.867347                       # miss rate for WriteLineReq accesses
system.cpu37.dcache.LoadLockedReq_hits::.cpu37.data        36773                       # number of LoadLockedReq hits
system.cpu37.dcache.LoadLockedReq_hits::total        36773                       # number of LoadLockedReq hits
system.cpu37.dcache.LoadLockedReq_misses::.cpu37.data          898                       # number of LoadLockedReq misses
system.cpu37.dcache.LoadLockedReq_misses::total          898                       # number of LoadLockedReq misses
system.cpu37.dcache.LoadLockedReq_accesses::.cpu37.data        37671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu37.dcache.LoadLockedReq_accesses::total        37671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu37.dcache.LoadLockedReq_miss_rate::.cpu37.data     0.023838                       # miss rate for LoadLockedReq accesses
system.cpu37.dcache.LoadLockedReq_miss_rate::total     0.023838                       # miss rate for LoadLockedReq accesses
system.cpu37.dcache.StoreCondReq_hits::.cpu37.data        36620                       # number of StoreCondReq hits
system.cpu37.dcache.StoreCondReq_hits::total        36620                       # number of StoreCondReq hits
system.cpu37.dcache.StoreCondReq_misses::.cpu37.data           77                       # number of StoreCondReq misses
system.cpu37.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu37.dcache.StoreCondReq_accesses::.cpu37.data        36697                       # number of StoreCondReq accesses(hits+misses)
system.cpu37.dcache.StoreCondReq_accesses::total        36697                       # number of StoreCondReq accesses(hits+misses)
system.cpu37.dcache.StoreCondReq_miss_rate::.cpu37.data     0.002098                       # miss rate for StoreCondReq accesses
system.cpu37.dcache.StoreCondReq_miss_rate::total     0.002098                       # miss rate for StoreCondReq accesses
system.cpu37.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu37.dcache.tags.tagsinuse         377.928719                       # Cycle average of tags in use
system.cpu37.dcache.tags.total_refs           5531460                       # Total number of references to valid blocks.
system.cpu37.dcache.tags.sampled_refs          170285                       # Sample count of references to valid blocks.
system.cpu37.dcache.tags.avg_refs           32.483542                       # Average number of references to valid blocks.
system.cpu37.dcache.tags.warmup_cycle    3584310849708                       # Cycle when the warmup percentage was hit.
system.cpu37.dcache.tags.occ_blocks::.cpu37.data   377.928719                       # Average occupied blocks per requestor
system.cpu37.dcache.tags.occ_percent::.cpu37.data     0.369071                       # Average percentage of cache occupancy
system.cpu37.dcache.tags.occ_percent::total     0.369071                       # Average percentage of cache occupancy
system.cpu37.dcache.tags.occ_task_id_blocks::1024          785                       # Occupied blocks per task id
system.cpu37.dcache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu37.dcache.tags.age_task_id_blocks_1024::4          662                       # Occupied blocks per task id
system.cpu37.dcache.tags.occ_task_id_percent::1024     0.766602                       # Percentage of cache occupancy per task id
system.cpu37.dcache.tags.tag_accesses        11233209                       # Number of tag accesses
system.cpu37.dcache.tags.data_accesses       11233209                       # Number of data accesses
system.cpu34.numPwrStateTransitions              3437                       # Number of power state transitions
system.cpu34.pwrStateClkGateDist::samples         1708                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::mean   4041031298.035714                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::stdev  58993861857.479645                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::1000-5e+10         1699     99.47%     99.47% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::5e+10-1e+11            3      0.18%     99.65% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::1.5e+11-2e+11            2      0.12%     99.77% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.82% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::3.5e+11-4e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::total          1708                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateResidencyTicks::ON  170212631223                       # Cumulative time (in ticks) in various power states
system.cpu34.pwrStateResidencyTicks::CLK_GATED 6902081457045                       # Cumulative time (in ticks) in various power states
system.cpu34.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu34.icache.demand_hits::.cpu34.inst     25374848                       # number of demand (read+write) hits
system.cpu34.icache.demand_hits::total       25374848                       # number of demand (read+write) hits
system.cpu34.icache.overall_hits::.cpu34.inst     25374848                       # number of overall hits
system.cpu34.icache.overall_hits::total      25374848                       # number of overall hits
system.cpu34.icache.demand_misses::.cpu34.inst       539307                       # number of demand (read+write) misses
system.cpu34.icache.demand_misses::total       539307                       # number of demand (read+write) misses
system.cpu34.icache.overall_misses::.cpu34.inst       539307                       # number of overall misses
system.cpu34.icache.overall_misses::total       539307                       # number of overall misses
system.cpu34.icache.demand_accesses::.cpu34.inst     25914155                       # number of demand (read+write) accesses
system.cpu34.icache.demand_accesses::total     25914155                       # number of demand (read+write) accesses
system.cpu34.icache.overall_accesses::.cpu34.inst     25914155                       # number of overall (read+write) accesses
system.cpu34.icache.overall_accesses::total     25914155                       # number of overall (read+write) accesses
system.cpu34.icache.demand_miss_rate::.cpu34.inst     0.020811                       # miss rate for demand accesses
system.cpu34.icache.demand_miss_rate::total     0.020811                       # miss rate for demand accesses
system.cpu34.icache.overall_miss_rate::.cpu34.inst     0.020811                       # miss rate for overall accesses
system.cpu34.icache.overall_miss_rate::total     0.020811                       # miss rate for overall accesses
system.cpu34.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu34.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu34.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu34.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu34.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu34.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu34.icache.writebacks::.writebacks       538783                       # number of writebacks
system.cpu34.icache.writebacks::total          538783                       # number of writebacks
system.cpu34.icache.replacements               538783                       # number of replacements
system.cpu34.icache.ReadReq_hits::.cpu34.inst     25374848                       # number of ReadReq hits
system.cpu34.icache.ReadReq_hits::total      25374848                       # number of ReadReq hits
system.cpu34.icache.ReadReq_misses::.cpu34.inst       539307                       # number of ReadReq misses
system.cpu34.icache.ReadReq_misses::total       539307                       # number of ReadReq misses
system.cpu34.icache.ReadReq_accesses::.cpu34.inst     25914155                       # number of ReadReq accesses(hits+misses)
system.cpu34.icache.ReadReq_accesses::total     25914155                       # number of ReadReq accesses(hits+misses)
system.cpu34.icache.ReadReq_miss_rate::.cpu34.inst     0.020811                       # miss rate for ReadReq accesses
system.cpu34.icache.ReadReq_miss_rate::total     0.020811                       # miss rate for ReadReq accesses
system.cpu34.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu34.icache.tags.tagsinuse         256.347532                       # Cycle average of tags in use
system.cpu34.icache.tags.total_refs          25914155                       # Total number of references to valid blocks.
system.cpu34.icache.tags.sampled_refs          539307                       # Sample count of references to valid blocks.
system.cpu34.icache.tags.avg_refs           48.050841                       # Average number of references to valid blocks.
system.cpu34.icache.tags.warmup_cycle    3487555526568                       # Cycle when the warmup percentage was hit.
system.cpu34.icache.tags.occ_blocks::.cpu34.inst   256.347532                       # Average occupied blocks per requestor
system.cpu34.icache.tags.occ_percent::.cpu34.inst     0.500679                       # Average percentage of cache occupancy
system.cpu34.icache.tags.occ_percent::total     0.500679                       # Average percentage of cache occupancy
system.cpu34.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu34.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu34.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu34.icache.tags.tag_accesses        52367617                       # Number of tag accesses
system.cpu34.icache.tags.data_accesses       52367617                       # Number of data accesses
system.cpu34.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu34.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu34.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu34.dcache.demand_hits::.cpu34.data      9495134                       # number of demand (read+write) hits
system.cpu34.dcache.demand_hits::total        9495134                       # number of demand (read+write) hits
system.cpu34.dcache.overall_hits::.cpu34.data      9561833                       # number of overall hits
system.cpu34.dcache.overall_hits::total       9561833                       # number of overall hits
system.cpu34.dcache.demand_misses::.cpu34.data       248226                       # number of demand (read+write) misses
system.cpu34.dcache.demand_misses::total       248226                       # number of demand (read+write) misses
system.cpu34.dcache.overall_misses::.cpu34.data       264735                       # number of overall misses
system.cpu34.dcache.overall_misses::total       264735                       # number of overall misses
system.cpu34.dcache.demand_accesses::.cpu34.data      9743360                       # number of demand (read+write) accesses
system.cpu34.dcache.demand_accesses::total      9743360                       # number of demand (read+write) accesses
system.cpu34.dcache.overall_accesses::.cpu34.data      9826568                       # number of overall (read+write) accesses
system.cpu34.dcache.overall_accesses::total      9826568                       # number of overall (read+write) accesses
system.cpu34.dcache.demand_miss_rate::.cpu34.data     0.025476                       # miss rate for demand accesses
system.cpu34.dcache.demand_miss_rate::total     0.025476                       # miss rate for demand accesses
system.cpu34.dcache.overall_miss_rate::.cpu34.data     0.026941                       # miss rate for overall accesses
system.cpu34.dcache.overall_miss_rate::total     0.026941                       # miss rate for overall accesses
system.cpu34.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu34.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu34.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu34.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu34.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu34.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu34.dcache.writebacks::.writebacks        95776                       # number of writebacks
system.cpu34.dcache.writebacks::total           95776                       # number of writebacks
system.cpu34.dcache.replacements               220844                       # number of replacements
system.cpu34.dcache.ReadReq_hits::.cpu34.data      5435624                       # number of ReadReq hits
system.cpu34.dcache.ReadReq_hits::total       5435624                       # number of ReadReq hits
system.cpu34.dcache.ReadReq_misses::.cpu34.data       174293                       # number of ReadReq misses
system.cpu34.dcache.ReadReq_misses::total       174293                       # number of ReadReq misses
system.cpu34.dcache.ReadReq_accesses::.cpu34.data      5609917                       # number of ReadReq accesses(hits+misses)
system.cpu34.dcache.ReadReq_accesses::total      5609917                       # number of ReadReq accesses(hits+misses)
system.cpu34.dcache.ReadReq_miss_rate::.cpu34.data     0.031069                       # miss rate for ReadReq accesses
system.cpu34.dcache.ReadReq_miss_rate::total     0.031069                       # miss rate for ReadReq accesses
system.cpu34.dcache.WriteReq_hits::.cpu34.data      4052024                       # number of WriteReq hits
system.cpu34.dcache.WriteReq_hits::total      4052024                       # number of WriteReq hits
system.cpu34.dcache.WriteReq_misses::.cpu34.data        50102                       # number of WriteReq misses
system.cpu34.dcache.WriteReq_misses::total        50102                       # number of WriteReq misses
system.cpu34.dcache.WriteReq_accesses::.cpu34.data      4102126                       # number of WriteReq accesses(hits+misses)
system.cpu34.dcache.WriteReq_accesses::total      4102126                       # number of WriteReq accesses(hits+misses)
system.cpu34.dcache.WriteReq_miss_rate::.cpu34.data     0.012214                       # miss rate for WriteReq accesses
system.cpu34.dcache.WriteReq_miss_rate::total     0.012214                       # miss rate for WriteReq accesses
system.cpu34.dcache.SoftPFReq_hits::.cpu34.data         1537                       # number of SoftPFReq hits
system.cpu34.dcache.SoftPFReq_hits::total         1537                       # number of SoftPFReq hits
system.cpu34.dcache.SoftPFReq_misses::.cpu34.data         2296                       # number of SoftPFReq misses
system.cpu34.dcache.SoftPFReq_misses::total         2296                       # number of SoftPFReq misses
system.cpu34.dcache.SoftPFReq_accesses::.cpu34.data         3833                       # number of SoftPFReq accesses(hits+misses)
system.cpu34.dcache.SoftPFReq_accesses::total         3833                       # number of SoftPFReq accesses(hits+misses)
system.cpu34.dcache.SoftPFReq_miss_rate::.cpu34.data     0.599009                       # miss rate for SoftPFReq accesses
system.cpu34.dcache.SoftPFReq_miss_rate::total     0.599009                       # miss rate for SoftPFReq accesses
system.cpu34.dcache.SoftPFExReq_hits::.cpu34.data        65162                       # number of SoftPFExReq hits
system.cpu34.dcache.SoftPFExReq_hits::total        65162                       # number of SoftPFExReq hits
system.cpu34.dcache.SoftPFExReq_misses::.cpu34.data        14213                       # number of SoftPFExReq misses
system.cpu34.dcache.SoftPFExReq_misses::total        14213                       # number of SoftPFExReq misses
system.cpu34.dcache.SoftPFExReq_accesses::.cpu34.data        79375                       # number of SoftPFExReq accesses(hits+misses)
system.cpu34.dcache.SoftPFExReq_accesses::total        79375                       # number of SoftPFExReq accesses(hits+misses)
system.cpu34.dcache.SoftPFExReq_miss_rate::.cpu34.data     0.179061                       # miss rate for SoftPFExReq accesses
system.cpu34.dcache.SoftPFExReq_miss_rate::total     0.179061                       # miss rate for SoftPFExReq accesses
system.cpu34.dcache.WriteLineReq_hits::.cpu34.data         7486                       # number of WriteLineReq hits
system.cpu34.dcache.WriteLineReq_hits::total         7486                       # number of WriteLineReq hits
system.cpu34.dcache.WriteLineReq_misses::.cpu34.data        23831                       # number of WriteLineReq misses
system.cpu34.dcache.WriteLineReq_misses::total        23831                       # number of WriteLineReq misses
system.cpu34.dcache.WriteLineReq_accesses::.cpu34.data        31317                       # number of WriteLineReq accesses(hits+misses)
system.cpu34.dcache.WriteLineReq_accesses::total        31317                       # number of WriteLineReq accesses(hits+misses)
system.cpu34.dcache.WriteLineReq_miss_rate::.cpu34.data     0.760961                       # miss rate for WriteLineReq accesses
system.cpu34.dcache.WriteLineReq_miss_rate::total     0.760961                       # miss rate for WriteLineReq accesses
system.cpu34.dcache.LoadLockedReq_hits::.cpu34.data       110128                       # number of LoadLockedReq hits
system.cpu34.dcache.LoadLockedReq_hits::total       110128                       # number of LoadLockedReq hits
system.cpu34.dcache.LoadLockedReq_misses::.cpu34.data         2229                       # number of LoadLockedReq misses
system.cpu34.dcache.LoadLockedReq_misses::total         2229                       # number of LoadLockedReq misses
system.cpu34.dcache.LoadLockedReq_accesses::.cpu34.data       112357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu34.dcache.LoadLockedReq_accesses::total       112357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu34.dcache.LoadLockedReq_miss_rate::.cpu34.data     0.019839                       # miss rate for LoadLockedReq accesses
system.cpu34.dcache.LoadLockedReq_miss_rate::total     0.019839                       # miss rate for LoadLockedReq accesses
system.cpu34.dcache.StoreCondReq_hits::.cpu34.data       110054                       # number of StoreCondReq hits
system.cpu34.dcache.StoreCondReq_hits::total       110054                       # number of StoreCondReq hits
system.cpu34.dcache.StoreCondReq_misses::.cpu34.data          496                       # number of StoreCondReq misses
system.cpu34.dcache.StoreCondReq_misses::total          496                       # number of StoreCondReq misses
system.cpu34.dcache.StoreCondReq_accesses::.cpu34.data       110550                       # number of StoreCondReq accesses(hits+misses)
system.cpu34.dcache.StoreCondReq_accesses::total       110550                       # number of StoreCondReq accesses(hits+misses)
system.cpu34.dcache.StoreCondReq_miss_rate::.cpu34.data     0.004487                       # miss rate for StoreCondReq accesses
system.cpu34.dcache.StoreCondReq_miss_rate::total     0.004487                       # miss rate for StoreCondReq accesses
system.cpu34.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu34.dcache.tags.tagsinuse         371.263830                       # Cycle average of tags in use
system.cpu34.dcache.tags.total_refs          10063408                       # Total number of references to valid blocks.
system.cpu34.dcache.tags.sampled_refs          250026                       # Sample count of references to valid blocks.
system.cpu34.dcache.tags.avg_refs           40.249446                       # Average number of references to valid blocks.
system.cpu34.dcache.tags.warmup_cycle    3487555554348                       # Cycle when the warmup percentage was hit.
system.cpu34.dcache.tags.occ_blocks::.cpu34.data   371.263830                       # Average occupied blocks per requestor
system.cpu34.dcache.tags.occ_percent::.cpu34.data     0.362562                       # Average percentage of cache occupancy
system.cpu34.dcache.tags.occ_percent::total     0.362562                       # Average percentage of cache occupancy
system.cpu34.dcache.tags.occ_task_id_blocks::1024          764                       # Occupied blocks per task id
system.cpu34.dcache.tags.age_task_id_blocks_1024::4          764                       # Occupied blocks per task id
system.cpu34.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu34.dcache.tags.tag_accesses        20386996                       # Number of tag accesses
system.cpu34.dcache.tags.data_accesses       20386996                       # Number of data accesses
system.cpu35.numPwrStateTransitions              4074                       # Number of power state transitions
system.cpu35.pwrStateClkGateDist::samples         2010                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::mean   3453881145.320398                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::stdev  53507288373.543777                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::1000-5e+10         1999     99.45%     99.45% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::5e+10-1e+11            5      0.25%     99.70% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::1.5e+11-2e+11            2      0.10%     99.80% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.85% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::2.5e+11-3e+11            2      0.10%     99.95% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::total          2010                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateResidencyTicks::ON  129992986174                       # Cumulative time (in ticks) in various power states
system.cpu35.pwrStateResidencyTicks::CLK_GATED 6942301102094                       # Cumulative time (in ticks) in various power states
system.cpu35.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu35.icache.demand_hits::.cpu35.inst     19664515                       # number of demand (read+write) hits
system.cpu35.icache.demand_hits::total       19664515                       # number of demand (read+write) hits
system.cpu35.icache.overall_hits::.cpu35.inst     19664515                       # number of overall hits
system.cpu35.icache.overall_hits::total      19664515                       # number of overall hits
system.cpu35.icache.demand_misses::.cpu35.inst       280443                       # number of demand (read+write) misses
system.cpu35.icache.demand_misses::total       280443                       # number of demand (read+write) misses
system.cpu35.icache.overall_misses::.cpu35.inst       280443                       # number of overall misses
system.cpu35.icache.overall_misses::total       280443                       # number of overall misses
system.cpu35.icache.demand_accesses::.cpu35.inst     19944958                       # number of demand (read+write) accesses
system.cpu35.icache.demand_accesses::total     19944958                       # number of demand (read+write) accesses
system.cpu35.icache.overall_accesses::.cpu35.inst     19944958                       # number of overall (read+write) accesses
system.cpu35.icache.overall_accesses::total     19944958                       # number of overall (read+write) accesses
system.cpu35.icache.demand_miss_rate::.cpu35.inst     0.014061                       # miss rate for demand accesses
system.cpu35.icache.demand_miss_rate::total     0.014061                       # miss rate for demand accesses
system.cpu35.icache.overall_miss_rate::.cpu35.inst     0.014061                       # miss rate for overall accesses
system.cpu35.icache.overall_miss_rate::total     0.014061                       # miss rate for overall accesses
system.cpu35.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu35.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu35.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu35.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu35.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu35.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu35.icache.writebacks::.writebacks       279919                       # number of writebacks
system.cpu35.icache.writebacks::total          279919                       # number of writebacks
system.cpu35.icache.replacements               279919                       # number of replacements
system.cpu35.icache.ReadReq_hits::.cpu35.inst     19664515                       # number of ReadReq hits
system.cpu35.icache.ReadReq_hits::total      19664515                       # number of ReadReq hits
system.cpu35.icache.ReadReq_misses::.cpu35.inst       280443                       # number of ReadReq misses
system.cpu35.icache.ReadReq_misses::total       280443                       # number of ReadReq misses
system.cpu35.icache.ReadReq_accesses::.cpu35.inst     19944958                       # number of ReadReq accesses(hits+misses)
system.cpu35.icache.ReadReq_accesses::total     19944958                       # number of ReadReq accesses(hits+misses)
system.cpu35.icache.ReadReq_miss_rate::.cpu35.inst     0.014061                       # miss rate for ReadReq accesses
system.cpu35.icache.ReadReq_miss_rate::total     0.014061                       # miss rate for ReadReq accesses
system.cpu35.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu35.icache.tags.tagsinuse         254.106296                       # Cycle average of tags in use
system.cpu35.icache.tags.total_refs          19944958                       # Total number of references to valid blocks.
system.cpu35.icache.tags.sampled_refs          280443                       # Sample count of references to valid blocks.
system.cpu35.icache.tags.avg_refs           71.119472                       # Average number of references to valid blocks.
system.cpu35.icache.tags.warmup_cycle    3519807234276                       # Cycle when the warmup percentage was hit.
system.cpu35.icache.tags.occ_blocks::.cpu35.inst   254.106296                       # Average occupied blocks per requestor
system.cpu35.icache.tags.occ_percent::.cpu35.inst     0.496301                       # Average percentage of cache occupancy
system.cpu35.icache.tags.occ_percent::total     0.496301                       # Average percentage of cache occupancy
system.cpu35.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu35.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu35.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu35.icache.tags.tag_accesses        40170359                       # Number of tag accesses
system.cpu35.icache.tags.data_accesses       40170359                       # Number of data accesses
system.cpu35.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu35.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu35.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu35.dcache.demand_hits::.cpu35.data      7220748                       # number of demand (read+write) hits
system.cpu35.dcache.demand_hits::total        7220748                       # number of demand (read+write) hits
system.cpu35.dcache.overall_hits::.cpu35.data      7296859                       # number of overall hits
system.cpu35.dcache.overall_hits::total       7296859                       # number of overall hits
system.cpu35.dcache.demand_misses::.cpu35.data       225728                       # number of demand (read+write) misses
system.cpu35.dcache.demand_misses::total       225728                       # number of demand (read+write) misses
system.cpu35.dcache.overall_misses::.cpu35.data       236983                       # number of overall misses
system.cpu35.dcache.overall_misses::total       236983                       # number of overall misses
system.cpu35.dcache.demand_accesses::.cpu35.data      7446476                       # number of demand (read+write) accesses
system.cpu35.dcache.demand_accesses::total      7446476                       # number of demand (read+write) accesses
system.cpu35.dcache.overall_accesses::.cpu35.data      7533842                       # number of overall (read+write) accesses
system.cpu35.dcache.overall_accesses::total      7533842                       # number of overall (read+write) accesses
system.cpu35.dcache.demand_miss_rate::.cpu35.data     0.030313                       # miss rate for demand accesses
system.cpu35.dcache.demand_miss_rate::total     0.030313                       # miss rate for demand accesses
system.cpu35.dcache.overall_miss_rate::.cpu35.data     0.031456                       # miss rate for overall accesses
system.cpu35.dcache.overall_miss_rate::total     0.031456                       # miss rate for overall accesses
system.cpu35.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu35.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu35.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu35.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu35.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu35.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu35.dcache.writebacks::.writebacks        85085                       # number of writebacks
system.cpu35.dcache.writebacks::total           85085                       # number of writebacks
system.cpu35.dcache.replacements               199830                       # number of replacements
system.cpu35.dcache.ReadReq_hits::.cpu35.data      4358605                       # number of ReadReq hits
system.cpu35.dcache.ReadReq_hits::total       4358605                       # number of ReadReq hits
system.cpu35.dcache.ReadReq_misses::.cpu35.data       156327                       # number of ReadReq misses
system.cpu35.dcache.ReadReq_misses::total       156327                       # number of ReadReq misses
system.cpu35.dcache.ReadReq_accesses::.cpu35.data      4514932                       # number of ReadReq accesses(hits+misses)
system.cpu35.dcache.ReadReq_accesses::total      4514932                       # number of ReadReq accesses(hits+misses)
system.cpu35.dcache.ReadReq_miss_rate::.cpu35.data     0.034624                       # miss rate for ReadReq accesses
system.cpu35.dcache.ReadReq_miss_rate::total     0.034624                       # miss rate for ReadReq accesses
system.cpu35.dcache.WriteReq_hits::.cpu35.data      2860688                       # number of WriteReq hits
system.cpu35.dcache.WriteReq_hits::total      2860688                       # number of WriteReq hits
system.cpu35.dcache.WriteReq_misses::.cpu35.data        46597                       # number of WriteReq misses
system.cpu35.dcache.WriteReq_misses::total        46597                       # number of WriteReq misses
system.cpu35.dcache.WriteReq_accesses::.cpu35.data      2907285                       # number of WriteReq accesses(hits+misses)
system.cpu35.dcache.WriteReq_accesses::total      2907285                       # number of WriteReq accesses(hits+misses)
system.cpu35.dcache.WriteReq_miss_rate::.cpu35.data     0.016028                       # miss rate for WriteReq accesses
system.cpu35.dcache.WriteReq_miss_rate::total     0.016028                       # miss rate for WriteReq accesses
system.cpu35.dcache.SoftPFReq_hits::.cpu35.data          606                       # number of SoftPFReq hits
system.cpu35.dcache.SoftPFReq_hits::total          606                       # number of SoftPFReq hits
system.cpu35.dcache.SoftPFReq_misses::.cpu35.data         1352                       # number of SoftPFReq misses
system.cpu35.dcache.SoftPFReq_misses::total         1352                       # number of SoftPFReq misses
system.cpu35.dcache.SoftPFReq_accesses::.cpu35.data         1958                       # number of SoftPFReq accesses(hits+misses)
system.cpu35.dcache.SoftPFReq_accesses::total         1958                       # number of SoftPFReq accesses(hits+misses)
system.cpu35.dcache.SoftPFReq_miss_rate::.cpu35.data     0.690501                       # miss rate for SoftPFReq accesses
system.cpu35.dcache.SoftPFReq_miss_rate::total     0.690501                       # miss rate for SoftPFReq accesses
system.cpu35.dcache.SoftPFExReq_hits::.cpu35.data        75505                       # number of SoftPFExReq hits
system.cpu35.dcache.SoftPFExReq_hits::total        75505                       # number of SoftPFExReq hits
system.cpu35.dcache.SoftPFExReq_misses::.cpu35.data         9903                       # number of SoftPFExReq misses
system.cpu35.dcache.SoftPFExReq_misses::total         9903                       # number of SoftPFExReq misses
system.cpu35.dcache.SoftPFExReq_accesses::.cpu35.data        85408                       # number of SoftPFExReq accesses(hits+misses)
system.cpu35.dcache.SoftPFExReq_accesses::total        85408                       # number of SoftPFExReq accesses(hits+misses)
system.cpu35.dcache.SoftPFExReq_miss_rate::.cpu35.data     0.115949                       # miss rate for SoftPFExReq accesses
system.cpu35.dcache.SoftPFExReq_miss_rate::total     0.115949                       # miss rate for SoftPFExReq accesses
system.cpu35.dcache.WriteLineReq_hits::.cpu35.data         1455                       # number of WriteLineReq hits
system.cpu35.dcache.WriteLineReq_hits::total         1455                       # number of WriteLineReq hits
system.cpu35.dcache.WriteLineReq_misses::.cpu35.data        22804                       # number of WriteLineReq misses
system.cpu35.dcache.WriteLineReq_misses::total        22804                       # number of WriteLineReq misses
system.cpu35.dcache.WriteLineReq_accesses::.cpu35.data        24259                       # number of WriteLineReq accesses(hits+misses)
system.cpu35.dcache.WriteLineReq_accesses::total        24259                       # number of WriteLineReq accesses(hits+misses)
system.cpu35.dcache.WriteLineReq_miss_rate::.cpu35.data     0.940022                       # miss rate for WriteLineReq accesses
system.cpu35.dcache.WriteLineReq_miss_rate::total     0.940022                       # miss rate for WriteLineReq accesses
system.cpu35.dcache.LoadLockedReq_hits::.cpu35.data        90102                       # number of LoadLockedReq hits
system.cpu35.dcache.LoadLockedReq_hits::total        90102                       # number of LoadLockedReq hits
system.cpu35.dcache.LoadLockedReq_misses::.cpu35.data         1812                       # number of LoadLockedReq misses
system.cpu35.dcache.LoadLockedReq_misses::total         1812                       # number of LoadLockedReq misses
system.cpu35.dcache.LoadLockedReq_accesses::.cpu35.data        91914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu35.dcache.LoadLockedReq_accesses::total        91914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu35.dcache.LoadLockedReq_miss_rate::.cpu35.data     0.019714                       # miss rate for LoadLockedReq accesses
system.cpu35.dcache.LoadLockedReq_miss_rate::total     0.019714                       # miss rate for LoadLockedReq accesses
system.cpu35.dcache.StoreCondReq_hits::.cpu35.data        89795                       # number of StoreCondReq hits
system.cpu35.dcache.StoreCondReq_hits::total        89795                       # number of StoreCondReq hits
system.cpu35.dcache.StoreCondReq_misses::.cpu35.data          230                       # number of StoreCondReq misses
system.cpu35.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu35.dcache.StoreCondReq_accesses::.cpu35.data        90025                       # number of StoreCondReq accesses(hits+misses)
system.cpu35.dcache.StoreCondReq_accesses::total        90025                       # number of StoreCondReq accesses(hits+misses)
system.cpu35.dcache.StoreCondReq_miss_rate::.cpu35.data     0.002555                       # miss rate for StoreCondReq accesses
system.cpu35.dcache.StoreCondReq_miss_rate::total     0.002555                       # miss rate for StoreCondReq accesses
system.cpu35.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu35.dcache.tags.tagsinuse         375.604644                       # Cycle average of tags in use
system.cpu35.dcache.tags.total_refs           7743123                       # Total number of references to valid blocks.
system.cpu35.dcache.tags.sampled_refs          222000                       # Sample count of references to valid blocks.
system.cpu35.dcache.tags.avg_refs           34.878932                       # Average number of references to valid blocks.
system.cpu35.dcache.tags.warmup_cycle    3519807262056                       # Cycle when the warmup percentage was hit.
system.cpu35.dcache.tags.occ_blocks::.cpu35.data   375.604644                       # Average occupied blocks per requestor
system.cpu35.dcache.tags.occ_percent::.cpu35.data     0.366801                       # Average percentage of cache occupancy
system.cpu35.dcache.tags.occ_percent::total     0.366801                       # Average percentage of cache occupancy
system.cpu35.dcache.tags.occ_task_id_blocks::1024          804                       # Occupied blocks per task id
system.cpu35.dcache.tags.age_task_id_blocks_1024::4          804                       # Occupied blocks per task id
system.cpu35.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu35.dcache.tags.tag_accesses        15708606                       # Number of tag accesses
system.cpu35.dcache.tags.data_accesses       15708606                       # Number of data accesses
system.cpu32.numPwrStateTransitions              4028                       # Number of power state transitions
system.cpu32.pwrStateClkGateDist::samples         1992                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::mean   3429840100.242470                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::stdev  53510880864.405731                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::1000-5e+10         1982     99.50%     99.50% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::5e+10-1e+11            6      0.30%     99.80% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::1.5e+11-2e+11            1      0.05%     99.85% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::2.5e+11-3e+11            2      0.10%     99.95% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::total          1992                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateResidencyTicks::ON  240052608585                       # Cumulative time (in ticks) in various power states
system.cpu32.pwrStateResidencyTicks::CLK_GATED 6832241479683                       # Cumulative time (in ticks) in various power states
system.cpu32.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu32.icache.demand_hits::.cpu32.inst     35810441                       # number of demand (read+write) hits
system.cpu32.icache.demand_hits::total       35810441                       # number of demand (read+write) hits
system.cpu32.icache.overall_hits::.cpu32.inst     35810441                       # number of overall hits
system.cpu32.icache.overall_hits::total      35810441                       # number of overall hits
system.cpu32.icache.demand_misses::.cpu32.inst       625459                       # number of demand (read+write) misses
system.cpu32.icache.demand_misses::total       625459                       # number of demand (read+write) misses
system.cpu32.icache.overall_misses::.cpu32.inst       625459                       # number of overall misses
system.cpu32.icache.overall_misses::total       625459                       # number of overall misses
system.cpu32.icache.demand_accesses::.cpu32.inst     36435900                       # number of demand (read+write) accesses
system.cpu32.icache.demand_accesses::total     36435900                       # number of demand (read+write) accesses
system.cpu32.icache.overall_accesses::.cpu32.inst     36435900                       # number of overall (read+write) accesses
system.cpu32.icache.overall_accesses::total     36435900                       # number of overall (read+write) accesses
system.cpu32.icache.demand_miss_rate::.cpu32.inst     0.017166                       # miss rate for demand accesses
system.cpu32.icache.demand_miss_rate::total     0.017166                       # miss rate for demand accesses
system.cpu32.icache.overall_miss_rate::.cpu32.inst     0.017166                       # miss rate for overall accesses
system.cpu32.icache.overall_miss_rate::total     0.017166                       # miss rate for overall accesses
system.cpu32.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu32.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu32.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu32.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu32.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu32.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu32.icache.writebacks::.writebacks       624935                       # number of writebacks
system.cpu32.icache.writebacks::total          624935                       # number of writebacks
system.cpu32.icache.replacements               624935                       # number of replacements
system.cpu32.icache.ReadReq_hits::.cpu32.inst     35810441                       # number of ReadReq hits
system.cpu32.icache.ReadReq_hits::total      35810441                       # number of ReadReq hits
system.cpu32.icache.ReadReq_misses::.cpu32.inst       625459                       # number of ReadReq misses
system.cpu32.icache.ReadReq_misses::total       625459                       # number of ReadReq misses
system.cpu32.icache.ReadReq_accesses::.cpu32.inst     36435900                       # number of ReadReq accesses(hits+misses)
system.cpu32.icache.ReadReq_accesses::total     36435900                       # number of ReadReq accesses(hits+misses)
system.cpu32.icache.ReadReq_miss_rate::.cpu32.inst     0.017166                       # miss rate for ReadReq accesses
system.cpu32.icache.ReadReq_miss_rate::total     0.017166                       # miss rate for ReadReq accesses
system.cpu32.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu32.icache.tags.tagsinuse         260.828338                       # Cycle average of tags in use
system.cpu32.icache.tags.total_refs          36435900                       # Total number of references to valid blocks.
system.cpu32.icache.tags.sampled_refs          625459                       # Sample count of references to valid blocks.
system.cpu32.icache.tags.avg_refs           58.254658                       # Average number of references to valid blocks.
system.cpu32.icache.tags.warmup_cycle    3423052127820                       # Cycle when the warmup percentage was hit.
system.cpu32.icache.tags.occ_blocks::.cpu32.inst   260.828338                       # Average occupied blocks per requestor
system.cpu32.icache.tags.occ_percent::.cpu32.inst     0.509430                       # Average percentage of cache occupancy
system.cpu32.icache.tags.occ_percent::total     0.509430                       # Average percentage of cache occupancy
system.cpu32.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu32.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu32.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu32.icache.tags.tag_accesses        73497259                       # Number of tag accesses
system.cpu32.icache.tags.data_accesses       73497259                       # Number of data accesses
system.cpu32.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu32.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu32.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu32.dcache.demand_hits::.cpu32.data     13871991                       # number of demand (read+write) hits
system.cpu32.dcache.demand_hits::total       13871991                       # number of demand (read+write) hits
system.cpu32.dcache.overall_hits::.cpu32.data     13940653                       # number of overall hits
system.cpu32.dcache.overall_hits::total      13940653                       # number of overall hits
system.cpu32.dcache.demand_misses::.cpu32.data       236448                       # number of demand (read+write) misses
system.cpu32.dcache.demand_misses::total       236448                       # number of demand (read+write) misses
system.cpu32.dcache.overall_misses::.cpu32.data       247605                       # number of overall misses
system.cpu32.dcache.overall_misses::total       247605                       # number of overall misses
system.cpu32.dcache.demand_accesses::.cpu32.data     14108439                       # number of demand (read+write) accesses
system.cpu32.dcache.demand_accesses::total     14108439                       # number of demand (read+write) accesses
system.cpu32.dcache.overall_accesses::.cpu32.data     14188258                       # number of overall (read+write) accesses
system.cpu32.dcache.overall_accesses::total     14188258                       # number of overall (read+write) accesses
system.cpu32.dcache.demand_miss_rate::.cpu32.data     0.016759                       # miss rate for demand accesses
system.cpu32.dcache.demand_miss_rate::total     0.016759                       # miss rate for demand accesses
system.cpu32.dcache.overall_miss_rate::.cpu32.data     0.017451                       # miss rate for overall accesses
system.cpu32.dcache.overall_miss_rate::total     0.017451                       # miss rate for overall accesses
system.cpu32.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu32.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu32.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu32.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu32.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu32.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu32.dcache.writebacks::.writebacks       102240                       # number of writebacks
system.cpu32.dcache.writebacks::total          102240                       # number of writebacks
system.cpu32.dcache.replacements               211394                       # number of replacements
system.cpu32.dcache.ReadReq_hits::.cpu32.data      7909560                       # number of ReadReq hits
system.cpu32.dcache.ReadReq_hits::total       7909560                       # number of ReadReq hits
system.cpu32.dcache.ReadReq_misses::.cpu32.data       169175                       # number of ReadReq misses
system.cpu32.dcache.ReadReq_misses::total       169175                       # number of ReadReq misses
system.cpu32.dcache.ReadReq_accesses::.cpu32.data      8078735                       # number of ReadReq accesses(hits+misses)
system.cpu32.dcache.ReadReq_accesses::total      8078735                       # number of ReadReq accesses(hits+misses)
system.cpu32.dcache.ReadReq_miss_rate::.cpu32.data     0.020941                       # miss rate for ReadReq accesses
system.cpu32.dcache.ReadReq_miss_rate::total     0.020941                       # miss rate for ReadReq accesses
system.cpu32.dcache.WriteReq_hits::.cpu32.data      5932353                       # number of WriteReq hits
system.cpu32.dcache.WriteReq_hits::total      5932353                       # number of WriteReq hits
system.cpu32.dcache.WriteReq_misses::.cpu32.data        44305                       # number of WriteReq misses
system.cpu32.dcache.WriteReq_misses::total        44305                       # number of WriteReq misses
system.cpu32.dcache.WriteReq_accesses::.cpu32.data      5976658                       # number of WriteReq accesses(hits+misses)
system.cpu32.dcache.WriteReq_accesses::total      5976658                       # number of WriteReq accesses(hits+misses)
system.cpu32.dcache.WriteReq_miss_rate::.cpu32.data     0.007413                       # miss rate for WriteReq accesses
system.cpu32.dcache.WriteReq_miss_rate::total     0.007413                       # miss rate for WriteReq accesses
system.cpu32.dcache.SoftPFReq_hits::.cpu32.data         1216                       # number of SoftPFReq hits
system.cpu32.dcache.SoftPFReq_hits::total         1216                       # number of SoftPFReq hits
system.cpu32.dcache.SoftPFReq_misses::.cpu32.data         1873                       # number of SoftPFReq misses
system.cpu32.dcache.SoftPFReq_misses::total         1873                       # number of SoftPFReq misses
system.cpu32.dcache.SoftPFReq_accesses::.cpu32.data         3089                       # number of SoftPFReq accesses(hits+misses)
system.cpu32.dcache.SoftPFReq_accesses::total         3089                       # number of SoftPFReq accesses(hits+misses)
system.cpu32.dcache.SoftPFReq_miss_rate::.cpu32.data     0.606345                       # miss rate for SoftPFReq accesses
system.cpu32.dcache.SoftPFReq_miss_rate::total     0.606345                       # miss rate for SoftPFReq accesses
system.cpu32.dcache.SoftPFExReq_hits::.cpu32.data        67446                       # number of SoftPFExReq hits
system.cpu32.dcache.SoftPFExReq_hits::total        67446                       # number of SoftPFExReq hits
system.cpu32.dcache.SoftPFExReq_misses::.cpu32.data         9284                       # number of SoftPFExReq misses
system.cpu32.dcache.SoftPFExReq_misses::total         9284                       # number of SoftPFExReq misses
system.cpu32.dcache.SoftPFExReq_accesses::.cpu32.data        76730                       # number of SoftPFExReq accesses(hits+misses)
system.cpu32.dcache.SoftPFExReq_accesses::total        76730                       # number of SoftPFExReq accesses(hits+misses)
system.cpu32.dcache.SoftPFExReq_miss_rate::.cpu32.data     0.120996                       # miss rate for SoftPFExReq accesses
system.cpu32.dcache.SoftPFExReq_miss_rate::total     0.120996                       # miss rate for SoftPFExReq accesses
system.cpu32.dcache.WriteLineReq_hits::.cpu32.data        30078                       # number of WriteLineReq hits
system.cpu32.dcache.WriteLineReq_hits::total        30078                       # number of WriteLineReq hits
system.cpu32.dcache.WriteLineReq_misses::.cpu32.data        22968                       # number of WriteLineReq misses
system.cpu32.dcache.WriteLineReq_misses::total        22968                       # number of WriteLineReq misses
system.cpu32.dcache.WriteLineReq_accesses::.cpu32.data        53046                       # number of WriteLineReq accesses(hits+misses)
system.cpu32.dcache.WriteLineReq_accesses::total        53046                       # number of WriteLineReq accesses(hits+misses)
system.cpu32.dcache.WriteLineReq_miss_rate::.cpu32.data     0.432983                       # miss rate for WriteLineReq accesses
system.cpu32.dcache.WriteLineReq_miss_rate::total     0.432983                       # miss rate for WriteLineReq accesses
system.cpu32.dcache.LoadLockedReq_hits::.cpu32.data       121598                       # number of LoadLockedReq hits
system.cpu32.dcache.LoadLockedReq_hits::total       121598                       # number of LoadLockedReq hits
system.cpu32.dcache.LoadLockedReq_misses::.cpu32.data         2287                       # number of LoadLockedReq misses
system.cpu32.dcache.LoadLockedReq_misses::total         2287                       # number of LoadLockedReq misses
system.cpu32.dcache.LoadLockedReq_accesses::.cpu32.data       123885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu32.dcache.LoadLockedReq_accesses::total       123885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu32.dcache.LoadLockedReq_miss_rate::.cpu32.data     0.018461                       # miss rate for LoadLockedReq accesses
system.cpu32.dcache.LoadLockedReq_miss_rate::total     0.018461                       # miss rate for LoadLockedReq accesses
system.cpu32.dcache.StoreCondReq_hits::.cpu32.data       121923                       # number of StoreCondReq hits
system.cpu32.dcache.StoreCondReq_hits::total       121923                       # number of StoreCondReq hits
system.cpu32.dcache.StoreCondReq_misses::.cpu32.data          250                       # number of StoreCondReq misses
system.cpu32.dcache.StoreCondReq_misses::total          250                       # number of StoreCondReq misses
system.cpu32.dcache.StoreCondReq_accesses::.cpu32.data       122173                       # number of StoreCondReq accesses(hits+misses)
system.cpu32.dcache.StoreCondReq_accesses::total       122173                       # number of StoreCondReq accesses(hits+misses)
system.cpu32.dcache.StoreCondReq_miss_rate::.cpu32.data     0.002046                       # miss rate for StoreCondReq accesses
system.cpu32.dcache.StoreCondReq_miss_rate::total     0.002046                       # miss rate for StoreCondReq accesses
system.cpu32.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu32.dcache.tags.tagsinuse         392.178357                       # Cycle average of tags in use
system.cpu32.dcache.tags.total_refs          14451001                       # Total number of references to valid blocks.
system.cpu32.dcache.tags.sampled_refs          234887                       # Sample count of references to valid blocks.
system.cpu32.dcache.tags.avg_refs           61.523205                       # Average number of references to valid blocks.
system.cpu32.dcache.tags.warmup_cycle    3423052155600                       # Cycle when the warmup percentage was hit.
system.cpu32.dcache.tags.occ_blocks::.cpu32.data   392.178357                       # Average occupied blocks per requestor
system.cpu32.dcache.tags.occ_percent::.cpu32.data     0.382987                       # Average percentage of cache occupancy
system.cpu32.dcache.tags.occ_percent::total     0.382987                       # Average percentage of cache occupancy
system.cpu32.dcache.tags.occ_task_id_blocks::1024          658                       # Occupied blocks per task id
system.cpu32.dcache.tags.age_task_id_blocks_1024::4          658                       # Occupied blocks per task id
system.cpu32.dcache.tags.occ_task_id_percent::1024     0.642578                       # Percentage of cache occupancy per task id
system.cpu32.dcache.tags.tag_accesses        29136931                       # Number of tag accesses
system.cpu32.dcache.tags.data_accesses       29136931                       # Number of data accesses
system.clk_domain.clock                         10000                       # Clock period in ticks
system.cpu30.numPwrStateTransitions              3230                       # Number of power state transitions
system.cpu30.pwrStateClkGateDist::samples         1600                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::mean   4373089097.815000                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::stdev  60956239841.192795                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::1000-5e+10         1590     99.38%     99.38% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::5e+10-1e+11            4      0.25%     99.62% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.69% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::2.5e+11-3e+11            2      0.12%     99.81% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::total          1600                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateResidencyTicks::ON   75351531764                       # Cumulative time (in ticks) in various power states
system.cpu30.pwrStateResidencyTicks::CLK_GATED 6996942556504                       # Cumulative time (in ticks) in various power states
system.cpu30.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu30.icache.demand_hits::.cpu30.inst     11354077                       # number of demand (read+write) hits
system.cpu30.icache.demand_hits::total       11354077                       # number of demand (read+write) hits
system.cpu30.icache.overall_hits::.cpu30.inst     11354077                       # number of overall hits
system.cpu30.icache.overall_hits::total      11354077                       # number of overall hits
system.cpu30.icache.demand_misses::.cpu30.inst       176037                       # number of demand (read+write) misses
system.cpu30.icache.demand_misses::total       176037                       # number of demand (read+write) misses
system.cpu30.icache.overall_misses::.cpu30.inst       176037                       # number of overall misses
system.cpu30.icache.overall_misses::total       176037                       # number of overall misses
system.cpu30.icache.demand_accesses::.cpu30.inst     11530114                       # number of demand (read+write) accesses
system.cpu30.icache.demand_accesses::total     11530114                       # number of demand (read+write) accesses
system.cpu30.icache.overall_accesses::.cpu30.inst     11530114                       # number of overall (read+write) accesses
system.cpu30.icache.overall_accesses::total     11530114                       # number of overall (read+write) accesses
system.cpu30.icache.demand_miss_rate::.cpu30.inst     0.015268                       # miss rate for demand accesses
system.cpu30.icache.demand_miss_rate::total     0.015268                       # miss rate for demand accesses
system.cpu30.icache.overall_miss_rate::.cpu30.inst     0.015268                       # miss rate for overall accesses
system.cpu30.icache.overall_miss_rate::total     0.015268                       # miss rate for overall accesses
system.cpu30.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu30.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu30.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.icache.writebacks::.writebacks       175513                       # number of writebacks
system.cpu30.icache.writebacks::total          175513                       # number of writebacks
system.cpu30.icache.replacements               175513                       # number of replacements
system.cpu30.icache.ReadReq_hits::.cpu30.inst     11354077                       # number of ReadReq hits
system.cpu30.icache.ReadReq_hits::total      11354077                       # number of ReadReq hits
system.cpu30.icache.ReadReq_misses::.cpu30.inst       176037                       # number of ReadReq misses
system.cpu30.icache.ReadReq_misses::total       176037                       # number of ReadReq misses
system.cpu30.icache.ReadReq_accesses::.cpu30.inst     11530114                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_accesses::total     11530114                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_miss_rate::.cpu30.inst     0.015268                       # miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_miss_rate::total     0.015268                       # miss rate for ReadReq accesses
system.cpu30.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu30.icache.tags.tagsinuse         265.309217                       # Cycle average of tags in use
system.cpu30.icache.tags.total_refs          11530114                       # Total number of references to valid blocks.
system.cpu30.icache.tags.sampled_refs          176037                       # Sample count of references to valid blocks.
system.cpu30.icache.tags.avg_refs           65.498242                       # Average number of references to valid blocks.
system.cpu30.icache.tags.warmup_cycle    3358548712404                       # Cycle when the warmup percentage was hit.
system.cpu30.icache.tags.occ_blocks::.cpu30.inst   265.309217                       # Average occupied blocks per requestor
system.cpu30.icache.tags.occ_percent::.cpu30.inst     0.518182                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_percent::total     0.518182                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu30.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu30.icache.tags.tag_accesses        23236265                       # Number of tag accesses
system.cpu30.icache.tags.data_accesses       23236265                       # Number of data accesses
system.cpu30.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu30.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu30.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu30.dcache.demand_hits::.cpu30.data      4247528                       # number of demand (read+write) hits
system.cpu30.dcache.demand_hits::total        4247528                       # number of demand (read+write) hits
system.cpu30.dcache.overall_hits::.cpu30.data      4277815                       # number of overall hits
system.cpu30.dcache.overall_hits::total       4277815                       # number of overall hits
system.cpu30.dcache.demand_misses::.cpu30.data       102998                       # number of demand (read+write) misses
system.cpu30.dcache.demand_misses::total       102998                       # number of demand (read+write) misses
system.cpu30.dcache.overall_misses::.cpu30.data       108467                       # number of overall misses
system.cpu30.dcache.overall_misses::total       108467                       # number of overall misses
system.cpu30.dcache.demand_accesses::.cpu30.data      4350526                       # number of demand (read+write) accesses
system.cpu30.dcache.demand_accesses::total      4350526                       # number of demand (read+write) accesses
system.cpu30.dcache.overall_accesses::.cpu30.data      4386282                       # number of overall (read+write) accesses
system.cpu30.dcache.overall_accesses::total      4386282                       # number of overall (read+write) accesses
system.cpu30.dcache.demand_miss_rate::.cpu30.data     0.023675                       # miss rate for demand accesses
system.cpu30.dcache.demand_miss_rate::total     0.023675                       # miss rate for demand accesses
system.cpu30.dcache.overall_miss_rate::.cpu30.data     0.024729                       # miss rate for overall accesses
system.cpu30.dcache.overall_miss_rate::total     0.024729                       # miss rate for overall accesses
system.cpu30.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu30.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.dcache.writebacks::.writebacks        38684                       # number of writebacks
system.cpu30.dcache.writebacks::total           38684                       # number of writebacks
system.cpu30.dcache.replacements                84152                       # number of replacements
system.cpu30.dcache.ReadReq_hits::.cpu30.data      2588801                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_hits::total       2588801                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_misses::.cpu30.data        73325                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_misses::total        73325                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_accesses::.cpu30.data      2662126                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_accesses::total      2662126                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_miss_rate::.cpu30.data     0.027544                       # miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_miss_rate::total     0.027544                       # miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_hits::.cpu30.data      1657852                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_hits::total      1657852                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_misses::.cpu30.data        19633                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_misses::total        19633                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_accesses::.cpu30.data      1677485                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::total      1677485                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_miss_rate::.cpu30.data     0.011704                       # miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_miss_rate::total     0.011704                       # miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_hits::.cpu30.data          244                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_hits::total          244                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_misses::.cpu30.data          648                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_misses::total          648                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_accesses::.cpu30.data          892                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::total          892                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_miss_rate::.cpu30.data     0.726457                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::total     0.726457                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFExReq_hits::.cpu30.data        30043                       # number of SoftPFExReq hits
system.cpu30.dcache.SoftPFExReq_hits::total        30043                       # number of SoftPFExReq hits
system.cpu30.dcache.SoftPFExReq_misses::.cpu30.data         4821                       # number of SoftPFExReq misses
system.cpu30.dcache.SoftPFExReq_misses::total         4821                       # number of SoftPFExReq misses
system.cpu30.dcache.SoftPFExReq_accesses::.cpu30.data        34864                       # number of SoftPFExReq accesses(hits+misses)
system.cpu30.dcache.SoftPFExReq_accesses::total        34864                       # number of SoftPFExReq accesses(hits+misses)
system.cpu30.dcache.SoftPFExReq_miss_rate::.cpu30.data     0.138280                       # miss rate for SoftPFExReq accesses
system.cpu30.dcache.SoftPFExReq_miss_rate::total     0.138280                       # miss rate for SoftPFExReq accesses
system.cpu30.dcache.WriteLineReq_hits::.cpu30.data          875                       # number of WriteLineReq hits
system.cpu30.dcache.WriteLineReq_hits::total          875                       # number of WriteLineReq hits
system.cpu30.dcache.WriteLineReq_misses::.cpu30.data        10040                       # number of WriteLineReq misses
system.cpu30.dcache.WriteLineReq_misses::total        10040                       # number of WriteLineReq misses
system.cpu30.dcache.WriteLineReq_accesses::.cpu30.data        10915                       # number of WriteLineReq accesses(hits+misses)
system.cpu30.dcache.WriteLineReq_accesses::total        10915                       # number of WriteLineReq accesses(hits+misses)
system.cpu30.dcache.WriteLineReq_miss_rate::.cpu30.data     0.919835                       # miss rate for WriteLineReq accesses
system.cpu30.dcache.WriteLineReq_miss_rate::total     0.919835                       # miss rate for WriteLineReq accesses
system.cpu30.dcache.LoadLockedReq_hits::.cpu30.data        38280                       # number of LoadLockedReq hits
system.cpu30.dcache.LoadLockedReq_hits::total        38280                       # number of LoadLockedReq hits
system.cpu30.dcache.LoadLockedReq_misses::.cpu30.data         1394                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_misses::total         1394                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_accesses::.cpu30.data        39674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::total        39674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_miss_rate::.cpu30.data     0.035136                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::total     0.035136                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_hits::.cpu30.data        38077                       # number of StoreCondReq hits
system.cpu30.dcache.StoreCondReq_hits::total        38077                       # number of StoreCondReq hits
system.cpu30.dcache.StoreCondReq_misses::.cpu30.data          157                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_accesses::.cpu30.data        38234                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::total        38234                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_miss_rate::.cpu30.data     0.004106                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::total     0.004106                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu30.dcache.tags.tagsinuse         364.744477                       # Cycle average of tags in use
system.cpu30.dcache.tags.total_refs           4470992                       # Total number of references to valid blocks.
system.cpu30.dcache.tags.sampled_refs          102816                       # Sample count of references to valid blocks.
system.cpu30.dcache.tags.avg_refs           43.485372                       # Average number of references to valid blocks.
system.cpu30.dcache.tags.warmup_cycle    3358548740184                       # Cycle when the warmup percentage was hit.
system.cpu30.dcache.tags.occ_blocks::.cpu30.data   364.744477                       # Average occupied blocks per requestor
system.cpu30.dcache.tags.occ_percent::.cpu30.data     0.356196                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_percent::total     0.356196                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_task_id_blocks::1024          994                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::2          793                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu30.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu30.dcache.tags.tag_accesses         9045792                       # Number of tag accesses
system.cpu30.dcache.tags.data_accesses        9045792                       # Number of data accesses
system.cpu31.numPwrStateTransitions              3025                       # Number of power state transitions
system.cpu31.pwrStateClkGateDist::samples         1503                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::mean   4666372016.271457                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::stdev  63321268489.504456                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::1000-5e+10         1494     99.40%     99.40% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::5e+10-1e+11            3      0.20%     99.60% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::2e+11-2.5e+11            2      0.13%     99.73% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::2.5e+11-3e+11            1      0.07%     99.80% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.87% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::5e+11-5.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::total          1503                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateResidencyTicks::ON   58736947812                       # Cumulative time (in ticks) in various power states
system.cpu31.pwrStateResidencyTicks::CLK_GATED 7013557140456                       # Cumulative time (in ticks) in various power states
system.cpu31.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu31.icache.demand_hits::.cpu31.inst      8848066                       # number of demand (read+write) hits
system.cpu31.icache.demand_hits::total        8848066                       # number of demand (read+write) hits
system.cpu31.icache.overall_hits::.cpu31.inst      8848066                       # number of overall hits
system.cpu31.icache.overall_hits::total       8848066                       # number of overall hits
system.cpu31.icache.demand_misses::.cpu31.inst       112262                       # number of demand (read+write) misses
system.cpu31.icache.demand_misses::total       112262                       # number of demand (read+write) misses
system.cpu31.icache.overall_misses::.cpu31.inst       112262                       # number of overall misses
system.cpu31.icache.overall_misses::total       112262                       # number of overall misses
system.cpu31.icache.demand_accesses::.cpu31.inst      8960328                       # number of demand (read+write) accesses
system.cpu31.icache.demand_accesses::total      8960328                       # number of demand (read+write) accesses
system.cpu31.icache.overall_accesses::.cpu31.inst      8960328                       # number of overall (read+write) accesses
system.cpu31.icache.overall_accesses::total      8960328                       # number of overall (read+write) accesses
system.cpu31.icache.demand_miss_rate::.cpu31.inst     0.012529                       # miss rate for demand accesses
system.cpu31.icache.demand_miss_rate::total     0.012529                       # miss rate for demand accesses
system.cpu31.icache.overall_miss_rate::.cpu31.inst     0.012529                       # miss rate for overall accesses
system.cpu31.icache.overall_miss_rate::total     0.012529                       # miss rate for overall accesses
system.cpu31.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu31.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu31.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.icache.writebacks::.writebacks       111738                       # number of writebacks
system.cpu31.icache.writebacks::total          111738                       # number of writebacks
system.cpu31.icache.replacements               111738                       # number of replacements
system.cpu31.icache.ReadReq_hits::.cpu31.inst      8848066                       # number of ReadReq hits
system.cpu31.icache.ReadReq_hits::total       8848066                       # number of ReadReq hits
system.cpu31.icache.ReadReq_misses::.cpu31.inst       112262                       # number of ReadReq misses
system.cpu31.icache.ReadReq_misses::total       112262                       # number of ReadReq misses
system.cpu31.icache.ReadReq_accesses::.cpu31.inst      8960328                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_accesses::total      8960328                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_miss_rate::.cpu31.inst     0.012529                       # miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_miss_rate::total     0.012529                       # miss rate for ReadReq accesses
system.cpu31.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu31.icache.tags.tagsinuse         263.069224                       # Cycle average of tags in use
system.cpu31.icache.tags.total_refs           8960328                       # Total number of references to valid blocks.
system.cpu31.icache.tags.sampled_refs          112262                       # Sample count of references to valid blocks.
system.cpu31.icache.tags.avg_refs           79.816216                       # Average number of references to valid blocks.
system.cpu31.icache.tags.warmup_cycle    3390800425668                       # Cycle when the warmup percentage was hit.
system.cpu31.icache.tags.occ_blocks::.cpu31.inst   263.069224                       # Average occupied blocks per requestor
system.cpu31.icache.tags.occ_percent::.cpu31.inst     0.513807                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_percent::total     0.513807                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu31.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu31.icache.tags.tag_accesses        18032918                       # Number of tag accesses
system.cpu31.icache.tags.data_accesses       18032918                       # Number of data accesses
system.cpu31.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu31.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu31.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu31.dcache.demand_hits::.cpu31.data      3338405                       # number of demand (read+write) hits
system.cpu31.dcache.demand_hits::total        3338405                       # number of demand (read+write) hits
system.cpu31.dcache.overall_hits::.cpu31.data      3363650                       # number of overall hits
system.cpu31.dcache.overall_hits::total       3363650                       # number of overall hits
system.cpu31.dcache.demand_misses::.cpu31.data        69984                       # number of demand (read+write) misses
system.cpu31.dcache.demand_misses::total        69984                       # number of demand (read+write) misses
system.cpu31.dcache.overall_misses::.cpu31.data        75206                       # number of overall misses
system.cpu31.dcache.overall_misses::total        75206                       # number of overall misses
system.cpu31.dcache.demand_accesses::.cpu31.data      3408389                       # number of demand (read+write) accesses
system.cpu31.dcache.demand_accesses::total      3408389                       # number of demand (read+write) accesses
system.cpu31.dcache.overall_accesses::.cpu31.data      3438856                       # number of overall (read+write) accesses
system.cpu31.dcache.overall_accesses::total      3438856                       # number of overall (read+write) accesses
system.cpu31.dcache.demand_miss_rate::.cpu31.data     0.020533                       # miss rate for demand accesses
system.cpu31.dcache.demand_miss_rate::total     0.020533                       # miss rate for demand accesses
system.cpu31.dcache.overall_miss_rate::.cpu31.data     0.021869                       # miss rate for overall accesses
system.cpu31.dcache.overall_miss_rate::total     0.021869                       # miss rate for overall accesses
system.cpu31.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.writebacks::.writebacks        23559                       # number of writebacks
system.cpu31.dcache.writebacks::total           23559                       # number of writebacks
system.cpu31.dcache.replacements                53303                       # number of replacements
system.cpu31.dcache.ReadReq_hits::.cpu31.data      2071442                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_hits::total       2071442                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_misses::.cpu31.data        50725                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_misses::total        50725                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_accesses::.cpu31.data      2122167                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_accesses::total      2122167                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_miss_rate::.cpu31.data     0.023902                       # miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_miss_rate::total     0.023902                       # miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_hits::.cpu31.data      1266520                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_hits::total      1266520                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_misses::.cpu31.data        14421                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_misses::total        14421                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_accesses::.cpu31.data      1280941                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::total      1280941                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_miss_rate::.cpu31.data     0.011258                       # miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_miss_rate::total     0.011258                       # miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_hits::.cpu31.data          371                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_hits::total          371                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_misses::.cpu31.data          361                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_misses::total          361                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_accesses::.cpu31.data          732                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::total          732                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_miss_rate::.cpu31.data     0.493169                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::total     0.493169                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFExReq_hits::.cpu31.data        24874                       # number of SoftPFExReq hits
system.cpu31.dcache.SoftPFExReq_hits::total        24874                       # number of SoftPFExReq hits
system.cpu31.dcache.SoftPFExReq_misses::.cpu31.data         4861                       # number of SoftPFExReq misses
system.cpu31.dcache.SoftPFExReq_misses::total         4861                       # number of SoftPFExReq misses
system.cpu31.dcache.SoftPFExReq_accesses::.cpu31.data        29735                       # number of SoftPFExReq accesses(hits+misses)
system.cpu31.dcache.SoftPFExReq_accesses::total        29735                       # number of SoftPFExReq accesses(hits+misses)
system.cpu31.dcache.SoftPFExReq_miss_rate::.cpu31.data     0.163477                       # miss rate for SoftPFExReq accesses
system.cpu31.dcache.SoftPFExReq_miss_rate::total     0.163477                       # miss rate for SoftPFExReq accesses
system.cpu31.dcache.WriteLineReq_hits::.cpu31.data          443                       # number of WriteLineReq hits
system.cpu31.dcache.WriteLineReq_hits::total          443                       # number of WriteLineReq hits
system.cpu31.dcache.WriteLineReq_misses::.cpu31.data         4838                       # number of WriteLineReq misses
system.cpu31.dcache.WriteLineReq_misses::total         4838                       # number of WriteLineReq misses
system.cpu31.dcache.WriteLineReq_accesses::.cpu31.data         5281                       # number of WriteLineReq accesses(hits+misses)
system.cpu31.dcache.WriteLineReq_accesses::total         5281                       # number of WriteLineReq accesses(hits+misses)
system.cpu31.dcache.WriteLineReq_miss_rate::.cpu31.data     0.916114                       # miss rate for WriteLineReq accesses
system.cpu31.dcache.WriteLineReq_miss_rate::total     0.916114                       # miss rate for WriteLineReq accesses
system.cpu31.dcache.LoadLockedReq_hits::.cpu31.data        31093                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_hits::total        31093                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_misses::.cpu31.data         1293                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_misses::total         1293                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_accesses::.cpu31.data        32386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::total        32386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_miss_rate::.cpu31.data     0.039925                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::total     0.039925                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_hits::.cpu31.data        30850                       # number of StoreCondReq hits
system.cpu31.dcache.StoreCondReq_hits::total        30850                       # number of StoreCondReq hits
system.cpu31.dcache.StoreCondReq_misses::.cpu31.data          117                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_accesses::.cpu31.data        30967                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::total        30967                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_miss_rate::.cpu31.data     0.003778                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::total     0.003778                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu31.dcache.tags.tagsinuse         377.305696                       # Cycle average of tags in use
system.cpu31.dcache.tags.total_refs           3506876                       # Total number of references to valid blocks.
system.cpu31.dcache.tags.sampled_refs           69860                       # Sample count of references to valid blocks.
system.cpu31.dcache.tags.avg_refs           50.198626                       # Average number of references to valid blocks.
system.cpu31.dcache.tags.warmup_cycle    3390800453448                       # Cycle when the warmup percentage was hit.
system.cpu31.dcache.tags.occ_blocks::.cpu31.data   377.305696                       # Average occupied blocks per requestor
system.cpu31.dcache.tags.occ_percent::.cpu31.data     0.368463                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_percent::total     0.368463                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_task_id_blocks::1024          722                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::4          722                       # Occupied blocks per task id
system.cpu31.dcache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu31.dcache.tags.tag_accesses         7085034                       # Number of tag accesses
system.cpu31.dcache.tags.data_accesses        7085034                       # Number of data accesses
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu00.inst          100                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu00.data           44                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu01.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu01.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu02.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu02.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu03.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu03.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu04.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu04.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu05.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu05.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu06.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu06.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu07.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu07.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu08.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu08.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu09.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu09.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu10.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu10.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu11.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu11.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu12.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu12.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu13.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu13.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu14.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu14.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu15.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu15.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu16.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu16.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu17.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu17.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu18.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu18.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu19.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu19.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu20.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu20.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu21.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu21.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu22.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu22.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu23.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu23.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu24.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu24.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu25.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu25.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu26.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu26.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu27.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu27.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu28.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu28.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu29.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu29.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu30.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu30.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu31.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu31.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu32.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu32.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu33.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu33.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu34.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu34.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu35.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu35.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu36.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu36.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu37.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu37.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu38.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu38.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu39.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu39.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu40.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu40.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu41.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu41.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu42.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu42.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu43.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu43.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu44.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu44.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu45.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu45.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu46.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu46.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu47.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu47.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu48.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu48.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu49.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu49.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu50.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu50.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu51.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu51.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu52.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu52.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu53.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu53.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu54.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu54.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu55.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu55.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu56.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu56.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu57.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu57.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu58.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu58.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu59.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu59.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu60.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu60.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu61.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu61.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu62.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu62.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu63.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu63.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu64.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu64.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         7056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu00.inst          100                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu01.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu02.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu03.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu04.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu05.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu06.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu07.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu08.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu09.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu10.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu11.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu12.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu13.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu14.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu15.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu16.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu17.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu18.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu19.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu20.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu21.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu22.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu23.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu24.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu25.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu26.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu27.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu28.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu29.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu30.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu31.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu32.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu33.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu34.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu35.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu36.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu37.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu38.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu39.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu40.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu41.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu42.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu43.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu44.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu45.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu46.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu47.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu48.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu49.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu50.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu51.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu52.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu53.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu54.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu55.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu56.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu57.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu58.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu59.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu60.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu61.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu62.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu63.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu64.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         5476                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu00.inst           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu00.data            6                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu01.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu01.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu02.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu02.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu03.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu03.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu04.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu04.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu05.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu05.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu06.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu06.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu07.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu07.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu08.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu08.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu09.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu09.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu10.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu10.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu11.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu11.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu12.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu12.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu13.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu13.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu14.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu14.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu15.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu15.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu16.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu16.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu17.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu17.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu18.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu18.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu19.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu19.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu20.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu20.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu21.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu21.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu22.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu22.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu23.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu23.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu24.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu24.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu25.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu25.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu26.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu26.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu27.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu27.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu28.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu28.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu29.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu29.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu30.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu30.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu31.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu31.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu32.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu32.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu33.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu33.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu34.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu34.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu35.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu35.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu36.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu36.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu37.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu37.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu38.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu38.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu39.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu39.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu40.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu40.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu41.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu41.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu42.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu42.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu43.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu43.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu44.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu44.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu45.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu45.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu46.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu46.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu47.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu47.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu48.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu48.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu49.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu49.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu50.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu50.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu51.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu51.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu52.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu52.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu53.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu53.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu54.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu54.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu55.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu55.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu56.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu56.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu57.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu57.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu58.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu58.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu59.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu59.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu60.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu60.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu61.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu61.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu62.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu62.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu63.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu63.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu64.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu64.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1567                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu00.inst           14                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu00.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu01.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu01.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu02.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu02.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu03.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu03.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu04.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu04.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu05.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu05.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu06.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu06.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu07.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu07.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu08.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu08.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu09.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu09.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu10.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu10.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu11.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu11.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu12.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu12.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu13.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu13.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu14.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu14.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu15.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu15.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu16.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu16.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu17.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu17.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu18.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu18.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu19.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu19.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu20.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu20.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu21.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu21.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu22.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu22.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu23.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu23.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu24.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu24.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu25.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu25.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu26.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu26.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu27.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu27.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu28.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu28.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu29.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu29.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu30.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu30.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu31.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu31.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu32.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu32.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu33.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu33.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu34.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu34.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu35.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu35.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu36.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu36.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu37.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu37.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu38.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu38.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu39.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu39.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu40.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu40.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu41.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu41.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu42.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu42.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu43.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu43.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu44.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu44.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu45.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu45.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu46.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu46.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu47.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu47.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu48.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu48.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu49.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu49.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu50.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu50.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu51.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu51.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu52.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu52.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu53.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu53.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu54.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu54.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu55.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu55.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu56.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu56.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu57.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu57.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu58.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu58.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu59.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu59.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu60.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu60.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu61.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu61.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu62.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu62.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu63.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu63.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu64.inst           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu64.data            3                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total            998                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu00.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu01.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu02.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu03.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu04.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu05.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu06.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu07.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu08.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu09.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu10.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu11.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu12.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu13.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu14.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu15.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu16.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu17.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu18.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu19.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu20.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu21.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu22.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu23.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu24.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu25.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu26.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu27.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu28.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu29.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu30.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu31.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu32.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu33.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu34.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu35.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu36.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu37.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu38.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu39.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu40.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu41.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu42.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu43.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu44.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu45.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu46.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu47.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu48.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu49.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu50.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu51.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu52.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu53.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu54.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu55.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu56.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu57.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu58.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu59.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu60.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu61.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu62.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu63.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu64.inst           12                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total          774                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu00.inst           14                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu00.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu01.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu01.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu02.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu02.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu03.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu03.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu04.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu04.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu05.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu05.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu06.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu06.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu07.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu07.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu08.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu08.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu09.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu09.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu10.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu10.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu11.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu11.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu12.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu12.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu13.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu13.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu14.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu14.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu15.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu15.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu16.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu16.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu17.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu17.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu18.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu18.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu19.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu19.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu20.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu20.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu21.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu21.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu22.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu22.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu23.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu23.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu24.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu24.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu25.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu25.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu26.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu26.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu27.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu27.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu28.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu28.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu29.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu29.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu30.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu30.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu31.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu31.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu32.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu32.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu33.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu33.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu34.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu34.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu35.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu35.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu36.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu36.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu37.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu37.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu38.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu38.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu39.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu39.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu40.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu40.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu41.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu41.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu42.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu42.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu43.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu43.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu44.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu44.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu45.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu45.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu46.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu46.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu47.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu47.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu48.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu48.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu49.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu49.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu50.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu50.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu51.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu51.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu52.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu52.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu53.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu53.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu54.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu54.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu55.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu55.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu56.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu56.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu57.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu57.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu58.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu58.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu59.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu59.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu60.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu60.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu61.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu61.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu62.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu62.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu63.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu63.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu64.inst           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu64.data            3                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total           998                       # Total bandwidth to/from this memory (bytes/s)
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions               5167                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples         2561                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    2278950899.830535                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   46596331861.050056                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10         2557     99.84%     99.84% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::5e+10-1e+11            2      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total           2561                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   1235900833802                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED 5836393254466                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    184488780                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       184488780                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    184488780                       # number of overall hits
system.cpu8.icache.overall_hits::total      184488780                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst      3195489                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total       3195489                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst      3195489                       # number of overall misses
system.cpu8.icache.overall_misses::total      3195489                       # number of overall misses
system.cpu8.icache.demand_accesses::.cpu08.inst    187684269                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    187684269                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    187684269                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    187684269                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.017026                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.017026                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.017026                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.017026                       # miss rate for overall accesses
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.writebacks::.writebacks      3194965                       # number of writebacks
system.cpu8.icache.writebacks::total          3194965                       # number of writebacks
system.cpu8.icache.replacements               3194965                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    184488780                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      184488780                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst      3195489                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total      3195489                       # number of ReadReq misses
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    187684269                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    187684269                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.017026                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.017026                       # miss rate for ReadReq accesses
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          314.730464                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          187684269                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs          3195489                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs            58.734131                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     2649013170768                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   314.730464                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.614708                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.614708                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses        378564027                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses       378564027                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data     74724856                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total        74724856                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data     74989523                       # number of overall hits
system.cpu8.dcache.overall_hits::total       74989523                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      1285337                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total       1285337                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      1338519                       # number of overall misses
system.cpu8.dcache.overall_misses::total      1338519                       # number of overall misses
system.cpu8.dcache.demand_accesses::.cpu08.data     76010193                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total     76010193                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data     76328042                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total     76328042                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.016910                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.016910                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.017536                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.017536                       # miss rate for overall accesses
system.cpu8.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks       676513                       # number of writebacks
system.cpu8.dcache.writebacks::total           676513                       # number of writebacks
system.cpu8.dcache.replacements               1250769                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     41482682                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total       41482682                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data       949978                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       949978                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     42432660                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total     42432660                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.022388                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.022388                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_hits::.cpu08.data     33228654                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      33228654                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       223823                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       223823                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     33452477                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     33452477                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.006691                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.006691                       # miss rate for WriteReq accesses
system.cpu8.dcache.SoftPFReq_hits::.cpu08.data         4550                       # number of SoftPFReq hits
system.cpu8.dcache.SoftPFReq_hits::total         4550                       # number of SoftPFReq hits
system.cpu8.dcache.SoftPFReq_misses::.cpu08.data        14774                       # number of SoftPFReq misses
system.cpu8.dcache.SoftPFReq_misses::total        14774                       # number of SoftPFReq misses
system.cpu8.dcache.SoftPFReq_accesses::.cpu08.data        19324                       # number of SoftPFReq accesses(hits+misses)
system.cpu8.dcache.SoftPFReq_accesses::total        19324                       # number of SoftPFReq accesses(hits+misses)
system.cpu8.dcache.SoftPFReq_miss_rate::.cpu08.data     0.764542                       # miss rate for SoftPFReq accesses
system.cpu8.dcache.SoftPFReq_miss_rate::total     0.764542                       # miss rate for SoftPFReq accesses
system.cpu8.dcache.SoftPFExReq_hits::.cpu08.data       260117                       # number of SoftPFExReq hits
system.cpu8.dcache.SoftPFExReq_hits::total       260117                       # number of SoftPFExReq hits
system.cpu8.dcache.SoftPFExReq_misses::.cpu08.data        38408                       # number of SoftPFExReq misses
system.cpu8.dcache.SoftPFExReq_misses::total        38408                       # number of SoftPFExReq misses
system.cpu8.dcache.SoftPFExReq_accesses::.cpu08.data       298525                       # number of SoftPFExReq accesses(hits+misses)
system.cpu8.dcache.SoftPFExReq_accesses::total       298525                       # number of SoftPFExReq accesses(hits+misses)
system.cpu8.dcache.SoftPFExReq_miss_rate::.cpu08.data     0.128659                       # miss rate for SoftPFExReq accesses
system.cpu8.dcache.SoftPFExReq_miss_rate::total     0.128659                       # miss rate for SoftPFExReq accesses
system.cpu8.dcache.WriteLineReq_hits::.cpu08.data        13520                       # number of WriteLineReq hits
system.cpu8.dcache.WriteLineReq_hits::total        13520                       # number of WriteLineReq hits
system.cpu8.dcache.WriteLineReq_misses::.cpu08.data       111536                       # number of WriteLineReq misses
system.cpu8.dcache.WriteLineReq_misses::total       111536                       # number of WriteLineReq misses
system.cpu8.dcache.WriteLineReq_accesses::.cpu08.data       125056                       # number of WriteLineReq accesses(hits+misses)
system.cpu8.dcache.WriteLineReq_accesses::total       125056                       # number of WriteLineReq accesses(hits+misses)
system.cpu8.dcache.WriteLineReq_miss_rate::.cpu08.data     0.891888                       # miss rate for WriteLineReq accesses
system.cpu8.dcache.WriteLineReq_miss_rate::total     0.891888                       # miss rate for WriteLineReq accesses
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       597400                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       597400                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         6650                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total         6650                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       604050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       604050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.011009                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.011009                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       601043                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       601043                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data          655                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total          655                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       601698                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       601698                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.001089                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.001089                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse          484.987667                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs           77567967                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs          1309695                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            59.225978                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     2649013198548                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data   484.987667                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.473621                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.473621                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          990                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3          522                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        156510015                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       156510015                       # Number of data accesses
system.cpu9.numPwrStateTransitions               4475                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples         2219                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    3115579246.053177                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   51612630120.330162                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10         2211     99.64%     99.64% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::5e+10-1e+11            3      0.14%     99.77% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1e+11-1.5e+11            1      0.05%     99.82% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.86% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.91% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::5e+11-5.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total           2219                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   158823741276                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED 6913470346992                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst     23928743                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total        23928743                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst     23928743                       # number of overall hits
system.cpu9.icache.overall_hits::total       23928743                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst       376971                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total        376971                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst       376971                       # number of overall misses
system.cpu9.icache.overall_misses::total       376971                       # number of overall misses
system.cpu9.icache.demand_accesses::.cpu09.inst     24305714                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total     24305714                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst     24305714                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total     24305714                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.015510                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.015510                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.015510                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.015510                       # miss rate for overall accesses
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.writebacks::.writebacks       376447                       # number of writebacks
system.cpu9.icache.writebacks::total           376447                       # number of writebacks
system.cpu9.icache.replacements                376447                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst     23928743                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total       23928743                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst       376971                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total       376971                       # number of ReadReq misses
system.cpu9.icache.ReadReq_accesses::.cpu09.inst     24305714                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total     24305714                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.015510                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.015510                       # miss rate for ReadReq accesses
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          312.213383                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs           24305714                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs           376971                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs            64.476350                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     2681264900700                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   312.213383                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.609792                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.609792                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses         48988399                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses        48988399                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data      8839767                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total         8839767                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data      8925974                       # number of overall hits
system.cpu9.dcache.overall_hits::total        8925974                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data       252144                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total        252144                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data       261859                       # number of overall misses
system.cpu9.dcache.overall_misses::total       261859                       # number of overall misses
system.cpu9.dcache.demand_accesses::.cpu09.data      9091911                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total      9091911                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data      9187833                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total      9187833                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.027733                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.027733                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.028501                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.028501                       # miss rate for overall accesses
system.cpu9.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks       104521                       # number of writebacks
system.cpu9.dcache.writebacks::total           104521                       # number of writebacks
system.cpu9.dcache.replacements                225092                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data      5274060                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total        5274060                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data       170774                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total       170774                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_accesses::.cpu09.data      5444834                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total      5444834                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.031364                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.031364                       # miss rate for ReadReq accesses
system.cpu9.dcache.WriteReq_hits::.cpu09.data      3559717                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total       3559717                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data        52743                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total        52743                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_accesses::.cpu09.data      3612460                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total      3612460                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.014600                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.014600                       # miss rate for WriteReq accesses
system.cpu9.dcache.SoftPFReq_hits::.cpu09.data          824                       # number of SoftPFReq hits
system.cpu9.dcache.SoftPFReq_hits::total          824                       # number of SoftPFReq hits
system.cpu9.dcache.SoftPFReq_misses::.cpu09.data         1504                       # number of SoftPFReq misses
system.cpu9.dcache.SoftPFReq_misses::total         1504                       # number of SoftPFReq misses
system.cpu9.dcache.SoftPFReq_accesses::.cpu09.data         2328                       # number of SoftPFReq accesses(hits+misses)
system.cpu9.dcache.SoftPFReq_accesses::total         2328                       # number of SoftPFReq accesses(hits+misses)
system.cpu9.dcache.SoftPFReq_miss_rate::.cpu09.data     0.646048                       # miss rate for SoftPFReq accesses
system.cpu9.dcache.SoftPFReq_miss_rate::total     0.646048                       # miss rate for SoftPFReq accesses
system.cpu9.dcache.SoftPFExReq_hits::.cpu09.data        85383                       # number of SoftPFExReq hits
system.cpu9.dcache.SoftPFExReq_hits::total        85383                       # number of SoftPFExReq hits
system.cpu9.dcache.SoftPFExReq_misses::.cpu09.data         8211                       # number of SoftPFExReq misses
system.cpu9.dcache.SoftPFExReq_misses::total         8211                       # number of SoftPFExReq misses
system.cpu9.dcache.SoftPFExReq_accesses::.cpu09.data        93594                       # number of SoftPFExReq accesses(hits+misses)
system.cpu9.dcache.SoftPFExReq_accesses::total        93594                       # number of SoftPFExReq accesses(hits+misses)
system.cpu9.dcache.SoftPFExReq_miss_rate::.cpu09.data     0.087730                       # miss rate for SoftPFExReq accesses
system.cpu9.dcache.SoftPFExReq_miss_rate::total     0.087730                       # miss rate for SoftPFExReq accesses
system.cpu9.dcache.WriteLineReq_hits::.cpu09.data         5990                       # number of WriteLineReq hits
system.cpu9.dcache.WriteLineReq_hits::total         5990                       # number of WriteLineReq hits
system.cpu9.dcache.WriteLineReq_misses::.cpu09.data        28627                       # number of WriteLineReq misses
system.cpu9.dcache.WriteLineReq_misses::total        28627                       # number of WriteLineReq misses
system.cpu9.dcache.WriteLineReq_accesses::.cpu09.data        34617                       # number of WriteLineReq accesses(hits+misses)
system.cpu9.dcache.WriteLineReq_accesses::total        34617                       # number of WriteLineReq accesses(hits+misses)
system.cpu9.dcache.WriteLineReq_miss_rate::.cpu09.data     0.826964                       # miss rate for WriteLineReq accesses
system.cpu9.dcache.WriteLineReq_miss_rate::total     0.826964                       # miss rate for WriteLineReq accesses
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       104193                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       104193                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         1942                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total         1942                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       106135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       106135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.018297                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.018297                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       104032                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       104032                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data          207                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total          207                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       104239                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       104239                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.001986                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.001986                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse          435.532205                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs            9430372                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs           245803                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            38.365569                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     2681264928480                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data   435.532205                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.425324                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.425324                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024          790                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::4          782                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses         19110573                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses        19110573                       # Number of data accesses
system.cpu6.numPwrStateTransitions               4990                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples         2475                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    2822761686.651313                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   48167926514.989914                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10         2463     99.52%     99.52% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::5e+10-1e+11            6      0.24%     99.76% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.80% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1.5e+11-2e+11            1      0.04%     99.84% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::2e+11-2.5e+11            1      0.04%     99.88% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::2.5e+11-3e+11            2      0.08%     99.96% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total           2475                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON    85958913806                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED 6986335174462                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst     13001998                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13001998                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst     13001998                       # number of overall hits
system.cpu6.icache.overall_hits::total       13001998                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst       189603                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        189603                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst       189603                       # number of overall misses
system.cpu6.icache.overall_misses::total       189603                       # number of overall misses
system.cpu6.icache.demand_accesses::.cpu06.inst     13191601                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13191601                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst     13191601                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13191601                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.014373                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.014373                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.014373                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.014373                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::.writebacks       189079                       # number of writebacks
system.cpu6.icache.writebacks::total           189079                       # number of writebacks
system.cpu6.icache.replacements                189079                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst     13001998                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13001998                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst       189603                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       189603                       # number of ReadReq misses
system.cpu6.icache.ReadReq_accesses::.cpu06.inst     13191601                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13191601                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.014373                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.014373                       # miss rate for ReadReq accesses
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          319.030885                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           13191601                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           189603                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            69.574854                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     2584505849484                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   319.030885                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.623107                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.623107                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         26572805                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        26572805                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data      4789569                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4789569                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data      4810943                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4810943                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data       168162                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        168162                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data       176277                       # number of overall misses
system.cpu6.dcache.overall_misses::total       176277                       # number of overall misses
system.cpu6.dcache.demand_accesses::.cpu06.data      4957731                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4957731                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data      4987220                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4987220                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.033919                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.033919                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.035346                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.035346                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks        66004                       # number of writebacks
system.cpu6.dcache.writebacks::total            66004                       # number of writebacks
system.cpu6.dcache.replacements                138046                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data      2930052                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2930052                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data       108931                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       108931                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_accesses::.cpu06.data      3038983                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3038983                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.035845                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.035845                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_hits::.cpu06.data      1857901                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1857901                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data        27143                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        27143                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_accesses::.cpu06.data      1885044                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1885044                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.014399                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.014399                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_hits::.cpu06.data          146                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          146                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_misses::.cpu06.data         1025                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total         1025                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_accesses::.cpu06.data         1171                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         1171                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_miss_rate::.cpu06.data     0.875320                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.875320                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFExReq_hits::.cpu06.data        21228                       # number of SoftPFExReq hits
system.cpu6.dcache.SoftPFExReq_hits::total        21228                       # number of SoftPFExReq hits
system.cpu6.dcache.SoftPFExReq_misses::.cpu06.data         7090                       # number of SoftPFExReq misses
system.cpu6.dcache.SoftPFExReq_misses::total         7090                       # number of SoftPFExReq misses
system.cpu6.dcache.SoftPFExReq_accesses::.cpu06.data        28318                       # number of SoftPFExReq accesses(hits+misses)
system.cpu6.dcache.SoftPFExReq_accesses::total        28318                       # number of SoftPFExReq accesses(hits+misses)
system.cpu6.dcache.SoftPFExReq_miss_rate::.cpu06.data     0.250371                       # miss rate for SoftPFExReq accesses
system.cpu6.dcache.SoftPFExReq_miss_rate::total     0.250371                       # miss rate for SoftPFExReq accesses
system.cpu6.dcache.WriteLineReq_hits::.cpu06.data         1616                       # number of WriteLineReq hits
system.cpu6.dcache.WriteLineReq_hits::total         1616                       # number of WriteLineReq hits
system.cpu6.dcache.WriteLineReq_misses::.cpu06.data        32088                       # number of WriteLineReq misses
system.cpu6.dcache.WriteLineReq_misses::total        32088                       # number of WriteLineReq misses
system.cpu6.dcache.WriteLineReq_accesses::.cpu06.data        33704                       # number of WriteLineReq accesses(hits+misses)
system.cpu6.dcache.WriteLineReq_accesses::total        33704                       # number of WriteLineReq accesses(hits+misses)
system.cpu6.dcache.WriteLineReq_miss_rate::.cpu06.data     0.952053                       # miss rate for WriteLineReq accesses
system.cpu6.dcache.WriteLineReq_miss_rate::total     0.952053                       # miss rate for WriteLineReq accesses
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data        32194                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        32194                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         1603                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1603                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data        33797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        33797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.047430                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.047430                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data        31520                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        31520                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data          140                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data        31660                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        31660                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.004422                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.004422                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse          470.336312                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            5053123                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           167874                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            30.100689                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     2584505877264                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data   470.336312                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.459313                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.459313                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          764                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          764                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         10274256                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        10274256                       # Number of data accesses
system.cpu7.numPwrStateTransitions               4925                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples         2445                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    2858771534.407362                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   48563202498.703247                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10         2431     99.43%     99.43% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::5e+10-1e+11            9      0.37%     99.80% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::2e+11-2.5e+11            2      0.08%     99.88% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::2.5e+11-3e+11            2      0.08%     99.96% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total           2445                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON    82597686642                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED 6989696401626                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst     12431082                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12431082                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst     12431082                       # number of overall hits
system.cpu7.icache.overall_hits::total       12431082                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst       178454                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        178454                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst       178454                       # number of overall misses
system.cpu7.icache.overall_misses::total       178454                       # number of overall misses
system.cpu7.icache.demand_accesses::.cpu07.inst     12609536                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12609536                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst     12609536                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12609536                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.014152                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.014152                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.014152                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.014152                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::.writebacks       177930                       # number of writebacks
system.cpu7.icache.writebacks::total           177930                       # number of writebacks
system.cpu7.icache.replacements                177930                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst     12431082                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12431082                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst       178454                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       178454                       # number of ReadReq misses
system.cpu7.icache.ReadReq_accesses::.cpu07.inst     12609536                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12609536                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.014152                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.014152                       # miss rate for ReadReq accesses
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          316.790860                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           12609536                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           178454                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            70.659868                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2616761440836                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   316.790860                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.618732                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.618732                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         25397526                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        25397526                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data      4624733                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4624733                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data      4651117                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4651117                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data       144867                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        144867                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data       151284                       # number of overall misses
system.cpu7.dcache.overall_misses::total       151284                       # number of overall misses
system.cpu7.dcache.demand_accesses::.cpu07.data      4769600                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4769600                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data      4802401                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4802401                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.030373                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030373                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.031502                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.031502                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks        51128                       # number of writebacks
system.cpu7.dcache.writebacks::total            51128                       # number of writebacks
system.cpu7.dcache.replacements                117332                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data      2805617                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2805617                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data       100116                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       100116                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_accesses::.cpu07.data      2905733                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2905733                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.034455                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.034455                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_hits::.cpu07.data      1814908                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1814908                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data        26006                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        26006                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_accesses::.cpu07.data      1840914                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1840914                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.014127                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.014127                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_hits::.cpu07.data          356                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          356                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_misses::.cpu07.data          809                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          809                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_accesses::.cpu07.data         1165                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         1165                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_miss_rate::.cpu07.data     0.694421                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.694421                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFExReq_hits::.cpu07.data        26028                       # number of SoftPFExReq hits
system.cpu7.dcache.SoftPFExReq_hits::total        26028                       # number of SoftPFExReq hits
system.cpu7.dcache.SoftPFExReq_misses::.cpu07.data         5608                       # number of SoftPFExReq misses
system.cpu7.dcache.SoftPFExReq_misses::total         5608                       # number of SoftPFExReq misses
system.cpu7.dcache.SoftPFExReq_accesses::.cpu07.data        31636                       # number of SoftPFExReq accesses(hits+misses)
system.cpu7.dcache.SoftPFExReq_accesses::total        31636                       # number of SoftPFExReq accesses(hits+misses)
system.cpu7.dcache.SoftPFExReq_miss_rate::.cpu07.data     0.177266                       # miss rate for SoftPFExReq accesses
system.cpu7.dcache.SoftPFExReq_miss_rate::total     0.177266                       # miss rate for SoftPFExReq accesses
system.cpu7.dcache.WriteLineReq_hits::.cpu07.data         4208                       # number of WriteLineReq hits
system.cpu7.dcache.WriteLineReq_hits::total         4208                       # number of WriteLineReq hits
system.cpu7.dcache.WriteLineReq_misses::.cpu07.data        18745                       # number of WriteLineReq misses
system.cpu7.dcache.WriteLineReq_misses::total        18745                       # number of WriteLineReq misses
system.cpu7.dcache.WriteLineReq_accesses::.cpu07.data        22953                       # number of WriteLineReq accesses(hits+misses)
system.cpu7.dcache.WriteLineReq_accesses::total        22953                       # number of WriteLineReq accesses(hits+misses)
system.cpu7.dcache.WriteLineReq_miss_rate::.cpu07.data     0.816669                       # miss rate for WriteLineReq accesses
system.cpu7.dcache.WriteLineReq_miss_rate::total     0.816669                       # miss rate for WriteLineReq accesses
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data        33415                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        33415                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         1812                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1812                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data        35227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        35227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.051438                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.051438                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data        32878                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        32878                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data          192                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          192                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data        33070                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        33070                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.005806                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.005806                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse          426.307991                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            4876708                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           144328                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            33.789064                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     2616761468616                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data   426.307991                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.416316                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.416316                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          783                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.778320                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          9897888                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         9897888                       # Number of data accesses
system.cpu4.numPwrStateTransitions               5480                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples         2723                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    2552257603.419023                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   46858878100.254799                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10         2713     99.63%     99.63% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::5e+10-1e+11            2      0.07%     99.71% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.74% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1.5e+11-2e+11            2      0.07%     99.82% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.85% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::3e+11-3.5e+11            1      0.04%     99.89% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::3.5e+11-4e+11            2      0.07%     99.96% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total           2723                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   122496634158                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED 6949797454110                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst     18666434                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        18666434                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst     18666434                       # number of overall hits
system.cpu4.icache.overall_hits::total       18666434                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst       291396                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        291396                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst       291396                       # number of overall misses
system.cpu4.icache.overall_misses::total       291396                       # number of overall misses
system.cpu4.icache.demand_accesses::.cpu04.inst     18957830                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     18957830                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst     18957830                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     18957830                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.015371                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015371                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.015371                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015371                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::.writebacks       290873                       # number of writebacks
system.cpu4.icache.writebacks::total           290873                       # number of writebacks
system.cpu4.icache.replacements                290873                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst     18666434                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       18666434                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst       291396                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       291396                       # number of ReadReq misses
system.cpu4.icache.ReadReq_accesses::.cpu04.inst     18957830                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     18957830                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.015371                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015371                       # miss rate for ReadReq accesses
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          323.800240                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           18957830                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           291396                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            65.058649                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     2520002334060                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   323.800240                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.632422                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.632422                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         38207056                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        38207056                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data      6618396                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         6618396                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data      6644897                       # number of overall hits
system.cpu4.dcache.overall_hits::total        6644897                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data       290621                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        290621                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data       301259                       # number of overall misses
system.cpu4.dcache.overall_misses::total       301259                       # number of overall misses
system.cpu4.dcache.demand_accesses::.cpu04.data      6909017                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      6909017                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data      6946156                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      6946156                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.042064                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.042064                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.043371                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.043371                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks       124640                       # number of writebacks
system.cpu4.dcache.writebacks::total           124640                       # number of writebacks
system.cpu4.dcache.replacements                238566                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data      4020531                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        4020531                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data       162254                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       162254                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_accesses::.cpu04.data      4182785                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      4182785                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.038791                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038791                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_hits::.cpu04.data      2592157                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2592157                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data        48740                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        48740                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_accesses::.cpu04.data      2640897                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2640897                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.018456                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.018456                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_hits::.cpu04.data          273                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          273                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_misses::.cpu04.data         2313                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total         2313                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_accesses::.cpu04.data         2586                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         2586                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_miss_rate::.cpu04.data     0.894432                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.894432                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFExReq_hits::.cpu04.data        26228                       # number of SoftPFExReq hits
system.cpu4.dcache.SoftPFExReq_hits::total        26228                       # number of SoftPFExReq hits
system.cpu4.dcache.SoftPFExReq_misses::.cpu04.data         8325                       # number of SoftPFExReq misses
system.cpu4.dcache.SoftPFExReq_misses::total         8325                       # number of SoftPFExReq misses
system.cpu4.dcache.SoftPFExReq_accesses::.cpu04.data        34553                       # number of SoftPFExReq accesses(hits+misses)
system.cpu4.dcache.SoftPFExReq_accesses::total        34553                       # number of SoftPFExReq accesses(hits+misses)
system.cpu4.dcache.SoftPFExReq_miss_rate::.cpu04.data     0.240934                       # miss rate for SoftPFExReq accesses
system.cpu4.dcache.SoftPFExReq_miss_rate::total     0.240934                       # miss rate for SoftPFExReq accesses
system.cpu4.dcache.WriteLineReq_hits::.cpu04.data         5708                       # number of WriteLineReq hits
system.cpu4.dcache.WriteLineReq_hits::total         5708                       # number of WriteLineReq hits
system.cpu4.dcache.WriteLineReq_misses::.cpu04.data        79627                       # number of WriteLineReq misses
system.cpu4.dcache.WriteLineReq_misses::total        79627                       # number of WriteLineReq misses
system.cpu4.dcache.WriteLineReq_accesses::.cpu04.data        85335                       # number of WriteLineReq accesses(hits+misses)
system.cpu4.dcache.WriteLineReq_accesses::total        85335                       # number of WriteLineReq accesses(hits+misses)
system.cpu4.dcache.WriteLineReq_miss_rate::.cpu04.data     0.933111                       # miss rate for WriteLineReq accesses
system.cpu4.dcache.WriteLineReq_miss_rate::total     0.933111                       # miss rate for WriteLineReq accesses
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data        43340                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        43340                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         1802                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1802                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data        45142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        45142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.039918                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.039918                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data        42784                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        42784                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data          134                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          134                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data        42918                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        42918                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.003122                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.003122                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse          430.767916                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            7034216                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           288680                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            24.366828                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     2520002361840                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data   430.767916                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.420672                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.420672                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          592                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          592                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         14357116                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        14357116                       # Number of data accesses
system.cpu5.numPwrStateTransitions               4544                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples         2253                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    3103047497.755437                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   53672760963.003517                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10         2246     99.69%     99.69% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::5e+10-1e+11            2      0.09%     99.78% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::2e+11-2.5e+11            1      0.04%     99.82% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.87% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::3e+11-3.5e+11            1      0.04%     99.91% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::8.5e+11-9e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total           2253                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON    81128075825                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED 6991166012443                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst     12164776                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12164776                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst     12164776                       # number of overall hits
system.cpu5.icache.overall_hits::total       12164776                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst       185769                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        185769                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst       185769                       # number of overall misses
system.cpu5.icache.overall_misses::total       185769                       # number of overall misses
system.cpu5.icache.demand_accesses::.cpu05.inst     12350545                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12350545                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst     12350545                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12350545                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.015041                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.015041                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.015041                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.015041                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::.writebacks       185246                       # number of writebacks
system.cpu5.icache.writebacks::total           185246                       # number of writebacks
system.cpu5.icache.replacements                185246                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst     12164776                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12164776                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst       185769                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       185769                       # number of ReadReq misses
system.cpu5.icache.ReadReq_accesses::.cpu05.inst     12350545                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12350545                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.015041                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.015041                       # miss rate for ReadReq accesses
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          321.270663                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12350545                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           185769                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            66.483348                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     2552254086216                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   321.270663                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.627482                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.627482                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         24886859                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        24886859                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data      4651305                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4651305                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data      4678568                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4678568                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data        99798                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         99798                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data       106721                       # number of overall misses
system.cpu5.dcache.overall_misses::total       106721                       # number of overall misses
system.cpu5.dcache.demand_accesses::.cpu05.data      4751103                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4751103                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data      4785289                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4785289                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.021005                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.021005                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.022302                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.022302                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks        34952                       # number of writebacks
system.cpu5.dcache.writebacks::total            34952                       # number of writebacks
system.cpu5.dcache.replacements                 75826                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data      2819062                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2819062                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data        69687                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        69687                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_accesses::.cpu05.data      2888749                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2888749                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.024124                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.024124                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_hits::.cpu05.data      1831538                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1831538                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data        22657                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        22657                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_accesses::.cpu05.data      1854195                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1854195                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.012219                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.012219                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_hits::.cpu05.data          471                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          471                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_misses::.cpu05.data          660                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          660                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_accesses::.cpu05.data         1131                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         1131                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_miss_rate::.cpu05.data     0.583554                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.583554                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFExReq_hits::.cpu05.data        26792                       # number of SoftPFExReq hits
system.cpu5.dcache.SoftPFExReq_hits::total        26792                       # number of SoftPFExReq hits
system.cpu5.dcache.SoftPFExReq_misses::.cpu05.data         6263                       # number of SoftPFExReq misses
system.cpu5.dcache.SoftPFExReq_misses::total         6263                       # number of SoftPFExReq misses
system.cpu5.dcache.SoftPFExReq_accesses::.cpu05.data        33055                       # number of SoftPFExReq accesses(hits+misses)
system.cpu5.dcache.SoftPFExReq_accesses::total        33055                       # number of SoftPFExReq accesses(hits+misses)
system.cpu5.dcache.SoftPFExReq_miss_rate::.cpu05.data     0.189472                       # miss rate for SoftPFExReq accesses
system.cpu5.dcache.SoftPFExReq_miss_rate::total     0.189472                       # miss rate for SoftPFExReq accesses
system.cpu5.dcache.WriteLineReq_hits::.cpu05.data          705                       # number of WriteLineReq hits
system.cpu5.dcache.WriteLineReq_hits::total          705                       # number of WriteLineReq hits
system.cpu5.dcache.WriteLineReq_misses::.cpu05.data         7454                       # number of WriteLineReq misses
system.cpu5.dcache.WriteLineReq_misses::total         7454                       # number of WriteLineReq misses
system.cpu5.dcache.WriteLineReq_accesses::.cpu05.data         8159                       # number of WriteLineReq accesses(hits+misses)
system.cpu5.dcache.WriteLineReq_accesses::total         8159                       # number of WriteLineReq accesses(hits+misses)
system.cpu5.dcache.WriteLineReq_miss_rate::.cpu05.data     0.913592                       # miss rate for WriteLineReq accesses
system.cpu5.dcache.WriteLineReq_miss_rate::total     0.913592                       # miss rate for WriteLineReq accesses
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data        35668                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        35668                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         1661                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1661                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data        37329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        37329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.044496                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.044496                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data        35090                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        35090                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data          133                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          133                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data        35223                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        35223                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.003776                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.003776                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse          413.495255                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            4861431                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            99349                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            48.932863                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     2552254113996                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data   413.495255                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.403804                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.403804                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          594                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          594                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          9822331                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         9822331                       # Number of data accesses
system.cpu2.numPwrStateTransitions               6026                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         2980                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    2324722062.682550                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   46644960539.365128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         2972     99.73%     99.73% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            3      0.10%     99.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.03%     99.87% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            2      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::8.5e+11-9e+11            1      0.03%     99.97% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      0.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           2980                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   144622341474                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 6927671746794                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst     21963575                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21963575                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst     21963575                       # number of overall hits
system.cpu2.icache.overall_hits::total       21963575                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst       366355                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        366355                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst       366355                       # number of overall misses
system.cpu2.icache.overall_misses::total       366355                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu02.inst     22329930                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     22329930                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst     22329930                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     22329930                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.016406                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016406                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.016406                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016406                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       365831                       # number of writebacks
system.cpu2.icache.writebacks::total           365831                       # number of writebacks
system.cpu2.icache.replacements                365831                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst     21963575                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21963575                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst       366355                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       366355                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu02.inst     22329930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     22329930                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.016406                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016406                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          327.782794                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22329930                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           366355                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            60.951618                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2455498790856                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   327.782794                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.640201                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.640201                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         45026215                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        45026215                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data      7770816                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7770816                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data      7806604                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7806604                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data       336827                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        336827                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data       350369                       # number of overall misses
system.cpu2.dcache.overall_misses::total       350369                       # number of overall misses
system.cpu2.dcache.demand_accesses::.cpu02.data      8107643                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8107643                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data      8156973                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8156973                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.041544                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041544                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.042953                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.042953                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       145295                       # number of writebacks
system.cpu2.dcache.writebacks::total           145295                       # number of writebacks
system.cpu2.dcache.replacements                273848                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data      4673664                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4673664                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data       181800                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181800                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_accesses::.cpu02.data      4855464                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4855464                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.037442                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037442                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_hits::.cpu02.data      3092284                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3092284                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data        60889                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        60889                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_accesses::.cpu02.data      3153173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3153173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.019310                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019310                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_hits::.cpu02.data          393                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          393                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu02.data         2919                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         2919                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu02.data         3312                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3312                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu02.data     0.881341                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.881341                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFExReq_hits::.cpu02.data        35395                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        35395                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu02.data        10623                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total        10623                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu02.data        46018                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        46018                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu02.data     0.230844                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.230844                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.WriteLineReq_hits::.cpu02.data         4868                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         4868                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu02.data        94138                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total        94138                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_accesses::.cpu02.data        99006                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total        99006                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu02.data     0.950831                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.950831                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data        51943                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51943                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         2027                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2027                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data        53970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        53970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.037558                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037558                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data        51415                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        51415                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data          159                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data        51574                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        51574                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.003083                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.003083                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          431.140488                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8263921                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           334481                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.706698                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2455498818636                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data   431.140488                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.421036                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.421036                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          778                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          778                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16862719                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16862719                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4702                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2320                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3025342148.743966                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   52696128783.564621                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2312     99.66%     99.66% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            3      0.13%     99.78% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            2      0.09%     99.87% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.91% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::9e+11-9.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2320                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53500303182                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 7018793785086                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst      8032908                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8032908                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst      8032908                       # number of overall hits
system.cpu3.icache.overall_hits::total        8032908                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst        82227                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         82227                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst        82227                       # number of overall misses
system.cpu3.icache.overall_misses::total        82227                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu03.inst      8115135                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8115135                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst      8115135                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8115135                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.010133                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010133                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.010133                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010133                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        81703                       # number of writebacks
system.cpu3.icache.writebacks::total            81703                       # number of writebacks
system.cpu3.icache.replacements                 81703                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst      8032908                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8032908                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst        82227                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        82227                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu03.inst      8115135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8115135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.010133                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010133                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          325.786353                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8115135                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            82227                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            98.691853                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2487750537456                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   325.786353                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.636301                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.636301                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16312497                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16312497                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data      3075448                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3075448                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data      3090561                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3090561                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data        45578                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         45578                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data        48609                       # number of overall misses
system.cpu3.dcache.overall_misses::total        48609                       # number of overall misses
system.cpu3.dcache.demand_accesses::.cpu03.data      3121026                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3121026                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data      3139170                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3139170                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.014604                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014604                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.015485                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.015485                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        10842                       # number of writebacks
system.cpu3.dcache.writebacks::total            10842                       # number of writebacks
system.cpu3.dcache.replacements                 29740                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data      1931112                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1931112                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data        36032                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        36032                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_accesses::.cpu03.data      1967144                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1967144                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.018317                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018317                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_hits::.cpu03.data      1144124                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1144124                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data         7573                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7573                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_accesses::.cpu03.data      1151697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1151697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.006576                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006576                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_hits::.cpu03.data           63                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           63                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu03.data          127                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          127                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu03.data          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          190                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu03.data     0.668421                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.668421                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFExReq_hits::.cpu03.data        15050                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total        15050                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu03.data         2904                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total         2904                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu03.data        17954                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total        17954                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu03.data     0.161747                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.161747                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.WriteLineReq_hits::.cpu03.data          212                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_hits::total          212                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_misses::.cpu03.data         1973                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_misses::total         1973                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_accesses::.cpu03.data         2185                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::total         2185                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_miss_rate::.cpu03.data     0.902975                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::total     0.902975                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data        18846                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18846                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         1615                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1615                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data        20461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.078931                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.078931                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data        18275                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18275                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data          122                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data        18397                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18397                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.006632                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.006632                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          450.371501                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3179626                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            46453                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.448238                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2487750565236                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data   450.371501                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.439816                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.439816                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          741                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          741                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.723633                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          6406097                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         6406097                       # Number of data accesses
system.cpu0.numPwrStateTransitions               6580                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         3286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1201968491.154900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5685800331.197509                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         3280     99.82%     99.82% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+10-1e+11            4      0.12%     99.94% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1e+11-1.5e+11            1      0.03%     99.97% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2e+11-2.5e+11            1      0.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 231967777048                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           3286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3122625626333                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 3949668461935                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst    489244589                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       489244589                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst    489244589                       # number of overall hits
system.cpu0.icache.overall_hits::total      489244589                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst      1771390                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1771390                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst      1771390                       # number of overall misses
system.cpu0.icache.overall_misses::total      1771390                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu00.inst    491015979                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    491015979                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst    491015979                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    491015979                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.003608                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003608                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.003608                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003608                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1770793                       # number of writebacks
system.cpu0.icache.writebacks::total          1770793                       # number of writebacks
system.cpu0.icache.replacements               1770792                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst    489244589                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      489244589                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst      1771390                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1771390                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu00.inst    491015979                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    491015979                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.003608                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003608                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          502.091797                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          491015979                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1771390                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           277.192475                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         48731676                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   502.091797                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.980648                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.980648                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        983803348                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       983803348                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    159037547                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       159037547                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    159479734                       # number of overall hits
system.cpu0.dcache.overall_hits::total      159479734                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      8198335                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8198335                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data     12384106                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12384106                       # number of overall misses
system.cpu0.dcache.demand_accesses::.cpu00.data    167235882                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    167235882                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    171863840                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    171863840                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.049023                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.049023                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.072058                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.072058                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11255075                       # number of writebacks
system.cpu0.dcache.writebacks::total         11255075                       # number of writebacks
system.cpu0.dcache.replacements              12161292                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data     75330200                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       75330200                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      1330375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1330375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_accesses::.cpu00.data     76660575                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     76660575                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.017354                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017354                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_hits::.cpu00.data     83660517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      83660517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      4993985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4993985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_accesses::.cpu00.data     88654502                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     88654502                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.056331                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056331                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_hits::.cpu00.data        14891                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        14891                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu00.data        10559                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        10559                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu00.data        25450                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        25450                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu00.data     0.414892                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.414892                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFExReq_hits::.cpu00.data       427296                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total       427296                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu00.data      4175212                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total      4175212                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu00.data      4602508                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total      4602508                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu00.data     0.907160                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.907160                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.WriteLineReq_hits::.cpu00.data        46830                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total        46830                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.cpu00.data      1873975                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total      1873975                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_accesses::.cpu00.data      1920805                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total      1920805                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu00.data     0.975620                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.975620                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data       519028                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       519028                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         2943                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2943                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data       521971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       521971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.005638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005638                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data       520345                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       520345                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data          516                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          516                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data       520861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       520861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.000991                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000991                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1005.808390                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          172920170                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12274583                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.087661                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         48759456                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data  1005.808390                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.982235                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982235                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          933                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          933                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.911133                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        358150401                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       358150401                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5033                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2485                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    2816139098.785110                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49773260679.329887                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2476     99.64%     99.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            3      0.12%     99.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.04%     99.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.04%     99.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.04%     99.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.04%     99.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.04%     99.96% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      0.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2485                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    74188427787                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 6998105660481                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst     11034132                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11034132                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst     11034132                       # number of overall hits
system.cpu1.icache.overall_hits::total       11034132                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst       165345                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        165345                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst       165345                       # number of overall misses
system.cpu1.icache.overall_misses::total       165345                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu01.inst     11199477                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11199477                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst     11199477                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11199477                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.014764                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014764                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.014764                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014764                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       164821                       # number of writebacks
system.cpu1.icache.writebacks::total           164821                       # number of writebacks
system.cpu1.icache.replacements                164821                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst     11034132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11034132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst       165345                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       165345                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu01.inst     11199477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11199477                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.014764                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014764                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          330.314017                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11199477                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           165345                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.733993                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2423246755344                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   330.314017                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.645145                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.645145                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22564299                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22564299                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data      4261675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4261675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data      4284390                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4284390                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data        74265                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         74265                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data        79175                       # number of overall misses
system.cpu1.dcache.overall_misses::total        79175                       # number of overall misses
system.cpu1.dcache.demand_accesses::.cpu01.data      4335940                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4335940                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data      4363565                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4363565                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.017128                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017128                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.018145                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018145                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        22166                       # number of writebacks
system.cpu1.dcache.writebacks::total            22166                       # number of writebacks
system.cpu1.dcache.replacements                 53503                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data      2569764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2569764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data        54115                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        54115                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_accesses::.cpu01.data      2623879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2623879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.020624                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020624                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_hits::.cpu01.data      1691521                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1691521                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data        13997                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13997                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_accesses::.cpu01.data      1705518                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1705518                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.008207                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008207                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_hits::.cpu01.data          278                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          278                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu01.data          651                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          651                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu01.data          929                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          929                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu01.data     0.700753                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.700753                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFExReq_hits::.cpu01.data        22437                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total        22437                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu01.data         4259                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         4259                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu01.data        26696                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total        26696                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu01.data     0.159537                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.159537                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.WriteLineReq_hits::.cpu01.data          390                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total          390                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu01.data         6153                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         6153                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_accesses::.cpu01.data         6543                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         6543                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu01.data     0.940394                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.940394                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data        29216                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        29216                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         1487                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1487                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data        30703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        30703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.048432                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.048432                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data        28684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        28684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data        28829                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        28829                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.005030                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.005030                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          462.685230                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4425958                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            74908                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            59.085251                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2423246783124                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   462.685230                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.451841                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.451841                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          564                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          564                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.550781                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8926866                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8926866                       # Number of data accesses
system.cpu61.numPwrStateTransitions              2883                       # Number of power state transitions
system.cpu61.pwrStateClkGateDist::samples         1416                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::mean   4964753890.185028                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::stdev  68184001825.131256                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::1000-5e+10         1410     99.58%     99.58% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.65% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::2.5e+11-3e+11            3      0.21%     99.86% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::9e+11-9.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::total          1416                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateResidencyTicks::ON   42202579766                       # Cumulative time (in ticks) in various power states
system.cpu61.pwrStateResidencyTicks::CLK_GATED 7030091508502                       # Cumulative time (in ticks) in various power states
system.cpu61.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu61.icache.demand_hits::.cpu61.inst      6434552                       # number of demand (read+write) hits
system.cpu61.icache.demand_hits::total        6434552                       # number of demand (read+write) hits
system.cpu61.icache.overall_hits::.cpu61.inst      6434552                       # number of overall hits
system.cpu61.icache.overall_hits::total       6434552                       # number of overall hits
system.cpu61.icache.demand_misses::.cpu61.inst        75064                       # number of demand (read+write) misses
system.cpu61.icache.demand_misses::total        75064                       # number of demand (read+write) misses
system.cpu61.icache.overall_misses::.cpu61.inst        75064                       # number of overall misses
system.cpu61.icache.overall_misses::total        75064                       # number of overall misses
system.cpu61.icache.demand_accesses::.cpu61.inst      6509616                       # number of demand (read+write) accesses
system.cpu61.icache.demand_accesses::total      6509616                       # number of demand (read+write) accesses
system.cpu61.icache.overall_accesses::.cpu61.inst      6509616                       # number of overall (read+write) accesses
system.cpu61.icache.overall_accesses::total      6509616                       # number of overall (read+write) accesses
system.cpu61.icache.demand_miss_rate::.cpu61.inst     0.011531                       # miss rate for demand accesses
system.cpu61.icache.demand_miss_rate::total     0.011531                       # miss rate for demand accesses
system.cpu61.icache.overall_miss_rate::.cpu61.inst     0.011531                       # miss rate for overall accesses
system.cpu61.icache.overall_miss_rate::total     0.011531                       # miss rate for overall accesses
system.cpu61.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu61.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu61.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu61.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu61.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu61.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu61.icache.writebacks::.writebacks        74541                       # number of writebacks
system.cpu61.icache.writebacks::total           74541                       # number of writebacks
system.cpu61.icache.replacements                74541                       # number of replacements
system.cpu61.icache.ReadReq_hits::.cpu61.inst      6434552                       # number of ReadReq hits
system.cpu61.icache.ReadReq_hits::total       6434552                       # number of ReadReq hits
system.cpu61.icache.ReadReq_misses::.cpu61.inst        75064                       # number of ReadReq misses
system.cpu61.icache.ReadReq_misses::total        75064                       # number of ReadReq misses
system.cpu61.icache.ReadReq_accesses::.cpu61.inst      6509616                       # number of ReadReq accesses(hits+misses)
system.cpu61.icache.ReadReq_accesses::total      6509616                       # number of ReadReq accesses(hits+misses)
system.cpu61.icache.ReadReq_miss_rate::.cpu61.inst     0.011531                       # miss rate for ReadReq accesses
system.cpu61.icache.ReadReq_miss_rate::total     0.011531                       # miss rate for ReadReq accesses
system.cpu61.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu61.icache.tags.tagsinuse         195.412687                       # Cycle average of tags in use
system.cpu61.icache.tags.total_refs           6509616                       # Total number of references to valid blocks.
system.cpu61.icache.tags.sampled_refs           75064                       # Sample count of references to valid blocks.
system.cpu61.icache.tags.avg_refs           86.720878                       # Average number of references to valid blocks.
system.cpu61.icache.tags.warmup_cycle    4358376086640                       # Cycle when the warmup percentage was hit.
system.cpu61.icache.tags.occ_blocks::.cpu61.inst   195.412687                       # Average occupied blocks per requestor
system.cpu61.icache.tags.occ_percent::.cpu61.inst     0.381665                       # Average percentage of cache occupancy
system.cpu61.icache.tags.occ_percent::total     0.381665                       # Average percentage of cache occupancy
system.cpu61.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu61.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu61.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu61.icache.tags.tag_accesses        13094296                       # Number of tag accesses
system.cpu61.icache.tags.data_accesses       13094296                       # Number of data accesses
system.cpu61.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu61.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu61.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu61.dcache.demand_hits::.cpu61.data      2414283                       # number of demand (read+write) hits
system.cpu61.dcache.demand_hits::total        2414283                       # number of demand (read+write) hits
system.cpu61.dcache.overall_hits::.cpu61.data      2427184                       # number of overall hits
system.cpu61.dcache.overall_hits::total       2427184                       # number of overall hits
system.cpu61.dcache.demand_misses::.cpu61.data        54453                       # number of demand (read+write) misses
system.cpu61.dcache.demand_misses::total        54453                       # number of demand (read+write) misses
system.cpu61.dcache.overall_misses::.cpu61.data        58941                       # number of overall misses
system.cpu61.dcache.overall_misses::total        58941                       # number of overall misses
system.cpu61.dcache.demand_accesses::.cpu61.data      2468736                       # number of demand (read+write) accesses
system.cpu61.dcache.demand_accesses::total      2468736                       # number of demand (read+write) accesses
system.cpu61.dcache.overall_accesses::.cpu61.data      2486125                       # number of overall (read+write) accesses
system.cpu61.dcache.overall_accesses::total      2486125                       # number of overall (read+write) accesses
system.cpu61.dcache.demand_miss_rate::.cpu61.data     0.022057                       # miss rate for demand accesses
system.cpu61.dcache.demand_miss_rate::total     0.022057                       # miss rate for demand accesses
system.cpu61.dcache.overall_miss_rate::.cpu61.data     0.023708                       # miss rate for overall accesses
system.cpu61.dcache.overall_miss_rate::total     0.023708                       # miss rate for overall accesses
system.cpu61.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu61.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu61.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu61.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu61.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu61.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu61.dcache.writebacks::.writebacks        15009                       # number of writebacks
system.cpu61.dcache.writebacks::total           15009                       # number of writebacks
system.cpu61.dcache.replacements                41519                       # number of replacements
system.cpu61.dcache.ReadReq_hits::.cpu61.data      1537178                       # number of ReadReq hits
system.cpu61.dcache.ReadReq_hits::total       1537178                       # number of ReadReq hits
system.cpu61.dcache.ReadReq_misses::.cpu61.data        39972                       # number of ReadReq misses
system.cpu61.dcache.ReadReq_misses::total        39972                       # number of ReadReq misses
system.cpu61.dcache.ReadReq_accesses::.cpu61.data      1577150                       # number of ReadReq accesses(hits+misses)
system.cpu61.dcache.ReadReq_accesses::total      1577150                       # number of ReadReq accesses(hits+misses)
system.cpu61.dcache.ReadReq_miss_rate::.cpu61.data     0.025344                       # miss rate for ReadReq accesses
system.cpu61.dcache.ReadReq_miss_rate::total     0.025344                       # miss rate for ReadReq accesses
system.cpu61.dcache.WriteReq_hits::.cpu61.data       876880                       # number of WriteReq hits
system.cpu61.dcache.WriteReq_hits::total       876880                       # number of WriteReq hits
system.cpu61.dcache.WriteReq_misses::.cpu61.data        10302                       # number of WriteReq misses
system.cpu61.dcache.WriteReq_misses::total        10302                       # number of WriteReq misses
system.cpu61.dcache.WriteReq_accesses::.cpu61.data       887182                       # number of WriteReq accesses(hits+misses)
system.cpu61.dcache.WriteReq_accesses::total       887182                       # number of WriteReq accesses(hits+misses)
system.cpu61.dcache.WriteReq_miss_rate::.cpu61.data     0.011612                       # miss rate for WriteReq accesses
system.cpu61.dcache.WriteReq_miss_rate::total     0.011612                       # miss rate for WriteReq accesses
system.cpu61.dcache.SoftPFReq_hits::.cpu61.data           88                       # number of SoftPFReq hits
system.cpu61.dcache.SoftPFReq_hits::total           88                       # number of SoftPFReq hits
system.cpu61.dcache.SoftPFReq_misses::.cpu61.data          259                       # number of SoftPFReq misses
system.cpu61.dcache.SoftPFReq_misses::total          259                       # number of SoftPFReq misses
system.cpu61.dcache.SoftPFReq_accesses::.cpu61.data          347                       # number of SoftPFReq accesses(hits+misses)
system.cpu61.dcache.SoftPFReq_accesses::total          347                       # number of SoftPFReq accesses(hits+misses)
system.cpu61.dcache.SoftPFReq_miss_rate::.cpu61.data     0.746398                       # miss rate for SoftPFReq accesses
system.cpu61.dcache.SoftPFReq_miss_rate::total     0.746398                       # miss rate for SoftPFReq accesses
system.cpu61.dcache.SoftPFExReq_hits::.cpu61.data        12813                       # number of SoftPFExReq hits
system.cpu61.dcache.SoftPFExReq_hits::total        12813                       # number of SoftPFExReq hits
system.cpu61.dcache.SoftPFExReq_misses::.cpu61.data         4229                       # number of SoftPFExReq misses
system.cpu61.dcache.SoftPFExReq_misses::total         4229                       # number of SoftPFExReq misses
system.cpu61.dcache.SoftPFExReq_accesses::.cpu61.data        17042                       # number of SoftPFExReq accesses(hits+misses)
system.cpu61.dcache.SoftPFExReq_accesses::total        17042                       # number of SoftPFExReq accesses(hits+misses)
system.cpu61.dcache.SoftPFExReq_miss_rate::.cpu61.data     0.248152                       # miss rate for SoftPFExReq accesses
system.cpu61.dcache.SoftPFExReq_miss_rate::total     0.248152                       # miss rate for SoftPFExReq accesses
system.cpu61.dcache.WriteLineReq_hits::.cpu61.data          225                       # number of WriteLineReq hits
system.cpu61.dcache.WriteLineReq_hits::total          225                       # number of WriteLineReq hits
system.cpu61.dcache.WriteLineReq_misses::.cpu61.data         4179                       # number of WriteLineReq misses
system.cpu61.dcache.WriteLineReq_misses::total         4179                       # number of WriteLineReq misses
system.cpu61.dcache.WriteLineReq_accesses::.cpu61.data         4404                       # number of WriteLineReq accesses(hits+misses)
system.cpu61.dcache.WriteLineReq_accesses::total         4404                       # number of WriteLineReq accesses(hits+misses)
system.cpu61.dcache.WriteLineReq_miss_rate::.cpu61.data     0.948910                       # miss rate for WriteLineReq accesses
system.cpu61.dcache.WriteLineReq_miss_rate::total     0.948910                       # miss rate for WriteLineReq accesses
system.cpu61.dcache.LoadLockedReq_hits::.cpu61.data        18324                       # number of LoadLockedReq hits
system.cpu61.dcache.LoadLockedReq_hits::total        18324                       # number of LoadLockedReq hits
system.cpu61.dcache.LoadLockedReq_misses::.cpu61.data         1119                       # number of LoadLockedReq misses
system.cpu61.dcache.LoadLockedReq_misses::total         1119                       # number of LoadLockedReq misses
system.cpu61.dcache.LoadLockedReq_accesses::.cpu61.data        19443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu61.dcache.LoadLockedReq_accesses::total        19443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu61.dcache.LoadLockedReq_miss_rate::.cpu61.data     0.057553                       # miss rate for LoadLockedReq accesses
system.cpu61.dcache.LoadLockedReq_miss_rate::total     0.057553                       # miss rate for LoadLockedReq accesses
system.cpu61.dcache.StoreCondReq_hits::.cpu61.data        18013                       # number of StoreCondReq hits
system.cpu61.dcache.StoreCondReq_hits::total        18013                       # number of StoreCondReq hits
system.cpu61.dcache.StoreCondReq_misses::.cpu61.data          151                       # number of StoreCondReq misses
system.cpu61.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu61.dcache.StoreCondReq_accesses::.cpu61.data        18164                       # number of StoreCondReq accesses(hits+misses)
system.cpu61.dcache.StoreCondReq_accesses::total        18164                       # number of StoreCondReq accesses(hits+misses)
system.cpu61.dcache.StoreCondReq_miss_rate::.cpu61.data     0.008313                       # miss rate for StoreCondReq accesses
system.cpu61.dcache.StoreCondReq_miss_rate::total     0.008313                       # miss rate for StoreCondReq accesses
system.cpu61.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu61.dcache.tags.tagsinuse         285.920575                       # Cycle average of tags in use
system.cpu61.dcache.tags.total_refs           2526731                       # Total number of references to valid blocks.
system.cpu61.dcache.tags.sampled_refs           54543                       # Sample count of references to valid blocks.
system.cpu61.dcache.tags.avg_refs           46.325486                       # Average number of references to valid blocks.
system.cpu61.dcache.tags.warmup_cycle    4358376114420                       # Cycle when the warmup percentage was hit.
system.cpu61.dcache.tags.occ_blocks::.cpu61.data   285.920575                       # Average occupied blocks per requestor
system.cpu61.dcache.tags.occ_percent::.cpu61.data     0.279219                       # Average percentage of cache occupancy
system.cpu61.dcache.tags.occ_percent::total     0.279219                       # Average percentage of cache occupancy
system.cpu61.dcache.tags.occ_task_id_blocks::1024          719                       # Occupied blocks per task id
system.cpu61.dcache.tags.age_task_id_blocks_1024::4          719                       # Occupied blocks per task id
system.cpu61.dcache.tags.occ_task_id_percent::1024     0.702148                       # Percentage of cache occupancy per task id
system.cpu61.dcache.tags.tag_accesses         5108155                       # Number of tag accesses
system.cpu61.dcache.tags.data_accesses        5108155                       # Number of data accesses
system.cpu60.numPwrStateTransitions              2683                       # Number of power state transitions
system.cpu60.pwrStateClkGateDist::samples         1328                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::mean   5257798356.255271                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::stdev  70653744719.641968                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::1000-5e+10         1322     99.55%     99.55% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.62% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.77% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.85% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::9e+11-9.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::total          1328                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateResidencyTicks::ON   89937871161                       # Cumulative time (in ticks) in various power states
system.cpu60.pwrStateResidencyTicks::CLK_GATED 6982356217107                       # Cumulative time (in ticks) in various power states
system.cpu60.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu60.icache.demand_hits::.cpu60.inst     13455774                       # number of demand (read+write) hits
system.cpu60.icache.demand_hits::total       13455774                       # number of demand (read+write) hits
system.cpu60.icache.overall_hits::.cpu60.inst     13455774                       # number of overall hits
system.cpu60.icache.overall_hits::total      13455774                       # number of overall hits
system.cpu60.icache.demand_misses::.cpu60.inst       274837                       # number of demand (read+write) misses
system.cpu60.icache.demand_misses::total       274837                       # number of demand (read+write) misses
system.cpu60.icache.overall_misses::.cpu60.inst       274837                       # number of overall misses
system.cpu60.icache.overall_misses::total       274837                       # number of overall misses
system.cpu60.icache.demand_accesses::.cpu60.inst     13730611                       # number of demand (read+write) accesses
system.cpu60.icache.demand_accesses::total     13730611                       # number of demand (read+write) accesses
system.cpu60.icache.overall_accesses::.cpu60.inst     13730611                       # number of overall (read+write) accesses
system.cpu60.icache.overall_accesses::total     13730611                       # number of overall (read+write) accesses
system.cpu60.icache.demand_miss_rate::.cpu60.inst     0.020016                       # miss rate for demand accesses
system.cpu60.icache.demand_miss_rate::total     0.020016                       # miss rate for demand accesses
system.cpu60.icache.overall_miss_rate::.cpu60.inst     0.020016                       # miss rate for overall accesses
system.cpu60.icache.overall_miss_rate::total     0.020016                       # miss rate for overall accesses
system.cpu60.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu60.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu60.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu60.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu60.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu60.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu60.icache.writebacks::.writebacks       274313                       # number of writebacks
system.cpu60.icache.writebacks::total          274313                       # number of writebacks
system.cpu60.icache.replacements               274313                       # number of replacements
system.cpu60.icache.ReadReq_hits::.cpu60.inst     13455774                       # number of ReadReq hits
system.cpu60.icache.ReadReq_hits::total      13455774                       # number of ReadReq hits
system.cpu60.icache.ReadReq_misses::.cpu60.inst       274837                       # number of ReadReq misses
system.cpu60.icache.ReadReq_misses::total       274837                       # number of ReadReq misses
system.cpu60.icache.ReadReq_accesses::.cpu60.inst     13730611                       # number of ReadReq accesses(hits+misses)
system.cpu60.icache.ReadReq_accesses::total     13730611                       # number of ReadReq accesses(hits+misses)
system.cpu60.icache.ReadReq_miss_rate::.cpu60.inst     0.020016                       # miss rate for ReadReq accesses
system.cpu60.icache.ReadReq_miss_rate::total     0.020016                       # miss rate for ReadReq accesses
system.cpu60.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu60.icache.tags.tagsinuse         197.660628                       # Cycle average of tags in use
system.cpu60.icache.tags.total_refs          13730611                       # Total number of references to valid blocks.
system.cpu60.icache.tags.sampled_refs          274837                       # Sample count of references to valid blocks.
system.cpu60.icache.tags.avg_refs           49.959107                       # Average number of references to valid blocks.
system.cpu60.icache.tags.warmup_cycle    4326123890004                       # Cycle when the warmup percentage was hit.
system.cpu60.icache.tags.occ_blocks::.cpu60.inst   197.660628                       # Average occupied blocks per requestor
system.cpu60.icache.tags.occ_percent::.cpu60.inst     0.386056                       # Average percentage of cache occupancy
system.cpu60.icache.tags.occ_percent::total     0.386056                       # Average percentage of cache occupancy
system.cpu60.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu60.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu60.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu60.icache.tags.tag_accesses        27736059                       # Number of tag accesses
system.cpu60.icache.tags.data_accesses       27736059                       # Number of data accesses
system.cpu60.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu60.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu60.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu60.dcache.demand_hits::.cpu60.data      5027367                       # number of demand (read+write) hits
system.cpu60.dcache.demand_hits::total        5027367                       # number of demand (read+write) hits
system.cpu60.dcache.overall_hits::.cpu60.data      5058268                       # number of overall hits
system.cpu60.dcache.overall_hits::total       5058268                       # number of overall hits
system.cpu60.dcache.demand_misses::.cpu60.data       125092                       # number of demand (read+write) misses
system.cpu60.dcache.demand_misses::total       125092                       # number of demand (read+write) misses
system.cpu60.dcache.overall_misses::.cpu60.data       134131                       # number of overall misses
system.cpu60.dcache.overall_misses::total       134131                       # number of overall misses
system.cpu60.dcache.demand_accesses::.cpu60.data      5152459                       # number of demand (read+write) accesses
system.cpu60.dcache.demand_accesses::total      5152459                       # number of demand (read+write) accesses
system.cpu60.dcache.overall_accesses::.cpu60.data      5192399                       # number of overall (read+write) accesses
system.cpu60.dcache.overall_accesses::total      5192399                       # number of overall (read+write) accesses
system.cpu60.dcache.demand_miss_rate::.cpu60.data     0.024278                       # miss rate for demand accesses
system.cpu60.dcache.demand_miss_rate::total     0.024278                       # miss rate for demand accesses
system.cpu60.dcache.overall_miss_rate::.cpu60.data     0.025832                       # miss rate for overall accesses
system.cpu60.dcache.overall_miss_rate::total     0.025832                       # miss rate for overall accesses
system.cpu60.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu60.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu60.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu60.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu60.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu60.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu60.dcache.writebacks::.writebacks        47861                       # number of writebacks
system.cpu60.dcache.writebacks::total           47861                       # number of writebacks
system.cpu60.dcache.replacements               109930                       # number of replacements
system.cpu60.dcache.ReadReq_hits::.cpu60.data      2909797                       # number of ReadReq hits
system.cpu60.dcache.ReadReq_hits::total       2909797                       # number of ReadReq hits
system.cpu60.dcache.ReadReq_misses::.cpu60.data        86447                       # number of ReadReq misses
system.cpu60.dcache.ReadReq_misses::total        86447                       # number of ReadReq misses
system.cpu60.dcache.ReadReq_accesses::.cpu60.data      2996244                       # number of ReadReq accesses(hits+misses)
system.cpu60.dcache.ReadReq_accesses::total      2996244                       # number of ReadReq accesses(hits+misses)
system.cpu60.dcache.ReadReq_miss_rate::.cpu60.data     0.028852                       # miss rate for ReadReq accesses
system.cpu60.dcache.ReadReq_miss_rate::total     0.028852                       # miss rate for ReadReq accesses
system.cpu60.dcache.WriteReq_hits::.cpu60.data      2114391                       # number of WriteReq hits
system.cpu60.dcache.WriteReq_hits::total      2114391                       # number of WriteReq hits
system.cpu60.dcache.WriteReq_misses::.cpu60.data        23940                       # number of WriteReq misses
system.cpu60.dcache.WriteReq_misses::total        23940                       # number of WriteReq misses
system.cpu60.dcache.WriteReq_accesses::.cpu60.data      2138331                       # number of WriteReq accesses(hits+misses)
system.cpu60.dcache.WriteReq_accesses::total      2138331                       # number of WriteReq accesses(hits+misses)
system.cpu60.dcache.WriteReq_miss_rate::.cpu60.data     0.011196                       # miss rate for WriteReq accesses
system.cpu60.dcache.WriteReq_miss_rate::total     0.011196                       # miss rate for WriteReq accesses
system.cpu60.dcache.SoftPFReq_hits::.cpu60.data          873                       # number of SoftPFReq hits
system.cpu60.dcache.SoftPFReq_hits::total          873                       # number of SoftPFReq hits
system.cpu60.dcache.SoftPFReq_misses::.cpu60.data         1275                       # number of SoftPFReq misses
system.cpu60.dcache.SoftPFReq_misses::total         1275                       # number of SoftPFReq misses
system.cpu60.dcache.SoftPFReq_accesses::.cpu60.data         2148                       # number of SoftPFReq accesses(hits+misses)
system.cpu60.dcache.SoftPFReq_accesses::total         2148                       # number of SoftPFReq accesses(hits+misses)
system.cpu60.dcache.SoftPFReq_miss_rate::.cpu60.data     0.593575                       # miss rate for SoftPFReq accesses
system.cpu60.dcache.SoftPFReq_miss_rate::total     0.593575                       # miss rate for SoftPFReq accesses
system.cpu60.dcache.SoftPFExReq_hits::.cpu60.data        30028                       # number of SoftPFExReq hits
system.cpu60.dcache.SoftPFExReq_hits::total        30028                       # number of SoftPFExReq hits
system.cpu60.dcache.SoftPFExReq_misses::.cpu60.data         7764                       # number of SoftPFExReq misses
system.cpu60.dcache.SoftPFExReq_misses::total         7764                       # number of SoftPFExReq misses
system.cpu60.dcache.SoftPFExReq_accesses::.cpu60.data        37792                       # number of SoftPFExReq accesses(hits+misses)
system.cpu60.dcache.SoftPFExReq_accesses::total        37792                       # number of SoftPFExReq accesses(hits+misses)
system.cpu60.dcache.SoftPFExReq_miss_rate::.cpu60.data     0.205440                       # miss rate for SoftPFExReq accesses
system.cpu60.dcache.SoftPFExReq_miss_rate::total     0.205440                       # miss rate for SoftPFExReq accesses
system.cpu60.dcache.WriteLineReq_hits::.cpu60.data         3179                       # number of WriteLineReq hits
system.cpu60.dcache.WriteLineReq_hits::total         3179                       # number of WriteLineReq hits
system.cpu60.dcache.WriteLineReq_misses::.cpu60.data        14705                       # number of WriteLineReq misses
system.cpu60.dcache.WriteLineReq_misses::total        14705                       # number of WriteLineReq misses
system.cpu60.dcache.WriteLineReq_accesses::.cpu60.data        17884                       # number of WriteLineReq accesses(hits+misses)
system.cpu60.dcache.WriteLineReq_accesses::total        17884                       # number of WriteLineReq accesses(hits+misses)
system.cpu60.dcache.WriteLineReq_miss_rate::.cpu60.data     0.822243                       # miss rate for WriteLineReq accesses
system.cpu60.dcache.WriteLineReq_miss_rate::total     0.822243                       # miss rate for WriteLineReq accesses
system.cpu60.dcache.LoadLockedReq_hits::.cpu60.data        56708                       # number of LoadLockedReq hits
system.cpu60.dcache.LoadLockedReq_hits::total        56708                       # number of LoadLockedReq hits
system.cpu60.dcache.LoadLockedReq_misses::.cpu60.data         1537                       # number of LoadLockedReq misses
system.cpu60.dcache.LoadLockedReq_misses::total         1537                       # number of LoadLockedReq misses
system.cpu60.dcache.LoadLockedReq_accesses::.cpu60.data        58245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu60.dcache.LoadLockedReq_accesses::total        58245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu60.dcache.LoadLockedReq_miss_rate::.cpu60.data     0.026389                       # miss rate for LoadLockedReq accesses
system.cpu60.dcache.LoadLockedReq_miss_rate::total     0.026389                       # miss rate for LoadLockedReq accesses
system.cpu60.dcache.StoreCondReq_hits::.cpu60.data        56485                       # number of StoreCondReq hits
system.cpu60.dcache.StoreCondReq_hits::total        56485                       # number of StoreCondReq hits
system.cpu60.dcache.StoreCondReq_misses::.cpu60.data          333                       # number of StoreCondReq misses
system.cpu60.dcache.StoreCondReq_misses::total          333                       # number of StoreCondReq misses
system.cpu60.dcache.StoreCondReq_accesses::.cpu60.data        56818                       # number of StoreCondReq accesses(hits+misses)
system.cpu60.dcache.StoreCondReq_accesses::total        56818                       # number of StoreCondReq accesses(hits+misses)
system.cpu60.dcache.StoreCondReq_miss_rate::.cpu60.data     0.005861                       # miss rate for StoreCondReq accesses
system.cpu60.dcache.StoreCondReq_miss_rate::total     0.005861                       # miss rate for StoreCondReq accesses
system.cpu60.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu60.dcache.tags.tagsinuse         305.766507                       # Cycle average of tags in use
system.cpu60.dcache.tags.total_refs           5314362                       # Total number of references to valid blocks.
system.cpu60.dcache.tags.sampled_refs          127094                       # Sample count of references to valid blocks.
system.cpu60.dcache.tags.avg_refs           41.814421                       # Average number of references to valid blocks.
system.cpu60.dcache.tags.warmup_cycle    4326123917784                       # Cycle when the warmup percentage was hit.
system.cpu60.dcache.tags.occ_blocks::.cpu60.data   305.766507                       # Average occupied blocks per requestor
system.cpu60.dcache.tags.occ_percent::.cpu60.data     0.298600                       # Average percentage of cache occupancy
system.cpu60.dcache.tags.occ_percent::total     0.298600                       # Average percentage of cache occupancy
system.cpu60.dcache.tags.occ_task_id_blocks::1024          886                       # Occupied blocks per task id
system.cpu60.dcache.tags.age_task_id_blocks_1024::4          886                       # Occupied blocks per task id
system.cpu60.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu60.dcache.tags.tag_accesses        10755846                       # Number of tag accesses
system.cpu60.dcache.tags.data_accesses       10755846                       # Number of data accesses
system.cpu63.numPwrStateTransitions              2416                       # Number of power state transitions
system.cpu63.pwrStateClkGateDist::samples         1199                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::mean   5836601164.801501                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::stdev  74346706985.614761                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::1000-5e+10         1193     99.50%     99.50% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.58% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::2.5e+11-3e+11            2      0.17%     99.75% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::9e+11-9.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::total          1199                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateResidencyTicks::ON   74209291671                       # Cumulative time (in ticks) in various power states
system.cpu63.pwrStateResidencyTicks::CLK_GATED 6998084796597                       # Cumulative time (in ticks) in various power states
system.cpu63.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu63.icache.demand_hits::.cpu63.inst     11013452                       # number of demand (read+write) hits
system.cpu63.icache.demand_hits::total       11013452                       # number of demand (read+write) hits
system.cpu63.icache.overall_hits::.cpu63.inst     11013452                       # number of overall hits
system.cpu63.icache.overall_hits::total      11013452                       # number of overall hits
system.cpu63.icache.demand_misses::.cpu63.inst       279792                       # number of demand (read+write) misses
system.cpu63.icache.demand_misses::total       279792                       # number of demand (read+write) misses
system.cpu63.icache.overall_misses::.cpu63.inst       279792                       # number of overall misses
system.cpu63.icache.overall_misses::total       279792                       # number of overall misses
system.cpu63.icache.demand_accesses::.cpu63.inst     11293244                       # number of demand (read+write) accesses
system.cpu63.icache.demand_accesses::total     11293244                       # number of demand (read+write) accesses
system.cpu63.icache.overall_accesses::.cpu63.inst     11293244                       # number of overall (read+write) accesses
system.cpu63.icache.overall_accesses::total     11293244                       # number of overall (read+write) accesses
system.cpu63.icache.demand_miss_rate::.cpu63.inst     0.024775                       # miss rate for demand accesses
system.cpu63.icache.demand_miss_rate::total     0.024775                       # miss rate for demand accesses
system.cpu63.icache.overall_miss_rate::.cpu63.inst     0.024775                       # miss rate for overall accesses
system.cpu63.icache.overall_miss_rate::total     0.024775                       # miss rate for overall accesses
system.cpu63.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu63.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu63.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu63.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu63.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu63.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu63.icache.writebacks::.writebacks       279268                       # number of writebacks
system.cpu63.icache.writebacks::total          279268                       # number of writebacks
system.cpu63.icache.replacements               279268                       # number of replacements
system.cpu63.icache.ReadReq_hits::.cpu63.inst     11013452                       # number of ReadReq hits
system.cpu63.icache.ReadReq_hits::total      11013452                       # number of ReadReq hits
system.cpu63.icache.ReadReq_misses::.cpu63.inst       279792                       # number of ReadReq misses
system.cpu63.icache.ReadReq_misses::total       279792                       # number of ReadReq misses
system.cpu63.icache.ReadReq_accesses::.cpu63.inst     11293244                       # number of ReadReq accesses(hits+misses)
system.cpu63.icache.ReadReq_accesses::total     11293244                       # number of ReadReq accesses(hits+misses)
system.cpu63.icache.ReadReq_miss_rate::.cpu63.inst     0.024775                       # miss rate for ReadReq accesses
system.cpu63.icache.ReadReq_miss_rate::total     0.024775                       # miss rate for ReadReq accesses
system.cpu63.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu63.icache.tags.tagsinuse         190.900389                       # Cycle average of tags in use
system.cpu63.icache.tags.total_refs          11293244                       # Total number of references to valid blocks.
system.cpu63.icache.tags.sampled_refs          279792                       # Sample count of references to valid blocks.
system.cpu63.icache.tags.avg_refs           40.362998                       # Average number of references to valid blocks.
system.cpu63.icache.tags.warmup_cycle    4422879557616                       # Cycle when the warmup percentage was hit.
system.cpu63.icache.tags.occ_blocks::.cpu63.inst   190.900389                       # Average occupied blocks per requestor
system.cpu63.icache.tags.occ_percent::.cpu63.inst     0.372852                       # Average percentage of cache occupancy
system.cpu63.icache.tags.occ_percent::total     0.372852                       # Average percentage of cache occupancy
system.cpu63.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu63.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu63.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu63.icache.tags.tag_accesses        22866280                       # Number of tag accesses
system.cpu63.icache.tags.data_accesses       22866280                       # Number of data accesses
system.cpu63.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu63.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu63.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu63.dcache.demand_hits::.cpu63.data      4259500                       # number of demand (read+write) hits
system.cpu63.dcache.demand_hits::total        4259500                       # number of demand (read+write) hits
system.cpu63.dcache.overall_hits::.cpu63.data      4287709                       # number of overall hits
system.cpu63.dcache.overall_hits::total       4287709                       # number of overall hits
system.cpu63.dcache.demand_misses::.cpu63.data       103733                       # number of demand (read+write) misses
system.cpu63.dcache.demand_misses::total       103733                       # number of demand (read+write) misses
system.cpu63.dcache.overall_misses::.cpu63.data       110944                       # number of overall misses
system.cpu63.dcache.overall_misses::total       110944                       # number of overall misses
system.cpu63.dcache.demand_accesses::.cpu63.data      4363233                       # number of demand (read+write) accesses
system.cpu63.dcache.demand_accesses::total      4363233                       # number of demand (read+write) accesses
system.cpu63.dcache.overall_accesses::.cpu63.data      4398653                       # number of overall (read+write) accesses
system.cpu63.dcache.overall_accesses::total      4398653                       # number of overall (read+write) accesses
system.cpu63.dcache.demand_miss_rate::.cpu63.data     0.023774                       # miss rate for demand accesses
system.cpu63.dcache.demand_miss_rate::total     0.023774                       # miss rate for demand accesses
system.cpu63.dcache.overall_miss_rate::.cpu63.data     0.025222                       # miss rate for overall accesses
system.cpu63.dcache.overall_miss_rate::total     0.025222                       # miss rate for overall accesses
system.cpu63.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu63.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu63.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu63.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu63.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu63.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu63.dcache.writebacks::.writebacks        44516                       # number of writebacks
system.cpu63.dcache.writebacks::total           44516                       # number of writebacks
system.cpu63.dcache.replacements                88563                       # number of replacements
system.cpu63.dcache.ReadReq_hits::.cpu63.data      2525031                       # number of ReadReq hits
system.cpu63.dcache.ReadReq_hits::total       2525031                       # number of ReadReq hits
system.cpu63.dcache.ReadReq_misses::.cpu63.data        72390                       # number of ReadReq misses
system.cpu63.dcache.ReadReq_misses::total        72390                       # number of ReadReq misses
system.cpu63.dcache.ReadReq_accesses::.cpu63.data      2597421                       # number of ReadReq accesses(hits+misses)
system.cpu63.dcache.ReadReq_accesses::total      2597421                       # number of ReadReq accesses(hits+misses)
system.cpu63.dcache.ReadReq_miss_rate::.cpu63.data     0.027870                       # miss rate for ReadReq accesses
system.cpu63.dcache.ReadReq_miss_rate::total     0.027870                       # miss rate for ReadReq accesses
system.cpu63.dcache.WriteReq_hits::.cpu63.data      1732209                       # number of WriteReq hits
system.cpu63.dcache.WriteReq_hits::total      1732209                       # number of WriteReq hits
system.cpu63.dcache.WriteReq_misses::.cpu63.data        23011                       # number of WriteReq misses
system.cpu63.dcache.WriteReq_misses::total        23011                       # number of WriteReq misses
system.cpu63.dcache.WriteReq_accesses::.cpu63.data      1755220                       # number of WriteReq accesses(hits+misses)
system.cpu63.dcache.WriteReq_accesses::total      1755220                       # number of WriteReq accesses(hits+misses)
system.cpu63.dcache.WriteReq_miss_rate::.cpu63.data     0.013110                       # miss rate for WriteReq accesses
system.cpu63.dcache.WriteReq_miss_rate::total     0.013110                       # miss rate for WriteReq accesses
system.cpu63.dcache.SoftPFReq_hits::.cpu63.data          896                       # number of SoftPFReq hits
system.cpu63.dcache.SoftPFReq_hits::total          896                       # number of SoftPFReq hits
system.cpu63.dcache.SoftPFReq_misses::.cpu63.data          834                       # number of SoftPFReq misses
system.cpu63.dcache.SoftPFReq_misses::total          834                       # number of SoftPFReq misses
system.cpu63.dcache.SoftPFReq_accesses::.cpu63.data         1730                       # number of SoftPFReq accesses(hits+misses)
system.cpu63.dcache.SoftPFReq_accesses::total         1730                       # number of SoftPFReq accesses(hits+misses)
system.cpu63.dcache.SoftPFReq_miss_rate::.cpu63.data     0.482081                       # miss rate for SoftPFReq accesses
system.cpu63.dcache.SoftPFReq_miss_rate::total     0.482081                       # miss rate for SoftPFReq accesses
system.cpu63.dcache.SoftPFExReq_hits::.cpu63.data        27313                       # number of SoftPFExReq hits
system.cpu63.dcache.SoftPFExReq_hits::total        27313                       # number of SoftPFExReq hits
system.cpu63.dcache.SoftPFExReq_misses::.cpu63.data         6377                       # number of SoftPFExReq misses
system.cpu63.dcache.SoftPFExReq_misses::total         6377                       # number of SoftPFExReq misses
system.cpu63.dcache.SoftPFExReq_accesses::.cpu63.data        33690                       # number of SoftPFExReq accesses(hits+misses)
system.cpu63.dcache.SoftPFExReq_accesses::total        33690                       # number of SoftPFExReq accesses(hits+misses)
system.cpu63.dcache.SoftPFExReq_miss_rate::.cpu63.data     0.189285                       # miss rate for SoftPFExReq accesses
system.cpu63.dcache.SoftPFExReq_miss_rate::total     0.189285                       # miss rate for SoftPFExReq accesses
system.cpu63.dcache.WriteLineReq_hits::.cpu63.data         2260                       # number of WriteLineReq hits
system.cpu63.dcache.WriteLineReq_hits::total         2260                       # number of WriteLineReq hits
system.cpu63.dcache.WriteLineReq_misses::.cpu63.data         8332                       # number of WriteLineReq misses
system.cpu63.dcache.WriteLineReq_misses::total         8332                       # number of WriteLineReq misses
system.cpu63.dcache.WriteLineReq_accesses::.cpu63.data        10592                       # number of WriteLineReq accesses(hits+misses)
system.cpu63.dcache.WriteLineReq_accesses::total        10592                       # number of WriteLineReq accesses(hits+misses)
system.cpu63.dcache.WriteLineReq_miss_rate::.cpu63.data     0.786631                       # miss rate for WriteLineReq accesses
system.cpu63.dcache.WriteLineReq_miss_rate::total     0.786631                       # miss rate for WriteLineReq accesses
system.cpu63.dcache.LoadLockedReq_hits::.cpu63.data        42169                       # number of LoadLockedReq hits
system.cpu63.dcache.LoadLockedReq_hits::total        42169                       # number of LoadLockedReq hits
system.cpu63.dcache.LoadLockedReq_misses::.cpu63.data         1446                       # number of LoadLockedReq misses
system.cpu63.dcache.LoadLockedReq_misses::total         1446                       # number of LoadLockedReq misses
system.cpu63.dcache.LoadLockedReq_accesses::.cpu63.data        43615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu63.dcache.LoadLockedReq_accesses::total        43615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu63.dcache.LoadLockedReq_miss_rate::.cpu63.data     0.033154                       # miss rate for LoadLockedReq accesses
system.cpu63.dcache.LoadLockedReq_miss_rate::total     0.033154                       # miss rate for LoadLockedReq accesses
system.cpu63.dcache.StoreCondReq_hits::.cpu63.data        42263                       # number of StoreCondReq hits
system.cpu63.dcache.StoreCondReq_hits::total        42263                       # number of StoreCondReq hits
system.cpu63.dcache.StoreCondReq_misses::.cpu63.data          250                       # number of StoreCondReq misses
system.cpu63.dcache.StoreCondReq_misses::total          250                       # number of StoreCondReq misses
system.cpu63.dcache.StoreCondReq_accesses::.cpu63.data        42513                       # number of StoreCondReq accesses(hits+misses)
system.cpu63.dcache.StoreCondReq_accesses::total        42513                       # number of StoreCondReq accesses(hits+misses)
system.cpu63.dcache.StoreCondReq_miss_rate::.cpu63.data     0.005881                       # miss rate for StoreCondReq accesses
system.cpu63.dcache.StoreCondReq_miss_rate::total     0.005881                       # miss rate for StoreCondReq accesses
system.cpu63.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu63.dcache.tags.tagsinuse         295.527536                       # Cycle average of tags in use
system.cpu63.dcache.tags.total_refs           4489249                       # Total number of references to valid blocks.
system.cpu63.dcache.tags.sampled_refs          104570                       # Sample count of references to valid blocks.
system.cpu63.dcache.tags.avg_refs           42.930563                       # Average number of references to valid blocks.
system.cpu63.dcache.tags.warmup_cycle    4422879585396                       # Cycle when the warmup percentage was hit.
system.cpu63.dcache.tags.occ_blocks::.cpu63.data   295.527536                       # Average occupied blocks per requestor
system.cpu63.dcache.tags.occ_percent::.cpu63.data     0.288601                       # Average percentage of cache occupancy
system.cpu63.dcache.tags.occ_percent::total     0.288601                       # Average percentage of cache occupancy
system.cpu63.dcache.tags.occ_task_id_blocks::1024          872                       # Occupied blocks per task id
system.cpu63.dcache.tags.age_task_id_blocks_1024::4          872                       # Occupied blocks per task id
system.cpu63.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu63.dcache.tags.tag_accesses         9083096                       # Number of tag accesses
system.cpu63.dcache.tags.data_accesses        9083096                       # Number of data accesses
system.cpu62.numPwrStateTransitions              2978                       # Number of power state transitions
system.cpu62.pwrStateClkGateDist::samples         1467                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::mean   4779770206.368780                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::stdev  66725990140.370911                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::1000-5e+10         1460     99.52%     99.52% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::5e+10-1e+11            2      0.14%     99.66% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.73% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::2.5e+11-3e+11            2      0.14%     99.86% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::9e+11-9.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::total          1467                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateResidencyTicks::ON   60371195525                       # Cumulative time (in ticks) in various power states
system.cpu62.pwrStateResidencyTicks::CLK_GATED 7011922892743                       # Cumulative time (in ticks) in various power states
system.cpu62.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu62.icache.demand_hits::.cpu62.inst      9162379                       # number of demand (read+write) hits
system.cpu62.icache.demand_hits::total        9162379                       # number of demand (read+write) hits
system.cpu62.icache.overall_hits::.cpu62.inst      9162379                       # number of overall hits
system.cpu62.icache.overall_hits::total       9162379                       # number of overall hits
system.cpu62.icache.demand_misses::.cpu62.inst       101876                       # number of demand (read+write) misses
system.cpu62.icache.demand_misses::total       101876                       # number of demand (read+write) misses
system.cpu62.icache.overall_misses::.cpu62.inst       101876                       # number of overall misses
system.cpu62.icache.overall_misses::total       101876                       # number of overall misses
system.cpu62.icache.demand_accesses::.cpu62.inst      9264255                       # number of demand (read+write) accesses
system.cpu62.icache.demand_accesses::total      9264255                       # number of demand (read+write) accesses
system.cpu62.icache.overall_accesses::.cpu62.inst      9264255                       # number of overall (read+write) accesses
system.cpu62.icache.overall_accesses::total      9264255                       # number of overall (read+write) accesses
system.cpu62.icache.demand_miss_rate::.cpu62.inst     0.010997                       # miss rate for demand accesses
system.cpu62.icache.demand_miss_rate::total     0.010997                       # miss rate for demand accesses
system.cpu62.icache.overall_miss_rate::.cpu62.inst     0.010997                       # miss rate for overall accesses
system.cpu62.icache.overall_miss_rate::total     0.010997                       # miss rate for overall accesses
system.cpu62.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu62.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu62.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu62.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu62.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu62.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu62.icache.writebacks::.writebacks       101353                       # number of writebacks
system.cpu62.icache.writebacks::total          101353                       # number of writebacks
system.cpu62.icache.replacements               101353                       # number of replacements
system.cpu62.icache.ReadReq_hits::.cpu62.inst      9162379                       # number of ReadReq hits
system.cpu62.icache.ReadReq_hits::total       9162379                       # number of ReadReq hits
system.cpu62.icache.ReadReq_misses::.cpu62.inst       101876                       # number of ReadReq misses
system.cpu62.icache.ReadReq_misses::total       101876                       # number of ReadReq misses
system.cpu62.icache.ReadReq_accesses::.cpu62.inst      9264255                       # number of ReadReq accesses(hits+misses)
system.cpu62.icache.ReadReq_accesses::total      9264255                       # number of ReadReq accesses(hits+misses)
system.cpu62.icache.ReadReq_miss_rate::.cpu62.inst     0.010997                       # miss rate for ReadReq accesses
system.cpu62.icache.ReadReq_miss_rate::total     0.010997                       # miss rate for ReadReq accesses
system.cpu62.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu62.icache.tags.tagsinuse         193.220545                       # Cycle average of tags in use
system.cpu62.icache.tags.total_refs           9264255                       # Total number of references to valid blocks.
system.cpu62.icache.tags.sampled_refs          101876                       # Sample count of references to valid blocks.
system.cpu62.icache.tags.avg_refs           90.936580                       # Average number of references to valid blocks.
system.cpu62.icache.tags.warmup_cycle    4390627844352                       # Cycle when the warmup percentage was hit.
system.cpu62.icache.tags.occ_blocks::.cpu62.inst   193.220545                       # Average occupied blocks per requestor
system.cpu62.icache.tags.occ_percent::.cpu62.inst     0.377384                       # Average percentage of cache occupancy
system.cpu62.icache.tags.occ_percent::total     0.377384                       # Average percentage of cache occupancy
system.cpu62.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu62.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu62.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu62.icache.tags.tag_accesses        18630386                       # Number of tag accesses
system.cpu62.icache.tags.data_accesses       18630386                       # Number of data accesses
system.cpu62.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu62.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu62.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu62.dcache.demand_hits::.cpu62.data      3507622                       # number of demand (read+write) hits
system.cpu62.dcache.demand_hits::total        3507622                       # number of demand (read+write) hits
system.cpu62.dcache.overall_hits::.cpu62.data      3529160                       # number of overall hits
system.cpu62.dcache.overall_hits::total       3529160                       # number of overall hits
system.cpu62.dcache.demand_misses::.cpu62.data        73158                       # number of demand (read+write) misses
system.cpu62.dcache.demand_misses::total        73158                       # number of demand (read+write) misses
system.cpu62.dcache.overall_misses::.cpu62.data        77500                       # number of overall misses
system.cpu62.dcache.overall_misses::total        77500                       # number of overall misses
system.cpu62.dcache.demand_accesses::.cpu62.data      3580780                       # number of demand (read+write) accesses
system.cpu62.dcache.demand_accesses::total      3580780                       # number of demand (read+write) accesses
system.cpu62.dcache.overall_accesses::.cpu62.data      3606660                       # number of overall (read+write) accesses
system.cpu62.dcache.overall_accesses::total      3606660                       # number of overall (read+write) accesses
system.cpu62.dcache.demand_miss_rate::.cpu62.data     0.020431                       # miss rate for demand accesses
system.cpu62.dcache.demand_miss_rate::total     0.020431                       # miss rate for demand accesses
system.cpu62.dcache.overall_miss_rate::.cpu62.data     0.021488                       # miss rate for overall accesses
system.cpu62.dcache.overall_miss_rate::total     0.021488                       # miss rate for overall accesses
system.cpu62.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu62.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu62.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu62.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu62.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu62.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu62.dcache.writebacks::.writebacks        25797                       # number of writebacks
system.cpu62.dcache.writebacks::total           25797                       # number of writebacks
system.cpu62.dcache.replacements                59696                       # number of replacements
system.cpu62.dcache.ReadReq_hits::.cpu62.data      2183444                       # number of ReadReq hits
system.cpu62.dcache.ReadReq_hits::total       2183444                       # number of ReadReq hits
system.cpu62.dcache.ReadReq_misses::.cpu62.data        48588                       # number of ReadReq misses
system.cpu62.dcache.ReadReq_misses::total        48588                       # number of ReadReq misses
system.cpu62.dcache.ReadReq_accesses::.cpu62.data      2232032                       # number of ReadReq accesses(hits+misses)
system.cpu62.dcache.ReadReq_accesses::total      2232032                       # number of ReadReq accesses(hits+misses)
system.cpu62.dcache.ReadReq_miss_rate::.cpu62.data     0.021769                       # miss rate for ReadReq accesses
system.cpu62.dcache.ReadReq_miss_rate::total     0.021769                       # miss rate for ReadReq accesses
system.cpu62.dcache.WriteReq_hits::.cpu62.data      1323882                       # number of WriteReq hits
system.cpu62.dcache.WriteReq_hits::total      1323882                       # number of WriteReq hits
system.cpu62.dcache.WriteReq_misses::.cpu62.data        15761                       # number of WriteReq misses
system.cpu62.dcache.WriteReq_misses::total        15761                       # number of WriteReq misses
system.cpu62.dcache.WriteReq_accesses::.cpu62.data      1339643                       # number of WriteReq accesses(hits+misses)
system.cpu62.dcache.WriteReq_accesses::total      1339643                       # number of WriteReq accesses(hits+misses)
system.cpu62.dcache.WriteReq_miss_rate::.cpu62.data     0.011765                       # miss rate for WriteReq accesses
system.cpu62.dcache.WriteReq_miss_rate::total     0.011765                       # miss rate for WriteReq accesses
system.cpu62.dcache.SoftPFReq_hits::.cpu62.data          125                       # number of SoftPFReq hits
system.cpu62.dcache.SoftPFReq_hits::total          125                       # number of SoftPFReq hits
system.cpu62.dcache.SoftPFReq_misses::.cpu62.data          362                       # number of SoftPFReq misses
system.cpu62.dcache.SoftPFReq_misses::total          362                       # number of SoftPFReq misses
system.cpu62.dcache.SoftPFReq_accesses::.cpu62.data          487                       # number of SoftPFReq accesses(hits+misses)
system.cpu62.dcache.SoftPFReq_accesses::total          487                       # number of SoftPFReq accesses(hits+misses)
system.cpu62.dcache.SoftPFReq_miss_rate::.cpu62.data     0.743326                       # miss rate for SoftPFReq accesses
system.cpu62.dcache.SoftPFReq_miss_rate::total     0.743326                       # miss rate for SoftPFReq accesses
system.cpu62.dcache.SoftPFExReq_hits::.cpu62.data        21413                       # number of SoftPFExReq hits
system.cpu62.dcache.SoftPFExReq_hits::total        21413                       # number of SoftPFExReq hits
system.cpu62.dcache.SoftPFExReq_misses::.cpu62.data         3980                       # number of SoftPFExReq misses
system.cpu62.dcache.SoftPFExReq_misses::total         3980                       # number of SoftPFExReq misses
system.cpu62.dcache.SoftPFExReq_accesses::.cpu62.data        25393                       # number of SoftPFExReq accesses(hits+misses)
system.cpu62.dcache.SoftPFExReq_accesses::total        25393                       # number of SoftPFExReq accesses(hits+misses)
system.cpu62.dcache.SoftPFExReq_miss_rate::.cpu62.data     0.156736                       # miss rate for SoftPFExReq accesses
system.cpu62.dcache.SoftPFExReq_miss_rate::total     0.156736                       # miss rate for SoftPFExReq accesses
system.cpu62.dcache.WriteLineReq_hits::.cpu62.data          296                       # number of WriteLineReq hits
system.cpu62.dcache.WriteLineReq_hits::total          296                       # number of WriteLineReq hits
system.cpu62.dcache.WriteLineReq_misses::.cpu62.data         8809                       # number of WriteLineReq misses
system.cpu62.dcache.WriteLineReq_misses::total         8809                       # number of WriteLineReq misses
system.cpu62.dcache.WriteLineReq_accesses::.cpu62.data         9105                       # number of WriteLineReq accesses(hits+misses)
system.cpu62.dcache.WriteLineReq_accesses::total         9105                       # number of WriteLineReq accesses(hits+misses)
system.cpu62.dcache.WriteLineReq_miss_rate::.cpu62.data     0.967490                       # miss rate for WriteLineReq accesses
system.cpu62.dcache.WriteLineReq_miss_rate::total     0.967490                       # miss rate for WriteLineReq accesses
system.cpu62.dcache.LoadLockedReq_hits::.cpu62.data        28369                       # number of LoadLockedReq hits
system.cpu62.dcache.LoadLockedReq_hits::total        28369                       # number of LoadLockedReq hits
system.cpu62.dcache.LoadLockedReq_misses::.cpu62.data         1031                       # number of LoadLockedReq misses
system.cpu62.dcache.LoadLockedReq_misses::total         1031                       # number of LoadLockedReq misses
system.cpu62.dcache.LoadLockedReq_accesses::.cpu62.data        29400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu62.dcache.LoadLockedReq_accesses::total        29400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu62.dcache.LoadLockedReq_miss_rate::.cpu62.data     0.035068                       # miss rate for LoadLockedReq accesses
system.cpu62.dcache.LoadLockedReq_miss_rate::total     0.035068                       # miss rate for LoadLockedReq accesses
system.cpu62.dcache.StoreCondReq_hits::.cpu62.data        28069                       # number of StoreCondReq hits
system.cpu62.dcache.StoreCondReq_hits::total        28069                       # number of StoreCondReq hits
system.cpu62.dcache.StoreCondReq_misses::.cpu62.data          126                       # number of StoreCondReq misses
system.cpu62.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu62.dcache.StoreCondReq_accesses::.cpu62.data        28195                       # number of StoreCondReq accesses(hits+misses)
system.cpu62.dcache.StoreCondReq_accesses::total        28195                       # number of StoreCondReq accesses(hits+misses)
system.cpu62.dcache.StoreCondReq_miss_rate::.cpu62.data     0.004469                       # miss rate for StoreCondReq accesses
system.cpu62.dcache.StoreCondReq_miss_rate::total     0.004469                       # miss rate for StoreCondReq accesses
system.cpu62.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu62.dcache.tags.tagsinuse         287.647790                       # Cycle average of tags in use
system.cpu62.dcache.tags.total_refs           3672373                       # Total number of references to valid blocks.
system.cpu62.dcache.tags.sampled_refs           71345                       # Sample count of references to valid blocks.
system.cpu62.dcache.tags.avg_refs           51.473446                       # Average number of references to valid blocks.
system.cpu62.dcache.tags.warmup_cycle    4390627872132                       # Cycle when the warmup percentage was hit.
system.cpu62.dcache.tags.occ_blocks::.cpu62.data   287.647790                       # Average occupied blocks per requestor
system.cpu62.dcache.tags.occ_percent::.cpu62.data     0.280906                       # Average percentage of cache occupancy
system.cpu62.dcache.tags.occ_percent::total     0.280906                       # Average percentage of cache occupancy
system.cpu62.dcache.tags.occ_task_id_blocks::1024          715                       # Occupied blocks per task id
system.cpu62.dcache.tags.age_task_id_blocks_1024::4          715                       # Occupied blocks per task id
system.cpu62.dcache.tags.occ_task_id_percent::1024     0.698242                       # Percentage of cache occupancy per task id
system.cpu62.dcache.tags.tag_accesses         7416243                       # Number of tag accesses
system.cpu62.dcache.tags.data_accesses        7416243                       # Number of data accesses
system.cpu64.numPwrStateTransitions              2494                       # Number of power state transitions
system.cpu64.pwrStateClkGateDist::samples         1237                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::mean   5686017874.430073                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::stdev  73150755176.234726                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::1000-5e+10         1231     99.51%     99.51% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.60% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::2.5e+11-3e+11            2      0.16%     99.76% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::3e+11-3.5e+11            1      0.08%     99.84% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::9e+11-9.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::total          1237                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateResidencyTicks::ON   38689977598                       # Cumulative time (in ticks) in various power states
system.cpu64.pwrStateResidencyTicks::CLK_GATED 7033604110670                       # Cumulative time (in ticks) in various power states
system.cpu64.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu64.icache.demand_hits::.cpu64.inst      5905571                       # number of demand (read+write) hits
system.cpu64.icache.demand_hits::total        5905571                       # number of demand (read+write) hits
system.cpu64.icache.overall_hits::.cpu64.inst      5905571                       # number of overall hits
system.cpu64.icache.overall_hits::total       5905571                       # number of overall hits
system.cpu64.icache.demand_misses::.cpu64.inst        67599                       # number of demand (read+write) misses
system.cpu64.icache.demand_misses::total        67599                       # number of demand (read+write) misses
system.cpu64.icache.overall_misses::.cpu64.inst        67599                       # number of overall misses
system.cpu64.icache.overall_misses::total        67599                       # number of overall misses
system.cpu64.icache.demand_accesses::.cpu64.inst      5973170                       # number of demand (read+write) accesses
system.cpu64.icache.demand_accesses::total      5973170                       # number of demand (read+write) accesses
system.cpu64.icache.overall_accesses::.cpu64.inst      5973170                       # number of overall (read+write) accesses
system.cpu64.icache.overall_accesses::total      5973170                       # number of overall (read+write) accesses
system.cpu64.icache.demand_miss_rate::.cpu64.inst     0.011317                       # miss rate for demand accesses
system.cpu64.icache.demand_miss_rate::total     0.011317                       # miss rate for demand accesses
system.cpu64.icache.overall_miss_rate::.cpu64.inst     0.011317                       # miss rate for overall accesses
system.cpu64.icache.overall_miss_rate::total     0.011317                       # miss rate for overall accesses
system.cpu64.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu64.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu64.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu64.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu64.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu64.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu64.icache.writebacks::.writebacks        67075                       # number of writebacks
system.cpu64.icache.writebacks::total           67075                       # number of writebacks
system.cpu64.icache.replacements                67075                       # number of replacements
system.cpu64.icache.ReadReq_hits::.cpu64.inst      5905571                       # number of ReadReq hits
system.cpu64.icache.ReadReq_hits::total       5905571                       # number of ReadReq hits
system.cpu64.icache.ReadReq_misses::.cpu64.inst        67599                       # number of ReadReq misses
system.cpu64.icache.ReadReq_misses::total        67599                       # number of ReadReq misses
system.cpu64.icache.ReadReq_accesses::.cpu64.inst      5973170                       # number of ReadReq accesses(hits+misses)
system.cpu64.icache.ReadReq_accesses::total      5973170                       # number of ReadReq accesses(hits+misses)
system.cpu64.icache.ReadReq_miss_rate::.cpu64.inst     0.011317                       # miss rate for ReadReq accesses
system.cpu64.icache.ReadReq_miss_rate::total     0.011317                       # miss rate for ReadReq accesses
system.cpu64.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu64.icache.tags.tagsinuse         188.572295                       # Cycle average of tags in use
system.cpu64.icache.tags.total_refs           5973170                       # Total number of references to valid blocks.
system.cpu64.icache.tags.sampled_refs           67599                       # Sample count of references to valid blocks.
system.cpu64.icache.tags.avg_refs           88.361810                       # Average number of references to valid blocks.
system.cpu64.icache.tags.warmup_cycle    4455131309772                       # Cycle when the warmup percentage was hit.
system.cpu64.icache.tags.occ_blocks::.cpu64.inst   188.572295                       # Average occupied blocks per requestor
system.cpu64.icache.tags.occ_percent::.cpu64.inst     0.368305                       # Average percentage of cache occupancy
system.cpu64.icache.tags.occ_percent::total     0.368305                       # Average percentage of cache occupancy
system.cpu64.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu64.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu64.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu64.icache.tags.tag_accesses        12013939                       # Number of tag accesses
system.cpu64.icache.tags.data_accesses       12013939                       # Number of data accesses
system.cpu64.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu64.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu64.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu64.dcache.demand_hits::.cpu64.data      2205003                       # number of demand (read+write) hits
system.cpu64.dcache.demand_hits::total        2205003                       # number of demand (read+write) hits
system.cpu64.dcache.overall_hits::.cpu64.data      2220500                       # number of overall hits
system.cpu64.dcache.overall_hits::total       2220500                       # number of overall hits
system.cpu64.dcache.demand_misses::.cpu64.data        51124                       # number of demand (read+write) misses
system.cpu64.dcache.demand_misses::total        51124                       # number of demand (read+write) misses
system.cpu64.dcache.overall_misses::.cpu64.data        55048                       # number of overall misses
system.cpu64.dcache.overall_misses::total        55048                       # number of overall misses
system.cpu64.dcache.demand_accesses::.cpu64.data      2256127                       # number of demand (read+write) accesses
system.cpu64.dcache.demand_accesses::total      2256127                       # number of demand (read+write) accesses
system.cpu64.dcache.overall_accesses::.cpu64.data      2275548                       # number of overall (read+write) accesses
system.cpu64.dcache.overall_accesses::total      2275548                       # number of overall (read+write) accesses
system.cpu64.dcache.demand_miss_rate::.cpu64.data     0.022660                       # miss rate for demand accesses
system.cpu64.dcache.demand_miss_rate::total     0.022660                       # miss rate for demand accesses
system.cpu64.dcache.overall_miss_rate::.cpu64.data     0.024191                       # miss rate for overall accesses
system.cpu64.dcache.overall_miss_rate::total     0.024191                       # miss rate for overall accesses
system.cpu64.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu64.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu64.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu64.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu64.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu64.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu64.dcache.writebacks::.writebacks        17250                       # number of writebacks
system.cpu64.dcache.writebacks::total           17250                       # number of writebacks
system.cpu64.dcache.replacements                40645                       # number of replacements
system.cpu64.dcache.ReadReq_hits::.cpu64.data      1418584                       # number of ReadReq hits
system.cpu64.dcache.ReadReq_hits::total       1418584                       # number of ReadReq hits
system.cpu64.dcache.ReadReq_misses::.cpu64.data        36442                       # number of ReadReq misses
system.cpu64.dcache.ReadReq_misses::total        36442                       # number of ReadReq misses
system.cpu64.dcache.ReadReq_accesses::.cpu64.data      1455026                       # number of ReadReq accesses(hits+misses)
system.cpu64.dcache.ReadReq_accesses::total      1455026                       # number of ReadReq accesses(hits+misses)
system.cpu64.dcache.ReadReq_miss_rate::.cpu64.data     0.025046                       # miss rate for ReadReq accesses
system.cpu64.dcache.ReadReq_miss_rate::total     0.025046                       # miss rate for ReadReq accesses
system.cpu64.dcache.WriteReq_hits::.cpu64.data       786172                       # number of WriteReq hits
system.cpu64.dcache.WriteReq_hits::total       786172                       # number of WriteReq hits
system.cpu64.dcache.WriteReq_misses::.cpu64.data        10312                       # number of WriteReq misses
system.cpu64.dcache.WriteReq_misses::total        10312                       # number of WriteReq misses
system.cpu64.dcache.WriteReq_accesses::.cpu64.data       796484                       # number of WriteReq accesses(hits+misses)
system.cpu64.dcache.WriteReq_accesses::total       796484                       # number of WriteReq accesses(hits+misses)
system.cpu64.dcache.WriteReq_miss_rate::.cpu64.data     0.012947                       # miss rate for WriteReq accesses
system.cpu64.dcache.WriteReq_miss_rate::total     0.012947                       # miss rate for WriteReq accesses
system.cpu64.dcache.SoftPFReq_hits::.cpu64.data           81                       # number of SoftPFReq hits
system.cpu64.dcache.SoftPFReq_hits::total           81                       # number of SoftPFReq hits
system.cpu64.dcache.SoftPFReq_misses::.cpu64.data          208                       # number of SoftPFReq misses
system.cpu64.dcache.SoftPFReq_misses::total          208                       # number of SoftPFReq misses
system.cpu64.dcache.SoftPFReq_accesses::.cpu64.data          289                       # number of SoftPFReq accesses(hits+misses)
system.cpu64.dcache.SoftPFReq_accesses::total          289                       # number of SoftPFReq accesses(hits+misses)
system.cpu64.dcache.SoftPFReq_miss_rate::.cpu64.data     0.719723                       # miss rate for SoftPFReq accesses
system.cpu64.dcache.SoftPFReq_miss_rate::total     0.719723                       # miss rate for SoftPFReq accesses
system.cpu64.dcache.SoftPFExReq_hits::.cpu64.data        15416                       # number of SoftPFExReq hits
system.cpu64.dcache.SoftPFExReq_hits::total        15416                       # number of SoftPFExReq hits
system.cpu64.dcache.SoftPFExReq_misses::.cpu64.data         3716                       # number of SoftPFExReq misses
system.cpu64.dcache.SoftPFExReq_misses::total         3716                       # number of SoftPFExReq misses
system.cpu64.dcache.SoftPFExReq_accesses::.cpu64.data        19132                       # number of SoftPFExReq accesses(hits+misses)
system.cpu64.dcache.SoftPFExReq_accesses::total        19132                       # number of SoftPFExReq accesses(hits+misses)
system.cpu64.dcache.SoftPFExReq_miss_rate::.cpu64.data     0.194230                       # miss rate for SoftPFExReq accesses
system.cpu64.dcache.SoftPFExReq_miss_rate::total     0.194230                       # miss rate for SoftPFExReq accesses
system.cpu64.dcache.WriteLineReq_hits::.cpu64.data          247                       # number of WriteLineReq hits
system.cpu64.dcache.WriteLineReq_hits::total          247                       # number of WriteLineReq hits
system.cpu64.dcache.WriteLineReq_misses::.cpu64.data         4370                       # number of WriteLineReq misses
system.cpu64.dcache.WriteLineReq_misses::total         4370                       # number of WriteLineReq misses
system.cpu64.dcache.WriteLineReq_accesses::.cpu64.data         4617                       # number of WriteLineReq accesses(hits+misses)
system.cpu64.dcache.WriteLineReq_accesses::total         4617                       # number of WriteLineReq accesses(hits+misses)
system.cpu64.dcache.WriteLineReq_miss_rate::.cpu64.data     0.946502                       # miss rate for WriteLineReq accesses
system.cpu64.dcache.WriteLineReq_miss_rate::total     0.946502                       # miss rate for WriteLineReq accesses
system.cpu64.dcache.LoadLockedReq_hits::.cpu64.data        19979                       # number of LoadLockedReq hits
system.cpu64.dcache.LoadLockedReq_hits::total        19979                       # number of LoadLockedReq hits
system.cpu64.dcache.LoadLockedReq_misses::.cpu64.data          783                       # number of LoadLockedReq misses
system.cpu64.dcache.LoadLockedReq_misses::total          783                       # number of LoadLockedReq misses
system.cpu64.dcache.LoadLockedReq_accesses::.cpu64.data        20762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu64.dcache.LoadLockedReq_accesses::total        20762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu64.dcache.LoadLockedReq_miss_rate::.cpu64.data     0.037713                       # miss rate for LoadLockedReq accesses
system.cpu64.dcache.LoadLockedReq_miss_rate::total     0.037713                       # miss rate for LoadLockedReq accesses
system.cpu64.dcache.StoreCondReq_hits::.cpu64.data        19746                       # number of StoreCondReq hits
system.cpu64.dcache.StoreCondReq_hits::total        19746                       # number of StoreCondReq hits
system.cpu64.dcache.StoreCondReq_misses::.cpu64.data           99                       # number of StoreCondReq misses
system.cpu64.dcache.StoreCondReq_misses::total           99                       # number of StoreCondReq misses
system.cpu64.dcache.StoreCondReq_accesses::.cpu64.data        19845                       # number of StoreCondReq accesses(hits+misses)
system.cpu64.dcache.StoreCondReq_accesses::total        19845                       # number of StoreCondReq accesses(hits+misses)
system.cpu64.dcache.StoreCondReq_miss_rate::.cpu64.data     0.004989                       # miss rate for StoreCondReq accesses
system.cpu64.dcache.StoreCondReq_miss_rate::total     0.004989                       # miss rate for StoreCondReq accesses
system.cpu64.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu64.dcache.tags.tagsinuse         299.975980                       # Cycle average of tags in use
system.cpu64.dcache.tags.total_refs           2320336                       # Total number of references to valid blocks.
system.cpu64.dcache.tags.sampled_refs           50794                       # Sample count of references to valid blocks.
system.cpu64.dcache.tags.avg_refs           45.681301                       # Average number of references to valid blocks.
system.cpu64.dcache.tags.warmup_cycle    4455131337552                       # Cycle when the warmup percentage was hit.
system.cpu64.dcache.tags.occ_blocks::.cpu64.data   299.975980                       # Average occupied blocks per requestor
system.cpu64.dcache.tags.occ_percent::.cpu64.data     0.292945                       # Average percentage of cache occupancy
system.cpu64.dcache.tags.occ_percent::total     0.292945                       # Average percentage of cache occupancy
system.cpu64.dcache.tags.occ_task_id_blocks::1024          752                       # Occupied blocks per task id
system.cpu64.dcache.tags.age_task_id_blocks_1024::4          752                       # Occupied blocks per task id
system.cpu64.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu64.dcache.tags.tag_accesses         4692452                       # Number of tag accesses
system.cpu64.dcache.tags.data_accesses        4692452                       # Number of data accesses
system.cpu49.numPwrStateTransitions              3293                       # Number of power state transitions
system.cpu49.pwrStateClkGateDist::samples         1628                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::mean   4286302811.151106                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::stdev  60824089149.882599                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::1000-5e+10         1621     99.57%     99.57% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.63% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::2.5e+11-3e+11            3      0.18%     99.82% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::3.5e+11-4e+11            2      0.12%     99.94% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::total          1628                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateResidencyTicks::ON   94193111714                       # Cumulative time (in ticks) in various power states
system.cpu49.pwrStateResidencyTicks::CLK_GATED 6978100976554                       # Cumulative time (in ticks) in various power states
system.cpu49.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu49.icache.demand_hits::.cpu49.inst     14236443                       # number of demand (read+write) hits
system.cpu49.icache.demand_hits::total       14236443                       # number of demand (read+write) hits
system.cpu49.icache.overall_hits::.cpu49.inst     14236443                       # number of overall hits
system.cpu49.icache.overall_hits::total      14236443                       # number of overall hits
system.cpu49.icache.demand_misses::.cpu49.inst       194592                       # number of demand (read+write) misses
system.cpu49.icache.demand_misses::total       194592                       # number of demand (read+write) misses
system.cpu49.icache.overall_misses::.cpu49.inst       194592                       # number of overall misses
system.cpu49.icache.overall_misses::total       194592                       # number of overall misses
system.cpu49.icache.demand_accesses::.cpu49.inst     14431035                       # number of demand (read+write) accesses
system.cpu49.icache.demand_accesses::total     14431035                       # number of demand (read+write) accesses
system.cpu49.icache.overall_accesses::.cpu49.inst     14431035                       # number of overall (read+write) accesses
system.cpu49.icache.overall_accesses::total     14431035                       # number of overall (read+write) accesses
system.cpu49.icache.demand_miss_rate::.cpu49.inst     0.013484                       # miss rate for demand accesses
system.cpu49.icache.demand_miss_rate::total     0.013484                       # miss rate for demand accesses
system.cpu49.icache.overall_miss_rate::.cpu49.inst     0.013484                       # miss rate for overall accesses
system.cpu49.icache.overall_miss_rate::total     0.013484                       # miss rate for overall accesses
system.cpu49.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu49.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu49.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu49.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu49.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu49.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu49.icache.writebacks::.writebacks       194068                       # number of writebacks
system.cpu49.icache.writebacks::total          194068                       # number of writebacks
system.cpu49.icache.replacements               194068                       # number of replacements
system.cpu49.icache.ReadReq_hits::.cpu49.inst     14236443                       # number of ReadReq hits
system.cpu49.icache.ReadReq_hits::total      14236443                       # number of ReadReq hits
system.cpu49.icache.ReadReq_misses::.cpu49.inst       194592                       # number of ReadReq misses
system.cpu49.icache.ReadReq_misses::total       194592                       # number of ReadReq misses
system.cpu49.icache.ReadReq_accesses::.cpu49.inst     14431035                       # number of ReadReq accesses(hits+misses)
system.cpu49.icache.ReadReq_accesses::total     14431035                       # number of ReadReq accesses(hits+misses)
system.cpu49.icache.ReadReq_miss_rate::.cpu49.inst     0.013484                       # miss rate for ReadReq accesses
system.cpu49.icache.ReadReq_miss_rate::total     0.013484                       # miss rate for ReadReq accesses
system.cpu49.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu49.icache.tags.tagsinuse         222.326414                       # Cycle average of tags in use
system.cpu49.icache.tags.total_refs          14431035                       # Total number of references to valid blocks.
system.cpu49.icache.tags.sampled_refs          194592                       # Sample count of references to valid blocks.
system.cpu49.icache.tags.avg_refs           74.160474                       # Average number of references to valid blocks.
system.cpu49.icache.tags.warmup_cycle    3971343576516                       # Cycle when the warmup percentage was hit.
system.cpu49.icache.tags.occ_blocks::.cpu49.inst   222.326414                       # Average occupied blocks per requestor
system.cpu49.icache.tags.occ_percent::.cpu49.inst     0.434231                       # Average percentage of cache occupancy
system.cpu49.icache.tags.occ_percent::total     0.434231                       # Average percentage of cache occupancy
system.cpu49.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu49.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu49.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu49.icache.tags.tag_accesses        29056662                       # Number of tag accesses
system.cpu49.icache.tags.data_accesses       29056662                       # Number of data accesses
system.cpu49.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu49.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu49.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu49.dcache.demand_hits::.cpu49.data      5309283                       # number of demand (read+write) hits
system.cpu49.dcache.demand_hits::total        5309283                       # number of demand (read+write) hits
system.cpu49.dcache.overall_hits::.cpu49.data      5345361                       # number of overall hits
system.cpu49.dcache.overall_hits::total       5345361                       # number of overall hits
system.cpu49.dcache.demand_misses::.cpu49.data       130513                       # number of demand (read+write) misses
system.cpu49.dcache.demand_misses::total       130513                       # number of demand (read+write) misses
system.cpu49.dcache.overall_misses::.cpu49.data       137284                       # number of overall misses
system.cpu49.dcache.overall_misses::total       137284                       # number of overall misses
system.cpu49.dcache.demand_accesses::.cpu49.data      5439796                       # number of demand (read+write) accesses
system.cpu49.dcache.demand_accesses::total      5439796                       # number of demand (read+write) accesses
system.cpu49.dcache.overall_accesses::.cpu49.data      5482645                       # number of overall (read+write) accesses
system.cpu49.dcache.overall_accesses::total      5482645                       # number of overall (read+write) accesses
system.cpu49.dcache.demand_miss_rate::.cpu49.data     0.023992                       # miss rate for demand accesses
system.cpu49.dcache.demand_miss_rate::total     0.023992                       # miss rate for demand accesses
system.cpu49.dcache.overall_miss_rate::.cpu49.data     0.025040                       # miss rate for overall accesses
system.cpu49.dcache.overall_miss_rate::total     0.025040                       # miss rate for overall accesses
system.cpu49.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu49.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu49.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu49.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu49.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu49.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu49.dcache.writebacks::.writebacks        47851                       # number of writebacks
system.cpu49.dcache.writebacks::total           47851                       # number of writebacks
system.cpu49.dcache.replacements               104962                       # number of replacements
system.cpu49.dcache.ReadReq_hits::.cpu49.data      3091029                       # number of ReadReq hits
system.cpu49.dcache.ReadReq_hits::total       3091029                       # number of ReadReq hits
system.cpu49.dcache.ReadReq_misses::.cpu49.data        86624                       # number of ReadReq misses
system.cpu49.dcache.ReadReq_misses::total        86624                       # number of ReadReq misses
system.cpu49.dcache.ReadReq_accesses::.cpu49.data      3177653                       # number of ReadReq accesses(hits+misses)
system.cpu49.dcache.ReadReq_accesses::total      3177653                       # number of ReadReq accesses(hits+misses)
system.cpu49.dcache.ReadReq_miss_rate::.cpu49.data     0.027260                       # miss rate for ReadReq accesses
system.cpu49.dcache.ReadReq_miss_rate::total     0.027260                       # miss rate for ReadReq accesses
system.cpu49.dcache.WriteReq_hits::.cpu49.data      2212903                       # number of WriteReq hits
system.cpu49.dcache.WriteReq_hits::total      2212903                       # number of WriteReq hits
system.cpu49.dcache.WriteReq_misses::.cpu49.data        29886                       # number of WriteReq misses
system.cpu49.dcache.WriteReq_misses::total        29886                       # number of WriteReq misses
system.cpu49.dcache.WriteReq_accesses::.cpu49.data      2242789                       # number of WriteReq accesses(hits+misses)
system.cpu49.dcache.WriteReq_accesses::total      2242789                       # number of WriteReq accesses(hits+misses)
system.cpu49.dcache.WriteReq_miss_rate::.cpu49.data     0.013325                       # miss rate for WriteReq accesses
system.cpu49.dcache.WriteReq_miss_rate::total     0.013325                       # miss rate for WriteReq accesses
system.cpu49.dcache.SoftPFReq_hits::.cpu49.data          297                       # number of SoftPFReq hits
system.cpu49.dcache.SoftPFReq_hits::total          297                       # number of SoftPFReq hits
system.cpu49.dcache.SoftPFReq_misses::.cpu49.data          596                       # number of SoftPFReq misses
system.cpu49.dcache.SoftPFReq_misses::total          596                       # number of SoftPFReq misses
system.cpu49.dcache.SoftPFReq_accesses::.cpu49.data          893                       # number of SoftPFReq accesses(hits+misses)
system.cpu49.dcache.SoftPFReq_accesses::total          893                       # number of SoftPFReq accesses(hits+misses)
system.cpu49.dcache.SoftPFReq_miss_rate::.cpu49.data     0.667413                       # miss rate for SoftPFReq accesses
system.cpu49.dcache.SoftPFReq_miss_rate::total     0.667413                       # miss rate for SoftPFReq accesses
system.cpu49.dcache.SoftPFExReq_hits::.cpu49.data        35781                       # number of SoftPFExReq hits
system.cpu49.dcache.SoftPFExReq_hits::total        35781                       # number of SoftPFExReq hits
system.cpu49.dcache.SoftPFExReq_misses::.cpu49.data         6175                       # number of SoftPFExReq misses
system.cpu49.dcache.SoftPFExReq_misses::total         6175                       # number of SoftPFExReq misses
system.cpu49.dcache.SoftPFExReq_accesses::.cpu49.data        41956                       # number of SoftPFExReq accesses(hits+misses)
system.cpu49.dcache.SoftPFExReq_accesses::total        41956                       # number of SoftPFExReq accesses(hits+misses)
system.cpu49.dcache.SoftPFExReq_miss_rate::.cpu49.data     0.147178                       # miss rate for SoftPFExReq accesses
system.cpu49.dcache.SoftPFExReq_miss_rate::total     0.147178                       # miss rate for SoftPFExReq accesses
system.cpu49.dcache.WriteLineReq_hits::.cpu49.data         5351                       # number of WriteLineReq hits
system.cpu49.dcache.WriteLineReq_hits::total         5351                       # number of WriteLineReq hits
system.cpu49.dcache.WriteLineReq_misses::.cpu49.data        14003                       # number of WriteLineReq misses
system.cpu49.dcache.WriteLineReq_misses::total        14003                       # number of WriteLineReq misses
system.cpu49.dcache.WriteLineReq_accesses::.cpu49.data        19354                       # number of WriteLineReq accesses(hits+misses)
system.cpu49.dcache.WriteLineReq_accesses::total        19354                       # number of WriteLineReq accesses(hits+misses)
system.cpu49.dcache.WriteLineReq_miss_rate::.cpu49.data     0.723520                       # miss rate for WriteLineReq accesses
system.cpu49.dcache.WriteLineReq_miss_rate::total     0.723520                       # miss rate for WriteLineReq accesses
system.cpu49.dcache.LoadLockedReq_hits::.cpu49.data        45638                       # number of LoadLockedReq hits
system.cpu49.dcache.LoadLockedReq_hits::total        45638                       # number of LoadLockedReq hits
system.cpu49.dcache.LoadLockedReq_misses::.cpu49.data         1291                       # number of LoadLockedReq misses
system.cpu49.dcache.LoadLockedReq_misses::total         1291                       # number of LoadLockedReq misses
system.cpu49.dcache.LoadLockedReq_accesses::.cpu49.data        46929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu49.dcache.LoadLockedReq_accesses::total        46929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu49.dcache.LoadLockedReq_miss_rate::.cpu49.data     0.027510                       # miss rate for LoadLockedReq accesses
system.cpu49.dcache.LoadLockedReq_miss_rate::total     0.027510                       # miss rate for LoadLockedReq accesses
system.cpu49.dcache.StoreCondReq_hits::.cpu49.data        45356                       # number of StoreCondReq hits
system.cpu49.dcache.StoreCondReq_hits::total        45356                       # number of StoreCondReq hits
system.cpu49.dcache.StoreCondReq_misses::.cpu49.data          174                       # number of StoreCondReq misses
system.cpu49.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu49.dcache.StoreCondReq_accesses::.cpu49.data        45530                       # number of StoreCondReq accesses(hits+misses)
system.cpu49.dcache.StoreCondReq_accesses::total        45530                       # number of StoreCondReq accesses(hits+misses)
system.cpu49.dcache.StoreCondReq_miss_rate::.cpu49.data     0.003822                       # miss rate for StoreCondReq accesses
system.cpu49.dcache.StoreCondReq_miss_rate::total     0.003822                       # miss rate for StoreCondReq accesses
system.cpu49.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu49.dcache.tags.tagsinuse         324.473507                       # Cycle average of tags in use
system.cpu49.dcache.tags.total_refs           5592481                       # Total number of references to valid blocks.
system.cpu49.dcache.tags.sampled_refs          121972                       # Sample count of references to valid blocks.
system.cpu49.dcache.tags.avg_refs           45.850531                       # Average number of references to valid blocks.
system.cpu49.dcache.tags.warmup_cycle    3971343604296                       # Cycle when the warmup percentage was hit.
system.cpu49.dcache.tags.occ_blocks::.cpu49.data   324.473507                       # Average occupied blocks per requestor
system.cpu49.dcache.tags.occ_percent::.cpu49.data     0.316869                       # Average percentage of cache occupancy
system.cpu49.dcache.tags.occ_percent::total     0.316869                       # Average percentage of cache occupancy
system.cpu49.dcache.tags.occ_task_id_blocks::1024          663                       # Occupied blocks per task id
system.cpu49.dcache.tags.age_task_id_blocks_1024::4          663                       # Occupied blocks per task id
system.cpu49.dcache.tags.occ_task_id_percent::1024     0.647461                       # Percentage of cache occupancy per task id
system.cpu49.dcache.tags.tag_accesses        11336952                       # Number of tag accesses
system.cpu49.dcache.tags.data_accesses       11336952                       # Number of data accesses
system.cpu48.numPwrStateTransitions              2792                       # Number of power state transitions
system.cpu48.pwrStateClkGateDist::samples         1377                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::mean   5080989934.225127                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::stdev  65922720000.277153                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::1000-5e+10         1370     99.49%     99.49% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.56% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::2.5e+11-3e+11            3      0.22%     99.78% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::total          1377                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateResidencyTicks::ON   75770948840                       # Cumulative time (in ticks) in various power states
system.cpu48.pwrStateResidencyTicks::CLK_GATED 6996523139428                       # Cumulative time (in ticks) in various power states
system.cpu48.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu48.icache.demand_hits::.cpu48.inst     11491765                       # number of demand (read+write) hits
system.cpu48.icache.demand_hits::total       11491765                       # number of demand (read+write) hits
system.cpu48.icache.overall_hits::.cpu48.inst     11491765                       # number of overall hits
system.cpu48.icache.overall_hits::total      11491765                       # number of overall hits
system.cpu48.icache.demand_misses::.cpu48.inst       148738                       # number of demand (read+write) misses
system.cpu48.icache.demand_misses::total       148738                       # number of demand (read+write) misses
system.cpu48.icache.overall_misses::.cpu48.inst       148738                       # number of overall misses
system.cpu48.icache.overall_misses::total       148738                       # number of overall misses
system.cpu48.icache.demand_accesses::.cpu48.inst     11640503                       # number of demand (read+write) accesses
system.cpu48.icache.demand_accesses::total     11640503                       # number of demand (read+write) accesses
system.cpu48.icache.overall_accesses::.cpu48.inst     11640503                       # number of overall (read+write) accesses
system.cpu48.icache.overall_accesses::total     11640503                       # number of overall (read+write) accesses
system.cpu48.icache.demand_miss_rate::.cpu48.inst     0.012778                       # miss rate for demand accesses
system.cpu48.icache.demand_miss_rate::total     0.012778                       # miss rate for demand accesses
system.cpu48.icache.overall_miss_rate::.cpu48.inst     0.012778                       # miss rate for overall accesses
system.cpu48.icache.overall_miss_rate::total     0.012778                       # miss rate for overall accesses
system.cpu48.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu48.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu48.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu48.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu48.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu48.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu48.icache.writebacks::.writebacks       148214                       # number of writebacks
system.cpu48.icache.writebacks::total          148214                       # number of writebacks
system.cpu48.icache.replacements               148214                       # number of replacements
system.cpu48.icache.ReadReq_hits::.cpu48.inst     11491765                       # number of ReadReq hits
system.cpu48.icache.ReadReq_hits::total      11491765                       # number of ReadReq hits
system.cpu48.icache.ReadReq_misses::.cpu48.inst       148738                       # number of ReadReq misses
system.cpu48.icache.ReadReq_misses::total       148738                       # number of ReadReq misses
system.cpu48.icache.ReadReq_accesses::.cpu48.inst     11640503                       # number of ReadReq accesses(hits+misses)
system.cpu48.icache.ReadReq_accesses::total     11640503                       # number of ReadReq accesses(hits+misses)
system.cpu48.icache.ReadReq_miss_rate::.cpu48.inst     0.012778                       # miss rate for ReadReq accesses
system.cpu48.icache.ReadReq_miss_rate::total     0.012778                       # miss rate for ReadReq accesses
system.cpu48.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu48.icache.tags.tagsinuse         224.567569                       # Cycle average of tags in use
system.cpu48.icache.tags.total_refs          11640503                       # Total number of references to valid blocks.
system.cpu48.icache.tags.sampled_refs          148738                       # Sample count of references to valid blocks.
system.cpu48.icache.tags.avg_refs           78.261796                       # Average number of references to valid blocks.
system.cpu48.icache.tags.warmup_cycle    3939091274316                       # Cycle when the warmup percentage was hit.
system.cpu48.icache.tags.occ_blocks::.cpu48.inst   224.567569                       # Average occupied blocks per requestor
system.cpu48.icache.tags.occ_percent::.cpu48.inst     0.438609                       # Average percentage of cache occupancy
system.cpu48.icache.tags.occ_percent::total     0.438609                       # Average percentage of cache occupancy
system.cpu48.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu48.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu48.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu48.icache.tags.tag_accesses        23429744                       # Number of tag accesses
system.cpu48.icache.tags.data_accesses       23429744                       # Number of data accesses
system.cpu48.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu48.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu48.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu48.dcache.demand_hits::.cpu48.data      4204881                       # number of demand (read+write) hits
system.cpu48.dcache.demand_hits::total        4204881                       # number of demand (read+write) hits
system.cpu48.dcache.overall_hits::.cpu48.data      4235335                       # number of overall hits
system.cpu48.dcache.overall_hits::total       4235335                       # number of overall hits
system.cpu48.dcache.demand_misses::.cpu48.data       124714                       # number of demand (read+write) misses
system.cpu48.dcache.demand_misses::total       124714                       # number of demand (read+write) misses
system.cpu48.dcache.overall_misses::.cpu48.data       131268                       # number of overall misses
system.cpu48.dcache.overall_misses::total       131268                       # number of overall misses
system.cpu48.dcache.demand_accesses::.cpu48.data      4329595                       # number of demand (read+write) accesses
system.cpu48.dcache.demand_accesses::total      4329595                       # number of demand (read+write) accesses
system.cpu48.dcache.overall_accesses::.cpu48.data      4366603                       # number of overall (read+write) accesses
system.cpu48.dcache.overall_accesses::total      4366603                       # number of overall (read+write) accesses
system.cpu48.dcache.demand_miss_rate::.cpu48.data     0.028805                       # miss rate for demand accesses
system.cpu48.dcache.demand_miss_rate::total     0.028805                       # miss rate for demand accesses
system.cpu48.dcache.overall_miss_rate::.cpu48.data     0.030062                       # miss rate for overall accesses
system.cpu48.dcache.overall_miss_rate::total     0.030062                       # miss rate for overall accesses
system.cpu48.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu48.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu48.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu48.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu48.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu48.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu48.dcache.writebacks::.writebacks        50557                       # number of writebacks
system.cpu48.dcache.writebacks::total           50557                       # number of writebacks
system.cpu48.dcache.replacements               104936                       # number of replacements
system.cpu48.dcache.ReadReq_hits::.cpu48.data      2553765                       # number of ReadReq hits
system.cpu48.dcache.ReadReq_hits::total       2553765                       # number of ReadReq hits
system.cpu48.dcache.ReadReq_misses::.cpu48.data        81544                       # number of ReadReq misses
system.cpu48.dcache.ReadReq_misses::total        81544                       # number of ReadReq misses
system.cpu48.dcache.ReadReq_accesses::.cpu48.data      2635309                       # number of ReadReq accesses(hits+misses)
system.cpu48.dcache.ReadReq_accesses::total      2635309                       # number of ReadReq accesses(hits+misses)
system.cpu48.dcache.ReadReq_miss_rate::.cpu48.data     0.030943                       # miss rate for ReadReq accesses
system.cpu48.dcache.ReadReq_miss_rate::total     0.030943                       # miss rate for ReadReq accesses
system.cpu48.dcache.WriteReq_hits::.cpu48.data      1650579                       # number of WriteReq hits
system.cpu48.dcache.WriteReq_hits::total      1650579                       # number of WriteReq hits
system.cpu48.dcache.WriteReq_misses::.cpu48.data        26169                       # number of WriteReq misses
system.cpu48.dcache.WriteReq_misses::total        26169                       # number of WriteReq misses
system.cpu48.dcache.WriteReq_accesses::.cpu48.data      1676748                       # number of WriteReq accesses(hits+misses)
system.cpu48.dcache.WriteReq_accesses::total      1676748                       # number of WriteReq accesses(hits+misses)
system.cpu48.dcache.WriteReq_miss_rate::.cpu48.data     0.015607                       # miss rate for WriteReq accesses
system.cpu48.dcache.WriteReq_miss_rate::total     0.015607                       # miss rate for WriteReq accesses
system.cpu48.dcache.SoftPFReq_hits::.cpu48.data          219                       # number of SoftPFReq hits
system.cpu48.dcache.SoftPFReq_hits::total          219                       # number of SoftPFReq hits
system.cpu48.dcache.SoftPFReq_misses::.cpu48.data          795                       # number of SoftPFReq misses
system.cpu48.dcache.SoftPFReq_misses::total          795                       # number of SoftPFReq misses
system.cpu48.dcache.SoftPFReq_accesses::.cpu48.data         1014                       # number of SoftPFReq accesses(hits+misses)
system.cpu48.dcache.SoftPFReq_accesses::total         1014                       # number of SoftPFReq accesses(hits+misses)
system.cpu48.dcache.SoftPFReq_miss_rate::.cpu48.data     0.784024                       # miss rate for SoftPFReq accesses
system.cpu48.dcache.SoftPFReq_miss_rate::total     0.784024                       # miss rate for SoftPFReq accesses
system.cpu48.dcache.SoftPFExReq_hits::.cpu48.data        30235                       # number of SoftPFExReq hits
system.cpu48.dcache.SoftPFExReq_hits::total        30235                       # number of SoftPFExReq hits
system.cpu48.dcache.SoftPFExReq_misses::.cpu48.data         5759                       # number of SoftPFExReq misses
system.cpu48.dcache.SoftPFExReq_misses::total         5759                       # number of SoftPFExReq misses
system.cpu48.dcache.SoftPFExReq_accesses::.cpu48.data        35994                       # number of SoftPFExReq accesses(hits+misses)
system.cpu48.dcache.SoftPFExReq_accesses::total        35994                       # number of SoftPFExReq accesses(hits+misses)
system.cpu48.dcache.SoftPFExReq_miss_rate::.cpu48.data     0.159999                       # miss rate for SoftPFExReq accesses
system.cpu48.dcache.SoftPFExReq_miss_rate::total     0.159999                       # miss rate for SoftPFExReq accesses
system.cpu48.dcache.WriteLineReq_hits::.cpu48.data          537                       # number of WriteLineReq hits
system.cpu48.dcache.WriteLineReq_hits::total          537                       # number of WriteLineReq hits
system.cpu48.dcache.WriteLineReq_misses::.cpu48.data        17001                       # number of WriteLineReq misses
system.cpu48.dcache.WriteLineReq_misses::total        17001                       # number of WriteLineReq misses
system.cpu48.dcache.WriteLineReq_accesses::.cpu48.data        17538                       # number of WriteLineReq accesses(hits+misses)
system.cpu48.dcache.WriteLineReq_accesses::total        17538                       # number of WriteLineReq accesses(hits+misses)
system.cpu48.dcache.WriteLineReq_miss_rate::.cpu48.data     0.969381                       # miss rate for WriteLineReq accesses
system.cpu48.dcache.WriteLineReq_miss_rate::total     0.969381                       # miss rate for WriteLineReq accesses
system.cpu48.dcache.LoadLockedReq_hits::.cpu48.data        45156                       # number of LoadLockedReq hits
system.cpu48.dcache.LoadLockedReq_hits::total        45156                       # number of LoadLockedReq hits
system.cpu48.dcache.LoadLockedReq_misses::.cpu48.data         1233                       # number of LoadLockedReq misses
system.cpu48.dcache.LoadLockedReq_misses::total         1233                       # number of LoadLockedReq misses
system.cpu48.dcache.LoadLockedReq_accesses::.cpu48.data        46389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu48.dcache.LoadLockedReq_accesses::total        46389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu48.dcache.LoadLockedReq_miss_rate::.cpu48.data     0.026580                       # miss rate for LoadLockedReq accesses
system.cpu48.dcache.LoadLockedReq_miss_rate::total     0.026580                       # miss rate for LoadLockedReq accesses
system.cpu48.dcache.StoreCondReq_hits::.cpu48.data        45034                       # number of StoreCondReq hits
system.cpu48.dcache.StoreCondReq_hits::total        45034                       # number of StoreCondReq hits
system.cpu48.dcache.StoreCondReq_misses::.cpu48.data          148                       # number of StoreCondReq misses
system.cpu48.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu48.dcache.StoreCondReq_accesses::.cpu48.data        45182                       # number of StoreCondReq accesses(hits+misses)
system.cpu48.dcache.StoreCondReq_accesses::total        45182                       # number of StoreCondReq accesses(hits+misses)
system.cpu48.dcache.StoreCondReq_miss_rate::.cpu48.data     0.003276                       # miss rate for StoreCondReq accesses
system.cpu48.dcache.StoreCondReq_miss_rate::total     0.003276                       # miss rate for StoreCondReq accesses
system.cpu48.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu48.dcache.tags.tagsinuse         323.824941                       # Cycle average of tags in use
system.cpu48.dcache.tags.total_refs           4471521                       # Total number of references to valid blocks.
system.cpu48.dcache.tags.sampled_refs          121107                       # Sample count of references to valid blocks.
system.cpu48.dcache.tags.avg_refs           36.922069                       # Average number of references to valid blocks.
system.cpu48.dcache.tags.warmup_cycle    3939091302096                       # Cycle when the warmup percentage was hit.
system.cpu48.dcache.tags.occ_blocks::.cpu48.data   323.824941                       # Average occupied blocks per requestor
system.cpu48.dcache.tags.occ_percent::.cpu48.data     0.316235                       # Average percentage of cache occupancy
system.cpu48.dcache.tags.occ_percent::total     0.316235                       # Average percentage of cache occupancy
system.cpu48.dcache.tags.occ_task_id_blocks::1024          688                       # Occupied blocks per task id
system.cpu48.dcache.tags.age_task_id_blocks_1024::4          688                       # Occupied blocks per task id
system.cpu48.dcache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu48.dcache.tags.tag_accesses         9064339                       # Number of tag accesses
system.cpu48.dcache.tags.data_accesses        9064339                       # Number of data accesses
system.cpu47.numPwrStateTransitions              3201                       # Number of power state transitions
system.cpu47.pwrStateClkGateDist::samples         1577                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::mean   4439064946.812936                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::stdev  61993990760.909630                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::1000-5e+10         1570     99.56%     99.56% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.62% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::2.5e+11-3e+11            3      0.19%     99.81% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::4.5e+11-5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::total          1577                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateResidencyTicks::ON   71888667144                       # Cumulative time (in ticks) in various power states
system.cpu47.pwrStateResidencyTicks::CLK_GATED 7000405421124                       # Cumulative time (in ticks) in various power states
system.cpu47.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu47.icache.demand_hits::.cpu47.inst     10939947                       # number of demand (read+write) hits
system.cpu47.icache.demand_hits::total       10939947                       # number of demand (read+write) hits
system.cpu47.icache.overall_hits::.cpu47.inst     10939947                       # number of overall hits
system.cpu47.icache.overall_hits::total      10939947                       # number of overall hits
system.cpu47.icache.demand_misses::.cpu47.inst       138865                       # number of demand (read+write) misses
system.cpu47.icache.demand_misses::total       138865                       # number of demand (read+write) misses
system.cpu47.icache.overall_misses::.cpu47.inst       138865                       # number of overall misses
system.cpu47.icache.overall_misses::total       138865                       # number of overall misses
system.cpu47.icache.demand_accesses::.cpu47.inst     11078812                       # number of demand (read+write) accesses
system.cpu47.icache.demand_accesses::total     11078812                       # number of demand (read+write) accesses
system.cpu47.icache.overall_accesses::.cpu47.inst     11078812                       # number of overall (read+write) accesses
system.cpu47.icache.overall_accesses::total     11078812                       # number of overall (read+write) accesses
system.cpu47.icache.demand_miss_rate::.cpu47.inst     0.012534                       # miss rate for demand accesses
system.cpu47.icache.demand_miss_rate::total     0.012534                       # miss rate for demand accesses
system.cpu47.icache.overall_miss_rate::.cpu47.inst     0.012534                       # miss rate for overall accesses
system.cpu47.icache.overall_miss_rate::total     0.012534                       # miss rate for overall accesses
system.cpu47.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu47.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu47.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu47.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu47.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu47.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu47.icache.writebacks::.writebacks       138341                       # number of writebacks
system.cpu47.icache.writebacks::total          138341                       # number of writebacks
system.cpu47.icache.replacements               138341                       # number of replacements
system.cpu47.icache.ReadReq_hits::.cpu47.inst     10939947                       # number of ReadReq hits
system.cpu47.icache.ReadReq_hits::total      10939947                       # number of ReadReq hits
system.cpu47.icache.ReadReq_misses::.cpu47.inst       138865                       # number of ReadReq misses
system.cpu47.icache.ReadReq_misses::total       138865                       # number of ReadReq misses
system.cpu47.icache.ReadReq_accesses::.cpu47.inst     11078812                       # number of ReadReq accesses(hits+misses)
system.cpu47.icache.ReadReq_accesses::total     11078812                       # number of ReadReq accesses(hits+misses)
system.cpu47.icache.ReadReq_miss_rate::.cpu47.inst     0.012534                       # miss rate for ReadReq accesses
system.cpu47.icache.ReadReq_miss_rate::total     0.012534                       # miss rate for ReadReq accesses
system.cpu47.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu47.icache.tags.tagsinuse         227.219187                       # Cycle average of tags in use
system.cpu47.icache.tags.total_refs          11078812                       # Total number of references to valid blocks.
system.cpu47.icache.tags.sampled_refs          138865                       # Sample count of references to valid blocks.
system.cpu47.icache.tags.avg_refs           79.781169                       # Average number of references to valid blocks.
system.cpu47.icache.tags.warmup_cycle    3906839549940                       # Cycle when the warmup percentage was hit.
system.cpu47.icache.tags.occ_blocks::.cpu47.inst   227.219187                       # Average occupied blocks per requestor
system.cpu47.icache.tags.occ_percent::.cpu47.inst     0.443787                       # Average percentage of cache occupancy
system.cpu47.icache.tags.occ_percent::total     0.443787                       # Average percentage of cache occupancy
system.cpu47.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu47.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu47.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu47.icache.tags.tag_accesses        22296489                       # Number of tag accesses
system.cpu47.icache.tags.data_accesses       22296489                       # Number of data accesses
system.cpu47.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu47.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu47.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu47.dcache.demand_hits::.cpu47.data      3985505                       # number of demand (read+write) hits
system.cpu47.dcache.demand_hits::total        3985505                       # number of demand (read+write) hits
system.cpu47.dcache.overall_hits::.cpu47.data      4018688                       # number of overall hits
system.cpu47.dcache.overall_hits::total       4018688                       # number of overall hits
system.cpu47.dcache.demand_misses::.cpu47.data       114707                       # number of demand (read+write) misses
system.cpu47.dcache.demand_misses::total       114707                       # number of demand (read+write) misses
system.cpu47.dcache.overall_misses::.cpu47.data       122059                       # number of overall misses
system.cpu47.dcache.overall_misses::total       122059                       # number of overall misses
system.cpu47.dcache.demand_accesses::.cpu47.data      4100212                       # number of demand (read+write) accesses
system.cpu47.dcache.demand_accesses::total      4100212                       # number of demand (read+write) accesses
system.cpu47.dcache.overall_accesses::.cpu47.data      4140747                       # number of overall (read+write) accesses
system.cpu47.dcache.overall_accesses::total      4140747                       # number of overall (read+write) accesses
system.cpu47.dcache.demand_miss_rate::.cpu47.data     0.027976                       # miss rate for demand accesses
system.cpu47.dcache.demand_miss_rate::total     0.027976                       # miss rate for demand accesses
system.cpu47.dcache.overall_miss_rate::.cpu47.data     0.029478                       # miss rate for overall accesses
system.cpu47.dcache.overall_miss_rate::total     0.029478                       # miss rate for overall accesses
system.cpu47.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu47.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu47.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu47.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu47.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu47.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu47.dcache.writebacks::.writebacks        40258                       # number of writebacks
system.cpu47.dcache.writebacks::total           40258                       # number of writebacks
system.cpu47.dcache.replacements                93642                       # number of replacements
system.cpu47.dcache.ReadReq_hits::.cpu47.data      2464214                       # number of ReadReq hits
system.cpu47.dcache.ReadReq_hits::total       2464214                       # number of ReadReq hits
system.cpu47.dcache.ReadReq_misses::.cpu47.data        77837                       # number of ReadReq misses
system.cpu47.dcache.ReadReq_misses::total        77837                       # number of ReadReq misses
system.cpu47.dcache.ReadReq_accesses::.cpu47.data      2542051                       # number of ReadReq accesses(hits+misses)
system.cpu47.dcache.ReadReq_accesses::total      2542051                       # number of ReadReq accesses(hits+misses)
system.cpu47.dcache.ReadReq_miss_rate::.cpu47.data     0.030620                       # miss rate for ReadReq accesses
system.cpu47.dcache.ReadReq_miss_rate::total     0.030620                       # miss rate for ReadReq accesses
system.cpu47.dcache.WriteReq_hits::.cpu47.data      1520771                       # number of WriteReq hits
system.cpu47.dcache.WriteReq_hits::total      1520771                       # number of WriteReq hits
system.cpu47.dcache.WriteReq_misses::.cpu47.data        23133                       # number of WriteReq misses
system.cpu47.dcache.WriteReq_misses::total        23133                       # number of WriteReq misses
system.cpu47.dcache.WriteReq_accesses::.cpu47.data      1543904                       # number of WriteReq accesses(hits+misses)
system.cpu47.dcache.WriteReq_accesses::total      1543904                       # number of WriteReq accesses(hits+misses)
system.cpu47.dcache.WriteReq_miss_rate::.cpu47.data     0.014983                       # miss rate for WriteReq accesses
system.cpu47.dcache.WriteReq_miss_rate::total     0.014983                       # miss rate for WriteReq accesses
system.cpu47.dcache.SoftPFReq_hits::.cpu47.data          255                       # number of SoftPFReq hits
system.cpu47.dcache.SoftPFReq_hits::total          255                       # number of SoftPFReq hits
system.cpu47.dcache.SoftPFReq_misses::.cpu47.data          525                       # number of SoftPFReq misses
system.cpu47.dcache.SoftPFReq_misses::total          525                       # number of SoftPFReq misses
system.cpu47.dcache.SoftPFReq_accesses::.cpu47.data          780                       # number of SoftPFReq accesses(hits+misses)
system.cpu47.dcache.SoftPFReq_accesses::total          780                       # number of SoftPFReq accesses(hits+misses)
system.cpu47.dcache.SoftPFReq_miss_rate::.cpu47.data     0.673077                       # miss rate for SoftPFReq accesses
system.cpu47.dcache.SoftPFReq_miss_rate::total     0.673077                       # miss rate for SoftPFReq accesses
system.cpu47.dcache.SoftPFExReq_hits::.cpu47.data        32928                       # number of SoftPFExReq hits
system.cpu47.dcache.SoftPFExReq_hits::total        32928                       # number of SoftPFExReq hits
system.cpu47.dcache.SoftPFExReq_misses::.cpu47.data         6827                       # number of SoftPFExReq misses
system.cpu47.dcache.SoftPFExReq_misses::total         6827                       # number of SoftPFExReq misses
system.cpu47.dcache.SoftPFExReq_accesses::.cpu47.data        39755                       # number of SoftPFExReq accesses(hits+misses)
system.cpu47.dcache.SoftPFExReq_accesses::total        39755                       # number of SoftPFExReq accesses(hits+misses)
system.cpu47.dcache.SoftPFExReq_miss_rate::.cpu47.data     0.171727                       # miss rate for SoftPFExReq accesses
system.cpu47.dcache.SoftPFExReq_miss_rate::total     0.171727                       # miss rate for SoftPFExReq accesses
system.cpu47.dcache.WriteLineReq_hits::.cpu47.data          520                       # number of WriteLineReq hits
system.cpu47.dcache.WriteLineReq_hits::total          520                       # number of WriteLineReq hits
system.cpu47.dcache.WriteLineReq_misses::.cpu47.data        13737                       # number of WriteLineReq misses
system.cpu47.dcache.WriteLineReq_misses::total        13737                       # number of WriteLineReq misses
system.cpu47.dcache.WriteLineReq_accesses::.cpu47.data        14257                       # number of WriteLineReq accesses(hits+misses)
system.cpu47.dcache.WriteLineReq_accesses::total        14257                       # number of WriteLineReq accesses(hits+misses)
system.cpu47.dcache.WriteLineReq_miss_rate::.cpu47.data     0.963527                       # miss rate for WriteLineReq accesses
system.cpu47.dcache.WriteLineReq_miss_rate::total     0.963527                       # miss rate for WriteLineReq accesses
system.cpu47.dcache.LoadLockedReq_hits::.cpu47.data        45646                       # number of LoadLockedReq hits
system.cpu47.dcache.LoadLockedReq_hits::total        45646                       # number of LoadLockedReq hits
system.cpu47.dcache.LoadLockedReq_misses::.cpu47.data         1365                       # number of LoadLockedReq misses
system.cpu47.dcache.LoadLockedReq_misses::total         1365                       # number of LoadLockedReq misses
system.cpu47.dcache.LoadLockedReq_accesses::.cpu47.data        47011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu47.dcache.LoadLockedReq_accesses::total        47011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu47.dcache.LoadLockedReq_miss_rate::.cpu47.data     0.029036                       # miss rate for LoadLockedReq accesses
system.cpu47.dcache.LoadLockedReq_miss_rate::total     0.029036                       # miss rate for LoadLockedReq accesses
system.cpu47.dcache.StoreCondReq_hits::.cpu47.data        45374                       # number of StoreCondReq hits
system.cpu47.dcache.StoreCondReq_hits::total        45374                       # number of StoreCondReq hits
system.cpu47.dcache.StoreCondReq_misses::.cpu47.data          166                       # number of StoreCondReq misses
system.cpu47.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu47.dcache.StoreCondReq_accesses::.cpu47.data        45540                       # number of StoreCondReq accesses(hits+misses)
system.cpu47.dcache.StoreCondReq_accesses::total        45540                       # number of StoreCondReq accesses(hits+misses)
system.cpu47.dcache.StoreCondReq_miss_rate::.cpu47.data     0.003645                       # miss rate for StoreCondReq accesses
system.cpu47.dcache.StoreCondReq_miss_rate::total     0.003645                       # miss rate for StoreCondReq accesses
system.cpu47.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu47.dcache.tags.tagsinuse         326.202624                       # Cycle average of tags in use
system.cpu47.dcache.tags.total_refs           4246019                       # Total number of references to valid blocks.
system.cpu47.dcache.tags.sampled_refs          110904                       # Sample count of references to valid blocks.
system.cpu47.dcache.tags.avg_refs           38.285535                       # Average number of references to valid blocks.
system.cpu47.dcache.tags.warmup_cycle    3906839577720                       # Cycle when the warmup percentage was hit.
system.cpu47.dcache.tags.occ_blocks::.cpu47.data   326.202624                       # Average occupied blocks per requestor
system.cpu47.dcache.tags.occ_percent::.cpu47.data     0.318557                       # Average percentage of cache occupancy
system.cpu47.dcache.tags.occ_percent::total     0.318557                       # Average percentage of cache occupancy
system.cpu47.dcache.tags.occ_task_id_blocks::1024          736                       # Occupied blocks per task id
system.cpu47.dcache.tags.age_task_id_blocks_1024::4          736                       # Occupied blocks per task id
system.cpu47.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu47.dcache.tags.tag_accesses         8603104                       # Number of tag accesses
system.cpu47.dcache.tags.data_accesses        8603104                       # Number of data accesses
system.cpu46.numPwrStateTransitions              3081                       # Number of power state transitions
system.cpu46.pwrStateClkGateDist::samples         1524                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::mean   4558028534.948819                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::stdev  62716986290.848328                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::1000-5e+10         1517     99.54%     99.54% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.61% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::2.5e+11-3e+11            3      0.20%     99.80% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.87% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::total          1524                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateResidencyTicks::ON  125858601006                       # Cumulative time (in ticks) in various power states
system.cpu46.pwrStateResidencyTicks::CLK_GATED 6946435487262                       # Cumulative time (in ticks) in various power states
system.cpu46.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu46.icache.demand_hits::.cpu46.inst     18676944                       # number of demand (read+write) hits
system.cpu46.icache.demand_hits::total       18676944                       # number of demand (read+write) hits
system.cpu46.icache.overall_hits::.cpu46.inst     18676944                       # number of overall hits
system.cpu46.icache.overall_hits::total      18676944                       # number of overall hits
system.cpu46.icache.demand_misses::.cpu46.inst       455049                       # number of demand (read+write) misses
system.cpu46.icache.demand_misses::total       455049                       # number of demand (read+write) misses
system.cpu46.icache.overall_misses::.cpu46.inst       455049                       # number of overall misses
system.cpu46.icache.overall_misses::total       455049                       # number of overall misses
system.cpu46.icache.demand_accesses::.cpu46.inst     19131993                       # number of demand (read+write) accesses
system.cpu46.icache.demand_accesses::total     19131993                       # number of demand (read+write) accesses
system.cpu46.icache.overall_accesses::.cpu46.inst     19131993                       # number of overall (read+write) accesses
system.cpu46.icache.overall_accesses::total     19131993                       # number of overall (read+write) accesses
system.cpu46.icache.demand_miss_rate::.cpu46.inst     0.023785                       # miss rate for demand accesses
system.cpu46.icache.demand_miss_rate::total     0.023785                       # miss rate for demand accesses
system.cpu46.icache.overall_miss_rate::.cpu46.inst     0.023785                       # miss rate for overall accesses
system.cpu46.icache.overall_miss_rate::total     0.023785                       # miss rate for overall accesses
system.cpu46.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu46.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu46.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu46.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu46.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu46.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu46.icache.writebacks::.writebacks       454525                       # number of writebacks
system.cpu46.icache.writebacks::total          454525                       # number of writebacks
system.cpu46.icache.replacements               454525                       # number of replacements
system.cpu46.icache.ReadReq_hits::.cpu46.inst     18676944                       # number of ReadReq hits
system.cpu46.icache.ReadReq_hits::total      18676944                       # number of ReadReq hits
system.cpu46.icache.ReadReq_misses::.cpu46.inst       455049                       # number of ReadReq misses
system.cpu46.icache.ReadReq_misses::total       455049                       # number of ReadReq misses
system.cpu46.icache.ReadReq_accesses::.cpu46.inst     19131993                       # number of ReadReq accesses(hits+misses)
system.cpu46.icache.ReadReq_accesses::total     19131993                       # number of ReadReq accesses(hits+misses)
system.cpu46.icache.ReadReq_miss_rate::.cpu46.inst     0.023785                       # miss rate for ReadReq accesses
system.cpu46.icache.ReadReq_miss_rate::total     0.023785                       # miss rate for ReadReq accesses
system.cpu46.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu46.icache.tags.tagsinuse         229.459482                       # Cycle average of tags in use
system.cpu46.icache.tags.total_refs          19131993                       # Total number of references to valid blocks.
system.cpu46.icache.tags.sampled_refs          455049                       # Sample count of references to valid blocks.
system.cpu46.icache.tags.avg_refs           42.043808                       # Average number of references to valid blocks.
system.cpu46.icache.tags.warmup_cycle    3874584864216                       # Cycle when the warmup percentage was hit.
system.cpu46.icache.tags.occ_blocks::.cpu46.inst   229.459482                       # Average occupied blocks per requestor
system.cpu46.icache.tags.occ_percent::.cpu46.inst     0.448163                       # Average percentage of cache occupancy
system.cpu46.icache.tags.occ_percent::total     0.448163                       # Average percentage of cache occupancy
system.cpu46.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu46.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu46.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu46.icache.tags.tag_accesses        38719035                       # Number of tag accesses
system.cpu46.icache.tags.data_accesses       38719035                       # Number of data accesses
system.cpu46.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu46.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu46.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu46.dcache.demand_hits::.cpu46.data      7122827                       # number of demand (read+write) hits
system.cpu46.dcache.demand_hits::total        7122827                       # number of demand (read+write) hits
system.cpu46.dcache.overall_hits::.cpu46.data      7169754                       # number of overall hits
system.cpu46.dcache.overall_hits::total       7169754                       # number of overall hits
system.cpu46.dcache.demand_misses::.cpu46.data       168054                       # number of demand (read+write) misses
system.cpu46.dcache.demand_misses::total       168054                       # number of demand (read+write) misses
system.cpu46.dcache.overall_misses::.cpu46.data       179906                       # number of overall misses
system.cpu46.dcache.overall_misses::total       179906                       # number of overall misses
system.cpu46.dcache.demand_accesses::.cpu46.data      7290881                       # number of demand (read+write) accesses
system.cpu46.dcache.demand_accesses::total      7290881                       # number of demand (read+write) accesses
system.cpu46.dcache.overall_accesses::.cpu46.data      7349660                       # number of overall (read+write) accesses
system.cpu46.dcache.overall_accesses::total      7349660                       # number of overall (read+write) accesses
system.cpu46.dcache.demand_miss_rate::.cpu46.data     0.023050                       # miss rate for demand accesses
system.cpu46.dcache.demand_miss_rate::total     0.023050                       # miss rate for demand accesses
system.cpu46.dcache.overall_miss_rate::.cpu46.data     0.024478                       # miss rate for overall accesses
system.cpu46.dcache.overall_miss_rate::total     0.024478                       # miss rate for overall accesses
system.cpu46.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu46.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu46.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu46.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu46.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu46.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu46.dcache.writebacks::.writebacks        67732                       # number of writebacks
system.cpu46.dcache.writebacks::total           67732                       # number of writebacks
system.cpu46.dcache.replacements               148224                       # number of replacements
system.cpu46.dcache.ReadReq_hits::.cpu46.data      4111315                       # number of ReadReq hits
system.cpu46.dcache.ReadReq_hits::total       4111315                       # number of ReadReq hits
system.cpu46.dcache.ReadReq_misses::.cpu46.data       118755                       # number of ReadReq misses
system.cpu46.dcache.ReadReq_misses::total       118755                       # number of ReadReq misses
system.cpu46.dcache.ReadReq_accesses::.cpu46.data      4230070                       # number of ReadReq accesses(hits+misses)
system.cpu46.dcache.ReadReq_accesses::total      4230070                       # number of ReadReq accesses(hits+misses)
system.cpu46.dcache.ReadReq_miss_rate::.cpu46.data     0.028074                       # miss rate for ReadReq accesses
system.cpu46.dcache.ReadReq_miss_rate::total     0.028074                       # miss rate for ReadReq accesses
system.cpu46.dcache.WriteReq_hits::.cpu46.data      3006147                       # number of WriteReq hits
system.cpu46.dcache.WriteReq_hits::total      3006147                       # number of WriteReq hits
system.cpu46.dcache.WriteReq_misses::.cpu46.data        33309                       # number of WriteReq misses
system.cpu46.dcache.WriteReq_misses::total        33309                       # number of WriteReq misses
system.cpu46.dcache.WriteReq_accesses::.cpu46.data      3039456                       # number of WriteReq accesses(hits+misses)
system.cpu46.dcache.WriteReq_accesses::total      3039456                       # number of WriteReq accesses(hits+misses)
system.cpu46.dcache.WriteReq_miss_rate::.cpu46.data     0.010959                       # miss rate for WriteReq accesses
system.cpu46.dcache.WriteReq_miss_rate::total     0.010959                       # miss rate for WriteReq accesses
system.cpu46.dcache.SoftPFReq_hits::.cpu46.data         1141                       # number of SoftPFReq hits
system.cpu46.dcache.SoftPFReq_hits::total         1141                       # number of SoftPFReq hits
system.cpu46.dcache.SoftPFReq_misses::.cpu46.data         1547                       # number of SoftPFReq misses
system.cpu46.dcache.SoftPFReq_misses::total         1547                       # number of SoftPFReq misses
system.cpu46.dcache.SoftPFReq_accesses::.cpu46.data         2688                       # number of SoftPFReq accesses(hits+misses)
system.cpu46.dcache.SoftPFReq_accesses::total         2688                       # number of SoftPFReq accesses(hits+misses)
system.cpu46.dcache.SoftPFReq_miss_rate::.cpu46.data     0.575521                       # miss rate for SoftPFReq accesses
system.cpu46.dcache.SoftPFReq_miss_rate::total     0.575521                       # miss rate for SoftPFReq accesses
system.cpu46.dcache.SoftPFExReq_hits::.cpu46.data        45786                       # number of SoftPFExReq hits
system.cpu46.dcache.SoftPFExReq_hits::total        45786                       # number of SoftPFExReq hits
system.cpu46.dcache.SoftPFExReq_misses::.cpu46.data        10305                       # number of SoftPFExReq misses
system.cpu46.dcache.SoftPFExReq_misses::total        10305                       # number of SoftPFExReq misses
system.cpu46.dcache.SoftPFExReq_accesses::.cpu46.data        56091                       # number of SoftPFExReq accesses(hits+misses)
system.cpu46.dcache.SoftPFExReq_accesses::total        56091                       # number of SoftPFExReq accesses(hits+misses)
system.cpu46.dcache.SoftPFExReq_miss_rate::.cpu46.data     0.183719                       # miss rate for SoftPFExReq accesses
system.cpu46.dcache.SoftPFExReq_miss_rate::total     0.183719                       # miss rate for SoftPFExReq accesses
system.cpu46.dcache.WriteLineReq_hits::.cpu46.data         5365                       # number of WriteLineReq hits
system.cpu46.dcache.WriteLineReq_hits::total         5365                       # number of WriteLineReq hits
system.cpu46.dcache.WriteLineReq_misses::.cpu46.data        15990                       # number of WriteLineReq misses
system.cpu46.dcache.WriteLineReq_misses::total        15990                       # number of WriteLineReq misses
system.cpu46.dcache.WriteLineReq_accesses::.cpu46.data        21355                       # number of WriteLineReq accesses(hits+misses)
system.cpu46.dcache.WriteLineReq_accesses::total        21355                       # number of WriteLineReq accesses(hits+misses)
system.cpu46.dcache.WriteLineReq_miss_rate::.cpu46.data     0.748771                       # miss rate for WriteLineReq accesses
system.cpu46.dcache.WriteLineReq_miss_rate::total     0.748771                       # miss rate for WriteLineReq accesses
system.cpu46.dcache.LoadLockedReq_hits::.cpu46.data        75976                       # number of LoadLockedReq hits
system.cpu46.dcache.LoadLockedReq_hits::total        75976                       # number of LoadLockedReq hits
system.cpu46.dcache.LoadLockedReq_misses::.cpu46.data         2041                       # number of LoadLockedReq misses
system.cpu46.dcache.LoadLockedReq_misses::total         2041                       # number of LoadLockedReq misses
system.cpu46.dcache.LoadLockedReq_accesses::.cpu46.data        78017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu46.dcache.LoadLockedReq_accesses::total        78017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu46.dcache.LoadLockedReq_miss_rate::.cpu46.data     0.026161                       # miss rate for LoadLockedReq accesses
system.cpu46.dcache.LoadLockedReq_miss_rate::total     0.026161                       # miss rate for LoadLockedReq accesses
system.cpu46.dcache.StoreCondReq_hits::.cpu46.data        76153                       # number of StoreCondReq hits
system.cpu46.dcache.StoreCondReq_hits::total        76153                       # number of StoreCondReq hits
system.cpu46.dcache.StoreCondReq_misses::.cpu46.data          382                       # number of StoreCondReq misses
system.cpu46.dcache.StoreCondReq_misses::total          382                       # number of StoreCondReq misses
system.cpu46.dcache.StoreCondReq_accesses::.cpu46.data        76535                       # number of StoreCondReq accesses(hits+misses)
system.cpu46.dcache.StoreCondReq_accesses::total        76535                       # number of StoreCondReq accesses(hits+misses)
system.cpu46.dcache.StoreCondReq_miss_rate::.cpu46.data     0.004991                       # miss rate for StoreCondReq accesses
system.cpu46.dcache.StoreCondReq_miss_rate::total     0.004991                       # miss rate for StoreCondReq accesses
system.cpu46.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu46.dcache.tags.tagsinuse         336.707868                       # Cycle average of tags in use
system.cpu46.dcache.tags.total_refs           7512018                       # Total number of references to valid blocks.
system.cpu46.dcache.tags.sampled_refs          170018                       # Sample count of references to valid blocks.
system.cpu46.dcache.tags.avg_refs           44.183663                       # Average number of references to valid blocks.
system.cpu46.dcache.tags.warmup_cycle    3874584891996                       # Cycle when the warmup percentage was hit.
system.cpu46.dcache.tags.occ_blocks::.cpu46.data   336.707868                       # Average occupied blocks per requestor
system.cpu46.dcache.tags.occ_percent::.cpu46.data     0.328816                       # Average percentage of cache occupancy
system.cpu46.dcache.tags.occ_percent::total     0.328816                       # Average percentage of cache occupancy
system.cpu46.dcache.tags.occ_task_id_blocks::1024          783                       # Occupied blocks per task id
system.cpu46.dcache.tags.age_task_id_blocks_1024::4          783                       # Occupied blocks per task id
system.cpu46.dcache.tags.occ_task_id_percent::1024     0.764648                       # Percentage of cache occupancy per task id
system.cpu46.dcache.tags.tag_accesses        15194074                       # Number of tag accesses
system.cpu46.dcache.tags.data_accesses       15194074                       # Number of data accesses
system.cpu45.numPwrStateTransitions              2585                       # Number of power state transitions
system.cpu45.pwrStateClkGateDist::samples         1285                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::mean   5466357198.635798                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::stdev  69112410198.239120                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::1000-5e+10         1276     99.30%     99.30% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::5e+10-1e+11            3      0.23%     99.53% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::2.5e+11-3e+11            3      0.23%     99.77% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::3e+11-3.5e+11            1      0.08%     99.84% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::5e+11-5.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::total          1285                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateResidencyTicks::ON   48025088021                       # Cumulative time (in ticks) in various power states
system.cpu45.pwrStateResidencyTicks::CLK_GATED 7024269000247                       # Cumulative time (in ticks) in various power states
system.cpu45.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu45.icache.demand_hits::.cpu45.inst      7309077                       # number of demand (read+write) hits
system.cpu45.icache.demand_hits::total        7309077                       # number of demand (read+write) hits
system.cpu45.icache.overall_hits::.cpu45.inst      7309077                       # number of overall hits
system.cpu45.icache.overall_hits::total       7309077                       # number of overall hits
system.cpu45.icache.demand_misses::.cpu45.inst        83075                       # number of demand (read+write) misses
system.cpu45.icache.demand_misses::total        83075                       # number of demand (read+write) misses
system.cpu45.icache.overall_misses::.cpu45.inst        83075                       # number of overall misses
system.cpu45.icache.overall_misses::total        83075                       # number of overall misses
system.cpu45.icache.demand_accesses::.cpu45.inst      7392152                       # number of demand (read+write) accesses
system.cpu45.icache.demand_accesses::total      7392152                       # number of demand (read+write) accesses
system.cpu45.icache.overall_accesses::.cpu45.inst      7392152                       # number of overall (read+write) accesses
system.cpu45.icache.overall_accesses::total      7392152                       # number of overall (read+write) accesses
system.cpu45.icache.demand_miss_rate::.cpu45.inst     0.011238                       # miss rate for demand accesses
system.cpu45.icache.demand_miss_rate::total     0.011238                       # miss rate for demand accesses
system.cpu45.icache.overall_miss_rate::.cpu45.inst     0.011238                       # miss rate for overall accesses
system.cpu45.icache.overall_miss_rate::total     0.011238                       # miss rate for overall accesses
system.cpu45.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu45.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu45.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu45.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu45.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu45.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu45.icache.writebacks::.writebacks        82551                       # number of writebacks
system.cpu45.icache.writebacks::total           82551                       # number of writebacks
system.cpu45.icache.replacements                82551                       # number of replacements
system.cpu45.icache.ReadReq_hits::.cpu45.inst      7309077                       # number of ReadReq hits
system.cpu45.icache.ReadReq_hits::total       7309077                       # number of ReadReq hits
system.cpu45.icache.ReadReq_misses::.cpu45.inst        83075                       # number of ReadReq misses
system.cpu45.icache.ReadReq_misses::total        83075                       # number of ReadReq misses
system.cpu45.icache.ReadReq_accesses::.cpu45.inst      7392152                       # number of ReadReq accesses(hits+misses)
system.cpu45.icache.ReadReq_accesses::total      7392152                       # number of ReadReq accesses(hits+misses)
system.cpu45.icache.ReadReq_miss_rate::.cpu45.inst     0.011238                       # miss rate for ReadReq accesses
system.cpu45.icache.ReadReq_miss_rate::total     0.011238                       # miss rate for ReadReq accesses
system.cpu45.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu45.icache.tags.tagsinuse         231.801279                       # Cycle average of tags in use
system.cpu45.icache.tags.total_refs           7392152                       # Total number of references to valid blocks.
system.cpu45.icache.tags.sampled_refs           83075                       # Sample count of references to valid blocks.
system.cpu45.icache.tags.avg_refs           88.981667                       # Average number of references to valid blocks.
system.cpu45.icache.tags.warmup_cycle    3842332895376                       # Cycle when the warmup percentage was hit.
system.cpu45.icache.tags.occ_blocks::.cpu45.inst   231.801279                       # Average occupied blocks per requestor
system.cpu45.icache.tags.occ_percent::.cpu45.inst     0.452737                       # Average percentage of cache occupancy
system.cpu45.icache.tags.occ_percent::total     0.452737                       # Average percentage of cache occupancy
system.cpu45.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu45.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu45.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu45.icache.tags.tag_accesses        14867379                       # Number of tag accesses
system.cpu45.icache.tags.data_accesses       14867379                       # Number of data accesses
system.cpu45.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu45.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu45.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu45.dcache.demand_hits::.cpu45.data      2711129                       # number of demand (read+write) hits
system.cpu45.dcache.demand_hits::total        2711129                       # number of demand (read+write) hits
system.cpu45.dcache.overall_hits::.cpu45.data      2731993                       # number of overall hits
system.cpu45.dcache.overall_hits::total       2731993                       # number of overall hits
system.cpu45.dcache.demand_misses::.cpu45.data        63057                       # number of demand (read+write) misses
system.cpu45.dcache.demand_misses::total        63057                       # number of demand (read+write) misses
system.cpu45.dcache.overall_misses::.cpu45.data        66349                       # number of overall misses
system.cpu45.dcache.overall_misses::total        66349                       # number of overall misses
system.cpu45.dcache.demand_accesses::.cpu45.data      2774186                       # number of demand (read+write) accesses
system.cpu45.dcache.demand_accesses::total      2774186                       # number of demand (read+write) accesses
system.cpu45.dcache.overall_accesses::.cpu45.data      2798342                       # number of overall (read+write) accesses
system.cpu45.dcache.overall_accesses::total      2798342                       # number of overall (read+write) accesses
system.cpu45.dcache.demand_miss_rate::.cpu45.data     0.022730                       # miss rate for demand accesses
system.cpu45.dcache.demand_miss_rate::total     0.022730                       # miss rate for demand accesses
system.cpu45.dcache.overall_miss_rate::.cpu45.data     0.023710                       # miss rate for overall accesses
system.cpu45.dcache.overall_miss_rate::total     0.023710                       # miss rate for overall accesses
system.cpu45.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu45.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu45.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu45.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu45.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu45.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu45.dcache.writebacks::.writebacks        22011                       # number of writebacks
system.cpu45.dcache.writebacks::total           22011                       # number of writebacks
system.cpu45.dcache.replacements                50851                       # number of replacements
system.cpu45.dcache.ReadReq_hits::.cpu45.data      1728185                       # number of ReadReq hits
system.cpu45.dcache.ReadReq_hits::total       1728185                       # number of ReadReq hits
system.cpu45.dcache.ReadReq_misses::.cpu45.data        44559                       # number of ReadReq misses
system.cpu45.dcache.ReadReq_misses::total        44559                       # number of ReadReq misses
system.cpu45.dcache.ReadReq_accesses::.cpu45.data      1772744                       # number of ReadReq accesses(hits+misses)
system.cpu45.dcache.ReadReq_accesses::total      1772744                       # number of ReadReq accesses(hits+misses)
system.cpu45.dcache.ReadReq_miss_rate::.cpu45.data     0.025136                       # miss rate for ReadReq accesses
system.cpu45.dcache.ReadReq_miss_rate::total     0.025136                       # miss rate for ReadReq accesses
system.cpu45.dcache.WriteReq_hits::.cpu45.data       982647                       # number of WriteReq hits
system.cpu45.dcache.WriteReq_hits::total       982647                       # number of WriteReq hits
system.cpu45.dcache.WriteReq_misses::.cpu45.data        11992                       # number of WriteReq misses
system.cpu45.dcache.WriteReq_misses::total        11992                       # number of WriteReq misses
system.cpu45.dcache.WriteReq_accesses::.cpu45.data       994639                       # number of WriteReq accesses(hits+misses)
system.cpu45.dcache.WriteReq_accesses::total       994639                       # number of WriteReq accesses(hits+misses)
system.cpu45.dcache.WriteReq_miss_rate::.cpu45.data     0.012057                       # miss rate for WriteReq accesses
system.cpu45.dcache.WriteReq_miss_rate::total     0.012057                       # miss rate for WriteReq accesses
system.cpu45.dcache.SoftPFReq_hits::.cpu45.data          105                       # number of SoftPFReq hits
system.cpu45.dcache.SoftPFReq_hits::total          105                       # number of SoftPFReq hits
system.cpu45.dcache.SoftPFReq_misses::.cpu45.data          273                       # number of SoftPFReq misses
system.cpu45.dcache.SoftPFReq_misses::total          273                       # number of SoftPFReq misses
system.cpu45.dcache.SoftPFReq_accesses::.cpu45.data          378                       # number of SoftPFReq accesses(hits+misses)
system.cpu45.dcache.SoftPFReq_accesses::total          378                       # number of SoftPFReq accesses(hits+misses)
system.cpu45.dcache.SoftPFReq_miss_rate::.cpu45.data     0.722222                       # miss rate for SoftPFReq accesses
system.cpu45.dcache.SoftPFReq_miss_rate::total     0.722222                       # miss rate for SoftPFReq accesses
system.cpu45.dcache.SoftPFExReq_hits::.cpu45.data        20759                       # number of SoftPFExReq hits
system.cpu45.dcache.SoftPFExReq_hits::total        20759                       # number of SoftPFExReq hits
system.cpu45.dcache.SoftPFExReq_misses::.cpu45.data         3019                       # number of SoftPFExReq misses
system.cpu45.dcache.SoftPFExReq_misses::total         3019                       # number of SoftPFExReq misses
system.cpu45.dcache.SoftPFExReq_accesses::.cpu45.data        23778                       # number of SoftPFExReq accesses(hits+misses)
system.cpu45.dcache.SoftPFExReq_accesses::total        23778                       # number of SoftPFExReq accesses(hits+misses)
system.cpu45.dcache.SoftPFExReq_miss_rate::.cpu45.data     0.126966                       # miss rate for SoftPFExReq accesses
system.cpu45.dcache.SoftPFExReq_miss_rate::total     0.126966                       # miss rate for SoftPFExReq accesses
system.cpu45.dcache.WriteLineReq_hits::.cpu45.data          297                       # number of WriteLineReq hits
system.cpu45.dcache.WriteLineReq_hits::total          297                       # number of WriteLineReq hits
system.cpu45.dcache.WriteLineReq_misses::.cpu45.data         6506                       # number of WriteLineReq misses
system.cpu45.dcache.WriteLineReq_misses::total         6506                       # number of WriteLineReq misses
system.cpu45.dcache.WriteLineReq_accesses::.cpu45.data         6803                       # number of WriteLineReq accesses(hits+misses)
system.cpu45.dcache.WriteLineReq_accesses::total         6803                       # number of WriteLineReq accesses(hits+misses)
system.cpu45.dcache.WriteLineReq_miss_rate::.cpu45.data     0.956343                       # miss rate for WriteLineReq accesses
system.cpu45.dcache.WriteLineReq_miss_rate::total     0.956343                       # miss rate for WriteLineReq accesses
system.cpu45.dcache.LoadLockedReq_hits::.cpu45.data        25136                       # number of LoadLockedReq hits
system.cpu45.dcache.LoadLockedReq_hits::total        25136                       # number of LoadLockedReq hits
system.cpu45.dcache.LoadLockedReq_misses::.cpu45.data          937                       # number of LoadLockedReq misses
system.cpu45.dcache.LoadLockedReq_misses::total          937                       # number of LoadLockedReq misses
system.cpu45.dcache.LoadLockedReq_accesses::.cpu45.data        26073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu45.dcache.LoadLockedReq_accesses::total        26073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu45.dcache.LoadLockedReq_miss_rate::.cpu45.data     0.035938                       # miss rate for LoadLockedReq accesses
system.cpu45.dcache.LoadLockedReq_miss_rate::total     0.035938                       # miss rate for LoadLockedReq accesses
system.cpu45.dcache.StoreCondReq_hits::.cpu45.data        25012                       # number of StoreCondReq hits
system.cpu45.dcache.StoreCondReq_hits::total        25012                       # number of StoreCondReq hits
system.cpu45.dcache.StoreCondReq_misses::.cpu45.data          100                       # number of StoreCondReq misses
system.cpu45.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu45.dcache.StoreCondReq_accesses::.cpu45.data        25112                       # number of StoreCondReq accesses(hits+misses)
system.cpu45.dcache.StoreCondReq_accesses::total        25112                       # number of StoreCondReq accesses(hits+misses)
system.cpu45.dcache.StoreCondReq_miss_rate::.cpu45.data     0.003982                       # miss rate for StoreCondReq accesses
system.cpu45.dcache.StoreCondReq_miss_rate::total     0.003982                       # miss rate for StoreCondReq accesses
system.cpu45.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu45.dcache.tags.tagsinuse         323.102521                       # Cycle average of tags in use
system.cpu45.dcache.tags.total_refs           2855275                       # Total number of references to valid blocks.
system.cpu45.dcache.tags.sampled_refs           62623                       # Sample count of references to valid blocks.
system.cpu45.dcache.tags.avg_refs           45.594670                       # Average number of references to valid blocks.
system.cpu45.dcache.tags.warmup_cycle    3842332923156                       # Cycle when the warmup percentage was hit.
system.cpu45.dcache.tags.occ_blocks::.cpu45.data   323.102521                       # Average occupied blocks per requestor
system.cpu45.dcache.tags.occ_percent::.cpu45.data     0.315530                       # Average percentage of cache occupancy
system.cpu45.dcache.tags.occ_percent::total     0.315530                       # Average percentage of cache occupancy
system.cpu45.dcache.tags.occ_task_id_blocks::1024          686                       # Occupied blocks per task id
system.cpu45.dcache.tags.age_task_id_blocks_1024::4          686                       # Occupied blocks per task id
system.cpu45.dcache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu45.dcache.tags.tag_accesses         5773329                       # Number of tag accesses
system.cpu45.dcache.tags.data_accesses        5773329                       # Number of data accesses
system.cpu44.numPwrStateTransitions              2623                       # Number of power state transitions
system.cpu44.pwrStateClkGateDist::samples         1303                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::mean   5384443176.795088                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::stdev  67744310534.071136                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::1000-5e+10         1294     99.31%     99.31% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.39% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::1e+11-1.5e+11            1      0.08%     99.46% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.54% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::2.5e+11-3e+11            3      0.23%     99.77% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::3e+11-3.5e+11            2      0.15%     99.92% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::total          1303                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateResidencyTicks::ON   56364628904                       # Cumulative time (in ticks) in various power states
system.cpu44.pwrStateResidencyTicks::CLK_GATED 7015929459364                       # Cumulative time (in ticks) in various power states
system.cpu44.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu44.icache.demand_hits::.cpu44.inst      8531705                       # number of demand (read+write) hits
system.cpu44.icache.demand_hits::total        8531705                       # number of demand (read+write) hits
system.cpu44.icache.overall_hits::.cpu44.inst      8531705                       # number of overall hits
system.cpu44.icache.overall_hits::total       8531705                       # number of overall hits
system.cpu44.icache.demand_misses::.cpu44.inst       103726                       # number of demand (read+write) misses
system.cpu44.icache.demand_misses::total       103726                       # number of demand (read+write) misses
system.cpu44.icache.overall_misses::.cpu44.inst       103726                       # number of overall misses
system.cpu44.icache.overall_misses::total       103726                       # number of overall misses
system.cpu44.icache.demand_accesses::.cpu44.inst      8635431                       # number of demand (read+write) accesses
system.cpu44.icache.demand_accesses::total      8635431                       # number of demand (read+write) accesses
system.cpu44.icache.overall_accesses::.cpu44.inst      8635431                       # number of overall (read+write) accesses
system.cpu44.icache.overall_accesses::total      8635431                       # number of overall (read+write) accesses
system.cpu44.icache.demand_miss_rate::.cpu44.inst     0.012012                       # miss rate for demand accesses
system.cpu44.icache.demand_miss_rate::total     0.012012                       # miss rate for demand accesses
system.cpu44.icache.overall_miss_rate::.cpu44.inst     0.012012                       # miss rate for overall accesses
system.cpu44.icache.overall_miss_rate::total     0.012012                       # miss rate for overall accesses
system.cpu44.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu44.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu44.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu44.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu44.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu44.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu44.icache.writebacks::.writebacks       103202                       # number of writebacks
system.cpu44.icache.writebacks::total          103202                       # number of writebacks
system.cpu44.icache.replacements               103202                       # number of replacements
system.cpu44.icache.ReadReq_hits::.cpu44.inst      8531705                       # number of ReadReq hits
system.cpu44.icache.ReadReq_hits::total       8531705                       # number of ReadReq hits
system.cpu44.icache.ReadReq_misses::.cpu44.inst       103726                       # number of ReadReq misses
system.cpu44.icache.ReadReq_misses::total       103726                       # number of ReadReq misses
system.cpu44.icache.ReadReq_accesses::.cpu44.inst      8635431                       # number of ReadReq accesses(hits+misses)
system.cpu44.icache.ReadReq_accesses::total      8635431                       # number of ReadReq accesses(hits+misses)
system.cpu44.icache.ReadReq_miss_rate::.cpu44.inst     0.012012                       # miss rate for ReadReq accesses
system.cpu44.icache.ReadReq_miss_rate::total     0.012012                       # miss rate for ReadReq accesses
system.cpu44.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu44.icache.tags.tagsinuse         233.940600                       # Cycle average of tags in use
system.cpu44.icache.tags.total_refs           8635431                       # Total number of references to valid blocks.
system.cpu44.icache.tags.sampled_refs          103726                       # Sample count of references to valid blocks.
system.cpu44.icache.tags.avg_refs           83.252328                       # Average number of references to valid blocks.
system.cpu44.icache.tags.warmup_cycle    3810081137664                       # Cycle when the warmup percentage was hit.
system.cpu44.icache.tags.occ_blocks::.cpu44.inst   233.940600                       # Average occupied blocks per requestor
system.cpu44.icache.tags.occ_percent::.cpu44.inst     0.456915                       # Average percentage of cache occupancy
system.cpu44.icache.tags.occ_percent::total     0.456915                       # Average percentage of cache occupancy
system.cpu44.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu44.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu44.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu44.icache.tags.tag_accesses        17374588                       # Number of tag accesses
system.cpu44.icache.tags.data_accesses       17374588                       # Number of data accesses
system.cpu44.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu44.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu44.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu44.dcache.demand_hits::.cpu44.data      3223322                       # number of demand (read+write) hits
system.cpu44.dcache.demand_hits::total        3223322                       # number of demand (read+write) hits
system.cpu44.dcache.overall_hits::.cpu44.data      3245129                       # number of overall hits
system.cpu44.dcache.overall_hits::total       3245129                       # number of overall hits
system.cpu44.dcache.demand_misses::.cpu44.data        74365                       # number of demand (read+write) misses
system.cpu44.dcache.demand_misses::total        74365                       # number of demand (read+write) misses
system.cpu44.dcache.overall_misses::.cpu44.data        78371                       # number of overall misses
system.cpu44.dcache.overall_misses::total        78371                       # number of overall misses
system.cpu44.dcache.demand_accesses::.cpu44.data      3297687                       # number of demand (read+write) accesses
system.cpu44.dcache.demand_accesses::total      3297687                       # number of demand (read+write) accesses
system.cpu44.dcache.overall_accesses::.cpu44.data      3323500                       # number of overall (read+write) accesses
system.cpu44.dcache.overall_accesses::total      3323500                       # number of overall (read+write) accesses
system.cpu44.dcache.demand_miss_rate::.cpu44.data     0.022551                       # miss rate for demand accesses
system.cpu44.dcache.demand_miss_rate::total     0.022551                       # miss rate for demand accesses
system.cpu44.dcache.overall_miss_rate::.cpu44.data     0.023581                       # miss rate for overall accesses
system.cpu44.dcache.overall_miss_rate::total     0.023581                       # miss rate for overall accesses
system.cpu44.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu44.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu44.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu44.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu44.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu44.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu44.dcache.writebacks::.writebacks        27629                       # number of writebacks
system.cpu44.dcache.writebacks::total           27629                       # number of writebacks
system.cpu44.dcache.replacements                61496                       # number of replacements
system.cpu44.dcache.ReadReq_hits::.cpu44.data      2019246                       # number of ReadReq hits
system.cpu44.dcache.ReadReq_hits::total       2019246                       # number of ReadReq hits
system.cpu44.dcache.ReadReq_misses::.cpu44.data        51650                       # number of ReadReq misses
system.cpu44.dcache.ReadReq_misses::total        51650                       # number of ReadReq misses
system.cpu44.dcache.ReadReq_accesses::.cpu44.data      2070896                       # number of ReadReq accesses(hits+misses)
system.cpu44.dcache.ReadReq_accesses::total      2070896                       # number of ReadReq accesses(hits+misses)
system.cpu44.dcache.ReadReq_miss_rate::.cpu44.data     0.024941                       # miss rate for ReadReq accesses
system.cpu44.dcache.ReadReq_miss_rate::total     0.024941                       # miss rate for ReadReq accesses
system.cpu44.dcache.WriteReq_hits::.cpu44.data      1203180                       # number of WriteReq hits
system.cpu44.dcache.WriteReq_hits::total      1203180                       # number of WriteReq hits
system.cpu44.dcache.WriteReq_misses::.cpu44.data        14400                       # number of WriteReq misses
system.cpu44.dcache.WriteReq_misses::total        14400                       # number of WriteReq misses
system.cpu44.dcache.WriteReq_accesses::.cpu44.data      1217580                       # number of WriteReq accesses(hits+misses)
system.cpu44.dcache.WriteReq_accesses::total      1217580                       # number of WriteReq accesses(hits+misses)
system.cpu44.dcache.WriteReq_miss_rate::.cpu44.data     0.011827                       # miss rate for WriteReq accesses
system.cpu44.dcache.WriteReq_miss_rate::total     0.011827                       # miss rate for WriteReq accesses
system.cpu44.dcache.SoftPFReq_hits::.cpu44.data          154                       # number of SoftPFReq hits
system.cpu44.dcache.SoftPFReq_hits::total          154                       # number of SoftPFReq hits
system.cpu44.dcache.SoftPFReq_misses::.cpu44.data          370                       # number of SoftPFReq misses
system.cpu44.dcache.SoftPFReq_misses::total          370                       # number of SoftPFReq misses
system.cpu44.dcache.SoftPFReq_accesses::.cpu44.data          524                       # number of SoftPFReq accesses(hits+misses)
system.cpu44.dcache.SoftPFReq_accesses::total          524                       # number of SoftPFReq accesses(hits+misses)
system.cpu44.dcache.SoftPFReq_miss_rate::.cpu44.data     0.706107                       # miss rate for SoftPFReq accesses
system.cpu44.dcache.SoftPFReq_miss_rate::total     0.706107                       # miss rate for SoftPFReq accesses
system.cpu44.dcache.SoftPFExReq_hits::.cpu44.data        21653                       # number of SoftPFExReq hits
system.cpu44.dcache.SoftPFExReq_hits::total        21653                       # number of SoftPFExReq hits
system.cpu44.dcache.SoftPFExReq_misses::.cpu44.data         3636                       # number of SoftPFExReq misses
system.cpu44.dcache.SoftPFExReq_misses::total         3636                       # number of SoftPFExReq misses
system.cpu44.dcache.SoftPFExReq_accesses::.cpu44.data        25289                       # number of SoftPFExReq accesses(hits+misses)
system.cpu44.dcache.SoftPFExReq_accesses::total        25289                       # number of SoftPFExReq accesses(hits+misses)
system.cpu44.dcache.SoftPFExReq_miss_rate::.cpu44.data     0.143778                       # miss rate for SoftPFExReq accesses
system.cpu44.dcache.SoftPFExReq_miss_rate::total     0.143778                       # miss rate for SoftPFExReq accesses
system.cpu44.dcache.WriteLineReq_hits::.cpu44.data          896                       # number of WriteLineReq hits
system.cpu44.dcache.WriteLineReq_hits::total          896                       # number of WriteLineReq hits
system.cpu44.dcache.WriteLineReq_misses::.cpu44.data         8315                       # number of WriteLineReq misses
system.cpu44.dcache.WriteLineReq_misses::total         8315                       # number of WriteLineReq misses
system.cpu44.dcache.WriteLineReq_accesses::.cpu44.data         9211                       # number of WriteLineReq accesses(hits+misses)
system.cpu44.dcache.WriteLineReq_accesses::total         9211                       # number of WriteLineReq accesses(hits+misses)
system.cpu44.dcache.WriteLineReq_miss_rate::.cpu44.data     0.902725                       # miss rate for WriteLineReq accesses
system.cpu44.dcache.WriteLineReq_miss_rate::total     0.902725                       # miss rate for WriteLineReq accesses
system.cpu44.dcache.LoadLockedReq_hits::.cpu44.data        27786                       # number of LoadLockedReq hits
system.cpu44.dcache.LoadLockedReq_hits::total        27786                       # number of LoadLockedReq hits
system.cpu44.dcache.LoadLockedReq_misses::.cpu44.data         1009                       # number of LoadLockedReq misses
system.cpu44.dcache.LoadLockedReq_misses::total         1009                       # number of LoadLockedReq misses
system.cpu44.dcache.LoadLockedReq_accesses::.cpu44.data        28795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu44.dcache.LoadLockedReq_accesses::total        28795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu44.dcache.LoadLockedReq_miss_rate::.cpu44.data     0.035041                       # miss rate for LoadLockedReq accesses
system.cpu44.dcache.LoadLockedReq_miss_rate::total     0.035041                       # miss rate for LoadLockedReq accesses
system.cpu44.dcache.StoreCondReq_hits::.cpu44.data        27675                       # number of StoreCondReq hits
system.cpu44.dcache.StoreCondReq_hits::total        27675                       # number of StoreCondReq hits
system.cpu44.dcache.StoreCondReq_misses::.cpu44.data          112                       # number of StoreCondReq misses
system.cpu44.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu44.dcache.StoreCondReq_accesses::.cpu44.data        27787                       # number of StoreCondReq accesses(hits+misses)
system.cpu44.dcache.StoreCondReq_accesses::total        27787                       # number of StoreCondReq accesses(hits+misses)
system.cpu44.dcache.StoreCondReq_miss_rate::.cpu44.data     0.004031                       # miss rate for StoreCondReq accesses
system.cpu44.dcache.StoreCondReq_miss_rate::total     0.004031                       # miss rate for StoreCondReq accesses
system.cpu44.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu44.dcache.tags.tagsinuse         331.380448                       # Cycle average of tags in use
system.cpu44.dcache.tags.total_refs           3386927                       # Total number of references to valid blocks.
system.cpu44.dcache.tags.sampled_refs           74177                       # Sample count of references to valid blocks.
system.cpu44.dcache.tags.avg_refs           45.660070                       # Average number of references to valid blocks.
system.cpu44.dcache.tags.warmup_cycle    3810081165444                       # Cycle when the warmup percentage was hit.
system.cpu44.dcache.tags.occ_blocks::.cpu44.data   331.380448                       # Average occupied blocks per requestor
system.cpu44.dcache.tags.occ_percent::.cpu44.data     0.323614                       # Average percentage of cache occupancy
system.cpu44.dcache.tags.occ_percent::total     0.323614                       # Average percentage of cache occupancy
system.cpu44.dcache.tags.occ_task_id_blocks::1024          671                       # Occupied blocks per task id
system.cpu44.dcache.tags.age_task_id_blocks_1024::4          671                       # Occupied blocks per task id
system.cpu44.dcache.tags.occ_task_id_percent::1024     0.655273                       # Percentage of cache occupancy per task id
system.cpu44.dcache.tags.tag_accesses         6848169                       # Number of tag accesses
system.cpu44.dcache.tags.data_accesses        6848169                       # Number of data accesses
system.cpu43.numPwrStateTransitions              3175                       # Number of power state transitions
system.cpu43.pwrStateClkGateDist::samples         1568                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::mean   4449581379.962373                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::stdev  61774989514.153481                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::1000-5e+10         1561     99.55%     99.55% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.62% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::2.5e+11-3e+11            3      0.19%     99.81% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::total          1568                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateResidencyTicks::ON   95350484487                       # Cumulative time (in ticks) in various power states
system.cpu43.pwrStateResidencyTicks::CLK_GATED 6976943603781                       # Cumulative time (in ticks) in various power states
system.cpu43.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu43.icache.demand_hits::.cpu43.inst     14389691                       # number of demand (read+write) hits
system.cpu43.icache.demand_hits::total       14389691                       # number of demand (read+write) hits
system.cpu43.icache.overall_hits::.cpu43.inst     14389691                       # number of overall hits
system.cpu43.icache.overall_hits::total      14389691                       # number of overall hits
system.cpu43.icache.demand_misses::.cpu43.inst       201087                       # number of demand (read+write) misses
system.cpu43.icache.demand_misses::total       201087                       # number of demand (read+write) misses
system.cpu43.icache.overall_misses::.cpu43.inst       201087                       # number of overall misses
system.cpu43.icache.overall_misses::total       201087                       # number of overall misses
system.cpu43.icache.demand_accesses::.cpu43.inst     14590778                       # number of demand (read+write) accesses
system.cpu43.icache.demand_accesses::total     14590778                       # number of demand (read+write) accesses
system.cpu43.icache.overall_accesses::.cpu43.inst     14590778                       # number of overall (read+write) accesses
system.cpu43.icache.overall_accesses::total     14590778                       # number of overall (read+write) accesses
system.cpu43.icache.demand_miss_rate::.cpu43.inst     0.013782                       # miss rate for demand accesses
system.cpu43.icache.demand_miss_rate::total     0.013782                       # miss rate for demand accesses
system.cpu43.icache.overall_miss_rate::.cpu43.inst     0.013782                       # miss rate for overall accesses
system.cpu43.icache.overall_miss_rate::total     0.013782                       # miss rate for overall accesses
system.cpu43.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu43.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu43.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu43.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu43.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu43.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu43.icache.writebacks::.writebacks       200563                       # number of writebacks
system.cpu43.icache.writebacks::total          200563                       # number of writebacks
system.cpu43.icache.replacements               200563                       # number of replacements
system.cpu43.icache.ReadReq_hits::.cpu43.inst     14389691                       # number of ReadReq hits
system.cpu43.icache.ReadReq_hits::total      14389691                       # number of ReadReq hits
system.cpu43.icache.ReadReq_misses::.cpu43.inst       201087                       # number of ReadReq misses
system.cpu43.icache.ReadReq_misses::total       201087                       # number of ReadReq misses
system.cpu43.icache.ReadReq_accesses::.cpu43.inst     14590778                       # number of ReadReq accesses(hits+misses)
system.cpu43.icache.ReadReq_accesses::total     14590778                       # number of ReadReq accesses(hits+misses)
system.cpu43.icache.ReadReq_miss_rate::.cpu43.inst     0.013782                       # miss rate for ReadReq accesses
system.cpu43.icache.ReadReq_miss_rate::total     0.013782                       # miss rate for ReadReq accesses
system.cpu43.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu43.icache.tags.tagsinuse         236.181199                       # Cycle average of tags in use
system.cpu43.icache.tags.total_refs          14590778                       # Total number of references to valid blocks.
system.cpu43.icache.tags.sampled_refs          201087                       # Sample count of references to valid blocks.
system.cpu43.icache.tags.avg_refs           72.559529                       # Average number of references to valid blocks.
system.cpu43.icache.tags.warmup_cycle    3777825874116                       # Cycle when the warmup percentage was hit.
system.cpu43.icache.tags.occ_blocks::.cpu43.inst   236.181199                       # Average occupied blocks per requestor
system.cpu43.icache.tags.occ_percent::.cpu43.inst     0.461291                       # Average percentage of cache occupancy
system.cpu43.icache.tags.occ_percent::total     0.461291                       # Average percentage of cache occupancy
system.cpu43.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu43.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu43.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu43.icache.tags.tag_accesses        29382643                       # Number of tag accesses
system.cpu43.icache.tags.data_accesses       29382643                       # Number of data accesses
system.cpu43.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu43.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu43.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu43.dcache.demand_hits::.cpu43.data      5550896                       # number of demand (read+write) hits
system.cpu43.dcache.demand_hits::total        5550896                       # number of demand (read+write) hits
system.cpu43.dcache.overall_hits::.cpu43.data      5578720                       # number of overall hits
system.cpu43.dcache.overall_hits::total       5578720                       # number of overall hits
system.cpu43.dcache.demand_misses::.cpu43.data       131238                       # number of demand (read+write) misses
system.cpu43.dcache.demand_misses::total       131238                       # number of demand (read+write) misses
system.cpu43.dcache.overall_misses::.cpu43.data       137474                       # number of overall misses
system.cpu43.dcache.overall_misses::total       137474                       # number of overall misses
system.cpu43.dcache.demand_accesses::.cpu43.data      5682134                       # number of demand (read+write) accesses
system.cpu43.dcache.demand_accesses::total      5682134                       # number of demand (read+write) accesses
system.cpu43.dcache.overall_accesses::.cpu43.data      5716194                       # number of overall (read+write) accesses
system.cpu43.dcache.overall_accesses::total      5716194                       # number of overall (read+write) accesses
system.cpu43.dcache.demand_miss_rate::.cpu43.data     0.023097                       # miss rate for demand accesses
system.cpu43.dcache.demand_miss_rate::total     0.023097                       # miss rate for demand accesses
system.cpu43.dcache.overall_miss_rate::.cpu43.data     0.024050                       # miss rate for overall accesses
system.cpu43.dcache.overall_miss_rate::total     0.024050                       # miss rate for overall accesses
system.cpu43.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu43.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu43.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu43.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu43.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu43.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu43.dcache.writebacks::.writebacks        42103                       # number of writebacks
system.cpu43.dcache.writebacks::total           42103                       # number of writebacks
system.cpu43.dcache.replacements               110622                       # number of replacements
system.cpu43.dcache.ReadReq_hits::.cpu43.data      3370935                       # number of ReadReq hits
system.cpu43.dcache.ReadReq_hits::total       3370935                       # number of ReadReq hits
system.cpu43.dcache.ReadReq_misses::.cpu43.data        95269                       # number of ReadReq misses
system.cpu43.dcache.ReadReq_misses::total        95269                       # number of ReadReq misses
system.cpu43.dcache.ReadReq_accesses::.cpu43.data      3466204                       # number of ReadReq accesses(hits+misses)
system.cpu43.dcache.ReadReq_accesses::total      3466204                       # number of ReadReq accesses(hits+misses)
system.cpu43.dcache.ReadReq_miss_rate::.cpu43.data     0.027485                       # miss rate for ReadReq accesses
system.cpu43.dcache.ReadReq_miss_rate::total     0.027485                       # miss rate for ReadReq accesses
system.cpu43.dcache.WriteReq_hits::.cpu43.data      2174366                       # number of WriteReq hits
system.cpu43.dcache.WriteReq_hits::total      2174366                       # number of WriteReq hits
system.cpu43.dcache.WriteReq_misses::.cpu43.data        23248                       # number of WriteReq misses
system.cpu43.dcache.WriteReq_misses::total        23248                       # number of WriteReq misses
system.cpu43.dcache.WriteReq_accesses::.cpu43.data      2197614                       # number of WriteReq accesses(hits+misses)
system.cpu43.dcache.WriteReq_accesses::total      2197614                       # number of WriteReq accesses(hits+misses)
system.cpu43.dcache.WriteReq_miss_rate::.cpu43.data     0.010579                       # miss rate for WriteReq accesses
system.cpu43.dcache.WriteReq_miss_rate::total     0.010579                       # miss rate for WriteReq accesses
system.cpu43.dcache.SoftPFReq_hits::.cpu43.data          213                       # number of SoftPFReq hits
system.cpu43.dcache.SoftPFReq_hits::total          213                       # number of SoftPFReq hits
system.cpu43.dcache.SoftPFReq_misses::.cpu43.data          524                       # number of SoftPFReq misses
system.cpu43.dcache.SoftPFReq_misses::total          524                       # number of SoftPFReq misses
system.cpu43.dcache.SoftPFReq_accesses::.cpu43.data          737                       # number of SoftPFReq accesses(hits+misses)
system.cpu43.dcache.SoftPFReq_accesses::total          737                       # number of SoftPFReq accesses(hits+misses)
system.cpu43.dcache.SoftPFReq_miss_rate::.cpu43.data     0.710991                       # miss rate for SoftPFReq accesses
system.cpu43.dcache.SoftPFReq_miss_rate::total     0.710991                       # miss rate for SoftPFReq accesses
system.cpu43.dcache.SoftPFExReq_hits::.cpu43.data        27611                       # number of SoftPFExReq hits
system.cpu43.dcache.SoftPFExReq_hits::total        27611                       # number of SoftPFExReq hits
system.cpu43.dcache.SoftPFExReq_misses::.cpu43.data         5712                       # number of SoftPFExReq misses
system.cpu43.dcache.SoftPFExReq_misses::total         5712                       # number of SoftPFExReq misses
system.cpu43.dcache.SoftPFExReq_accesses::.cpu43.data        33323                       # number of SoftPFExReq accesses(hits+misses)
system.cpu43.dcache.SoftPFExReq_accesses::total        33323                       # number of SoftPFExReq accesses(hits+misses)
system.cpu43.dcache.SoftPFExReq_miss_rate::.cpu43.data     0.171413                       # miss rate for SoftPFExReq accesses
system.cpu43.dcache.SoftPFExReq_miss_rate::total     0.171413                       # miss rate for SoftPFExReq accesses
system.cpu43.dcache.WriteLineReq_hits::.cpu43.data         5595                       # number of WriteLineReq hits
system.cpu43.dcache.WriteLineReq_hits::total         5595                       # number of WriteLineReq hits
system.cpu43.dcache.WriteLineReq_misses::.cpu43.data        12721                       # number of WriteLineReq misses
system.cpu43.dcache.WriteLineReq_misses::total        12721                       # number of WriteLineReq misses
system.cpu43.dcache.WriteLineReq_accesses::.cpu43.data        18316                       # number of WriteLineReq accesses(hits+misses)
system.cpu43.dcache.WriteLineReq_accesses::total        18316                       # number of WriteLineReq accesses(hits+misses)
system.cpu43.dcache.WriteLineReq_miss_rate::.cpu43.data     0.694529                       # miss rate for WriteLineReq accesses
system.cpu43.dcache.WriteLineReq_miss_rate::total     0.694529                       # miss rate for WriteLineReq accesses
system.cpu43.dcache.LoadLockedReq_hits::.cpu43.data        38410                       # number of LoadLockedReq hits
system.cpu43.dcache.LoadLockedReq_hits::total        38410                       # number of LoadLockedReq hits
system.cpu43.dcache.LoadLockedReq_misses::.cpu43.data         1294                       # number of LoadLockedReq misses
system.cpu43.dcache.LoadLockedReq_misses::total         1294                       # number of LoadLockedReq misses
system.cpu43.dcache.LoadLockedReq_accesses::.cpu43.data        39704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu43.dcache.LoadLockedReq_accesses::total        39704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu43.dcache.LoadLockedReq_miss_rate::.cpu43.data     0.032591                       # miss rate for LoadLockedReq accesses
system.cpu43.dcache.LoadLockedReq_miss_rate::total     0.032591                       # miss rate for LoadLockedReq accesses
system.cpu43.dcache.StoreCondReq_hits::.cpu43.data        38191                       # number of StoreCondReq hits
system.cpu43.dcache.StoreCondReq_hits::total        38191                       # number of StoreCondReq hits
system.cpu43.dcache.StoreCondReq_misses::.cpu43.data          154                       # number of StoreCondReq misses
system.cpu43.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu43.dcache.StoreCondReq_accesses::.cpu43.data        38345                       # number of StoreCondReq accesses(hits+misses)
system.cpu43.dcache.StoreCondReq_accesses::total        38345                       # number of StoreCondReq accesses(hits+misses)
system.cpu43.dcache.StoreCondReq_miss_rate::.cpu43.data     0.004016                       # miss rate for StoreCondReq accesses
system.cpu43.dcache.StoreCondReq_miss_rate::total     0.004016                       # miss rate for StoreCondReq accesses
system.cpu43.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu43.dcache.tags.tagsinuse         346.546302                       # Cycle average of tags in use
system.cpu43.dcache.tags.total_refs           5804445                       # Total number of references to valid blocks.
system.cpu43.dcache.tags.sampled_refs          129014                       # Sample count of references to valid blocks.
system.cpu43.dcache.tags.avg_refs           44.990815                       # Average number of references to valid blocks.
system.cpu43.dcache.tags.warmup_cycle    3777825901896                       # Cycle when the warmup percentage was hit.
system.cpu43.dcache.tags.occ_blocks::.cpu43.data   346.546302                       # Average occupied blocks per requestor
system.cpu43.dcache.tags.occ_percent::.cpu43.data     0.338424                       # Average percentage of cache occupancy
system.cpu43.dcache.tags.occ_percent::total     0.338424                       # Average percentage of cache occupancy
system.cpu43.dcache.tags.occ_task_id_blocks::1024          741                       # Occupied blocks per task id
system.cpu43.dcache.tags.age_task_id_blocks_1024::4          741                       # Occupied blocks per task id
system.cpu43.dcache.tags.occ_task_id_percent::1024     0.723633                       # Percentage of cache occupancy per task id
system.cpu43.dcache.tags.tag_accesses        11738880                       # Number of tag accesses
system.cpu43.dcache.tags.data_accesses       11738880                       # Number of data accesses
system.cpu42.numPwrStateTransitions              2969                       # Number of power state transitions
system.cpu42.pwrStateClkGateDist::samples         1471                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::mean   4709572170.974167                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::stdev  64067027627.652840                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::1000-5e+10         1464     99.52%     99.52% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.59% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::2.5e+11-3e+11            2      0.14%     99.73% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::3e+11-3.5e+11            2      0.14%     99.86% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::4e+11-4.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::total          1471                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateResidencyTicks::ON  144513424765                       # Cumulative time (in ticks) in various power states
system.cpu42.pwrStateResidencyTicks::CLK_GATED 6927780663503                       # Cumulative time (in ticks) in various power states
system.cpu42.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu42.icache.demand_hits::.cpu42.inst     21527406                       # number of demand (read+write) hits
system.cpu42.icache.demand_hits::total       21527406                       # number of demand (read+write) hits
system.cpu42.icache.overall_hits::.cpu42.inst     21527406                       # number of overall hits
system.cpu42.icache.overall_hits::total      21527406                       # number of overall hits
system.cpu42.icache.demand_misses::.cpu42.inst       465664                       # number of demand (read+write) misses
system.cpu42.icache.demand_misses::total       465664                       # number of demand (read+write) misses
system.cpu42.icache.overall_misses::.cpu42.inst       465664                       # number of overall misses
system.cpu42.icache.overall_misses::total       465664                       # number of overall misses
system.cpu42.icache.demand_accesses::.cpu42.inst     21993070                       # number of demand (read+write) accesses
system.cpu42.icache.demand_accesses::total     21993070                       # number of demand (read+write) accesses
system.cpu42.icache.overall_accesses::.cpu42.inst     21993070                       # number of overall (read+write) accesses
system.cpu42.icache.overall_accesses::total     21993070                       # number of overall (read+write) accesses
system.cpu42.icache.demand_miss_rate::.cpu42.inst     0.021173                       # miss rate for demand accesses
system.cpu42.icache.demand_miss_rate::total     0.021173                       # miss rate for demand accesses
system.cpu42.icache.overall_miss_rate::.cpu42.inst     0.021173                       # miss rate for overall accesses
system.cpu42.icache.overall_miss_rate::total     0.021173                       # miss rate for overall accesses
system.cpu42.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu42.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu42.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu42.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu42.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu42.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu42.icache.writebacks::.writebacks       465140                       # number of writebacks
system.cpu42.icache.writebacks::total          465140                       # number of writebacks
system.cpu42.icache.replacements               465140                       # number of replacements
system.cpu42.icache.ReadReq_hits::.cpu42.inst     21527406                       # number of ReadReq hits
system.cpu42.icache.ReadReq_hits::total      21527406                       # number of ReadReq hits
system.cpu42.icache.ReadReq_misses::.cpu42.inst       465664                       # number of ReadReq misses
system.cpu42.icache.ReadReq_misses::total       465664                       # number of ReadReq misses
system.cpu42.icache.ReadReq_accesses::.cpu42.inst     21993070                       # number of ReadReq accesses(hits+misses)
system.cpu42.icache.ReadReq_accesses::total     21993070                       # number of ReadReq accesses(hits+misses)
system.cpu42.icache.ReadReq_miss_rate::.cpu42.inst     0.021173                       # miss rate for ReadReq accesses
system.cpu42.icache.ReadReq_miss_rate::total     0.021173                       # miss rate for ReadReq accesses
system.cpu42.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu42.icache.tags.tagsinuse         238.421795                       # Cycle average of tags in use
system.cpu42.icache.tags.total_refs          21993070                       # Total number of references to valid blocks.
system.cpu42.icache.tags.sampled_refs          465664                       # Sample count of references to valid blocks.
system.cpu42.icache.tags.avg_refs           47.229483                       # Average number of references to valid blocks.
system.cpu42.icache.tags.warmup_cycle    3745571527308                       # Cycle when the warmup percentage was hit.
system.cpu42.icache.tags.occ_blocks::.cpu42.inst   238.421795                       # Average occupied blocks per requestor
system.cpu42.icache.tags.occ_percent::.cpu42.inst     0.465668                       # Average percentage of cache occupancy
system.cpu42.icache.tags.occ_percent::total     0.465668                       # Average percentage of cache occupancy
system.cpu42.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu42.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu42.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu42.icache.tags.tag_accesses        44451804                       # Number of tag accesses
system.cpu42.icache.tags.data_accesses       44451804                       # Number of data accesses
system.cpu42.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu42.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu42.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu42.dcache.demand_hits::.cpu42.data      8085877                       # number of demand (read+write) hits
system.cpu42.dcache.demand_hits::total        8085877                       # number of demand (read+write) hits
system.cpu42.dcache.overall_hits::.cpu42.data      8138190                       # number of overall hits
system.cpu42.dcache.overall_hits::total       8138190                       # number of overall hits
system.cpu42.dcache.demand_misses::.cpu42.data       212594                       # number of demand (read+write) misses
system.cpu42.dcache.demand_misses::total       212594                       # number of demand (read+write) misses
system.cpu42.dcache.overall_misses::.cpu42.data       227040                       # number of overall misses
system.cpu42.dcache.overall_misses::total       227040                       # number of overall misses
system.cpu42.dcache.demand_accesses::.cpu42.data      8298471                       # number of demand (read+write) accesses
system.cpu42.dcache.demand_accesses::total      8298471                       # number of demand (read+write) accesses
system.cpu42.dcache.overall_accesses::.cpu42.data      8365230                       # number of overall (read+write) accesses
system.cpu42.dcache.overall_accesses::total      8365230                       # number of overall (read+write) accesses
system.cpu42.dcache.demand_miss_rate::.cpu42.data     0.025618                       # miss rate for demand accesses
system.cpu42.dcache.demand_miss_rate::total     0.025618                       # miss rate for demand accesses
system.cpu42.dcache.overall_miss_rate::.cpu42.data     0.027141                       # miss rate for overall accesses
system.cpu42.dcache.overall_miss_rate::total     0.027141                       # miss rate for overall accesses
system.cpu42.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu42.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu42.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu42.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu42.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu42.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu42.dcache.writebacks::.writebacks        85633                       # number of writebacks
system.cpu42.dcache.writebacks::total           85633                       # number of writebacks
system.cpu42.dcache.replacements               190536                       # number of replacements
system.cpu42.dcache.ReadReq_hits::.cpu42.data      4615692                       # number of ReadReq hits
system.cpu42.dcache.ReadReq_hits::total       4615692                       # number of ReadReq hits
system.cpu42.dcache.ReadReq_misses::.cpu42.data       145757                       # number of ReadReq misses
system.cpu42.dcache.ReadReq_misses::total       145757                       # number of ReadReq misses
system.cpu42.dcache.ReadReq_accesses::.cpu42.data      4761449                       # number of ReadReq accesses(hits+misses)
system.cpu42.dcache.ReadReq_accesses::total      4761449                       # number of ReadReq accesses(hits+misses)
system.cpu42.dcache.ReadReq_miss_rate::.cpu42.data     0.030612                       # miss rate for ReadReq accesses
system.cpu42.dcache.ReadReq_miss_rate::total     0.030612                       # miss rate for ReadReq accesses
system.cpu42.dcache.WriteReq_hits::.cpu42.data      3465652                       # number of WriteReq hits
system.cpu42.dcache.WriteReq_hits::total      3465652                       # number of WriteReq hits
system.cpu42.dcache.WriteReq_misses::.cpu42.data        41179                       # number of WriteReq misses
system.cpu42.dcache.WriteReq_misses::total        41179                       # number of WriteReq misses
system.cpu42.dcache.WriteReq_accesses::.cpu42.data      3506831                       # number of WriteReq accesses(hits+misses)
system.cpu42.dcache.WriteReq_accesses::total      3506831                       # number of WriteReq accesses(hits+misses)
system.cpu42.dcache.WriteReq_miss_rate::.cpu42.data     0.011743                       # miss rate for WriteReq accesses
system.cpu42.dcache.WriteReq_miss_rate::total     0.011743                       # miss rate for WriteReq accesses
system.cpu42.dcache.SoftPFReq_hits::.cpu42.data         1403                       # number of SoftPFReq hits
system.cpu42.dcache.SoftPFReq_hits::total         1403                       # number of SoftPFReq hits
system.cpu42.dcache.SoftPFReq_misses::.cpu42.data         2067                       # number of SoftPFReq misses
system.cpu42.dcache.SoftPFReq_misses::total         2067                       # number of SoftPFReq misses
system.cpu42.dcache.SoftPFReq_accesses::.cpu42.data         3470                       # number of SoftPFReq accesses(hits+misses)
system.cpu42.dcache.SoftPFReq_accesses::total         3470                       # number of SoftPFReq accesses(hits+misses)
system.cpu42.dcache.SoftPFReq_miss_rate::.cpu42.data     0.595677                       # miss rate for SoftPFReq accesses
system.cpu42.dcache.SoftPFReq_miss_rate::total     0.595677                       # miss rate for SoftPFReq accesses
system.cpu42.dcache.SoftPFExReq_hits::.cpu42.data        50910                       # number of SoftPFExReq hits
system.cpu42.dcache.SoftPFExReq_hits::total        50910                       # number of SoftPFExReq hits
system.cpu42.dcache.SoftPFExReq_misses::.cpu42.data        12379                       # number of SoftPFExReq misses
system.cpu42.dcache.SoftPFExReq_misses::total        12379                       # number of SoftPFExReq misses
system.cpu42.dcache.SoftPFExReq_accesses::.cpu42.data        63289                       # number of SoftPFExReq accesses(hits+misses)
system.cpu42.dcache.SoftPFExReq_accesses::total        63289                       # number of SoftPFExReq accesses(hits+misses)
system.cpu42.dcache.SoftPFExReq_miss_rate::.cpu42.data     0.195595                       # miss rate for SoftPFExReq accesses
system.cpu42.dcache.SoftPFExReq_miss_rate::total     0.195595                       # miss rate for SoftPFExReq accesses
system.cpu42.dcache.WriteLineReq_hits::.cpu42.data         4533                       # number of WriteLineReq hits
system.cpu42.dcache.WriteLineReq_hits::total         4533                       # number of WriteLineReq hits
system.cpu42.dcache.WriteLineReq_misses::.cpu42.data        25658                       # number of WriteLineReq misses
system.cpu42.dcache.WriteLineReq_misses::total        25658                       # number of WriteLineReq misses
system.cpu42.dcache.WriteLineReq_accesses::.cpu42.data        30191                       # number of WriteLineReq accesses(hits+misses)
system.cpu42.dcache.WriteLineReq_accesses::total        30191                       # number of WriteLineReq accesses(hits+misses)
system.cpu42.dcache.WriteLineReq_miss_rate::.cpu42.data     0.849856                       # miss rate for WriteLineReq accesses
system.cpu42.dcache.WriteLineReq_miss_rate::total     0.849856                       # miss rate for WriteLineReq accesses
system.cpu42.dcache.LoadLockedReq_hits::.cpu42.data        91637                       # number of LoadLockedReq hits
system.cpu42.dcache.LoadLockedReq_hits::total        91637                       # number of LoadLockedReq hits
system.cpu42.dcache.LoadLockedReq_misses::.cpu42.data         2558                       # number of LoadLockedReq misses
system.cpu42.dcache.LoadLockedReq_misses::total         2558                       # number of LoadLockedReq misses
system.cpu42.dcache.LoadLockedReq_accesses::.cpu42.data        94195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu42.dcache.LoadLockedReq_accesses::total        94195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu42.dcache.LoadLockedReq_miss_rate::.cpu42.data     0.027156                       # miss rate for LoadLockedReq accesses
system.cpu42.dcache.LoadLockedReq_miss_rate::total     0.027156                       # miss rate for LoadLockedReq accesses
system.cpu42.dcache.StoreCondReq_hits::.cpu42.data        92148                       # number of StoreCondReq hits
system.cpu42.dcache.StoreCondReq_hits::total        92148                       # number of StoreCondReq hits
system.cpu42.dcache.StoreCondReq_misses::.cpu42.data          483                       # number of StoreCondReq misses
system.cpu42.dcache.StoreCondReq_misses::total          483                       # number of StoreCondReq misses
system.cpu42.dcache.StoreCondReq_accesses::.cpu42.data        92631                       # number of StoreCondReq accesses(hits+misses)
system.cpu42.dcache.StoreCondReq_accesses::total        92631                       # number of StoreCondReq accesses(hits+misses)
system.cpu42.dcache.StoreCondReq_miss_rate::.cpu42.data     0.005214                       # miss rate for StoreCondReq accesses
system.cpu42.dcache.StoreCondReq_miss_rate::total     0.005214                       # miss rate for StoreCondReq accesses
system.cpu42.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu42.dcache.tags.tagsinuse         344.000159                       # Cycle average of tags in use
system.cpu42.dcache.tags.total_refs           8562914                       # Total number of references to valid blocks.
system.cpu42.dcache.tags.sampled_refs          216646                       # Sample count of references to valid blocks.
system.cpu42.dcache.tags.avg_refs           39.524912                       # Average number of references to valid blocks.
system.cpu42.dcache.tags.warmup_cycle    3745571555088                       # Cycle when the warmup percentage was hit.
system.cpu42.dcache.tags.occ_blocks::.cpu42.data   344.000159                       # Average occupied blocks per requestor
system.cpu42.dcache.tags.occ_percent::.cpu42.data     0.335938                       # Average percentage of cache occupancy
system.cpu42.dcache.tags.occ_percent::total     0.335938                       # Average percentage of cache occupancy
system.cpu42.dcache.tags.occ_task_id_blocks::1024          763                       # Occupied blocks per task id
system.cpu42.dcache.tags.age_task_id_blocks_1024::4          763                       # Occupied blocks per task id
system.cpu42.dcache.tags.occ_task_id_percent::1024     0.745117                       # Percentage of cache occupancy per task id
system.cpu42.dcache.tags.tag_accesses        17342650                       # Number of tag accesses
system.cpu42.dcache.tags.data_accesses       17342650                       # Number of data accesses
system.cpu41.numPwrStateTransitions              2917                       # Number of power state transitions
system.cpu41.pwrStateClkGateDist::samples         1445                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::mean   4848876574.465052                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::stdev  63682194818.032150                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::1000-5e+10         1436     99.38%     99.38% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::5e+10-1e+11            2      0.14%     99.52% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.58% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.65% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::2e+11-2.5e+11            1      0.07%     99.72% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::2.5e+11-3e+11            1      0.07%     99.79% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::3e+11-3.5e+11            2      0.14%     99.93% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::total          1445                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateResidencyTicks::ON   65667438166                       # Cumulative time (in ticks) in various power states
system.cpu41.pwrStateResidencyTicks::CLK_GATED 7006626650102                       # Cumulative time (in ticks) in various power states
system.cpu41.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu41.icache.demand_hits::.cpu41.inst      9954573                       # number of demand (read+write) hits
system.cpu41.icache.demand_hits::total        9954573                       # number of demand (read+write) hits
system.cpu41.icache.overall_hits::.cpu41.inst      9954573                       # number of overall hits
system.cpu41.icache.overall_hits::total       9954573                       # number of overall hits
system.cpu41.icache.demand_misses::.cpu41.inst       125768                       # number of demand (read+write) misses
system.cpu41.icache.demand_misses::total       125768                       # number of demand (read+write) misses
system.cpu41.icache.overall_misses::.cpu41.inst       125768                       # number of overall misses
system.cpu41.icache.overall_misses::total       125768                       # number of overall misses
system.cpu41.icache.demand_accesses::.cpu41.inst     10080341                       # number of demand (read+write) accesses
system.cpu41.icache.demand_accesses::total     10080341                       # number of demand (read+write) accesses
system.cpu41.icache.overall_accesses::.cpu41.inst     10080341                       # number of overall (read+write) accesses
system.cpu41.icache.overall_accesses::total     10080341                       # number of overall (read+write) accesses
system.cpu41.icache.demand_miss_rate::.cpu41.inst     0.012477                       # miss rate for demand accesses
system.cpu41.icache.demand_miss_rate::total     0.012477                       # miss rate for demand accesses
system.cpu41.icache.overall_miss_rate::.cpu41.inst     0.012477                       # miss rate for overall accesses
system.cpu41.icache.overall_miss_rate::total     0.012477                       # miss rate for overall accesses
system.cpu41.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu41.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu41.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu41.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu41.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu41.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu41.icache.writebacks::.writebacks       125244                       # number of writebacks
system.cpu41.icache.writebacks::total          125244                       # number of writebacks
system.cpu41.icache.replacements               125244                       # number of replacements
system.cpu41.icache.ReadReq_hits::.cpu41.inst      9954573                       # number of ReadReq hits
system.cpu41.icache.ReadReq_hits::total       9954573                       # number of ReadReq hits
system.cpu41.icache.ReadReq_misses::.cpu41.inst       125768                       # number of ReadReq misses
system.cpu41.icache.ReadReq_misses::total       125768                       # number of ReadReq misses
system.cpu41.icache.ReadReq_accesses::.cpu41.inst     10080341                       # number of ReadReq accesses(hits+misses)
system.cpu41.icache.ReadReq_accesses::total     10080341                       # number of ReadReq accesses(hits+misses)
system.cpu41.icache.ReadReq_miss_rate::.cpu41.inst     0.012477                       # miss rate for ReadReq accesses
system.cpu41.icache.ReadReq_miss_rate::total     0.012477                       # miss rate for ReadReq accesses
system.cpu41.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu41.icache.tags.tagsinuse         240.781403                       # Cycle average of tags in use
system.cpu41.icache.tags.total_refs          10080341                       # Total number of references to valid blocks.
system.cpu41.icache.tags.sampled_refs          125768                       # Sample count of references to valid blocks.
system.cpu41.icache.tags.avg_refs           80.150285                       # Average number of references to valid blocks.
system.cpu41.icache.tags.warmup_cycle    3713319258444                       # Cycle when the warmup percentage was hit.
system.cpu41.icache.tags.occ_blocks::.cpu41.inst   240.781403                       # Average occupied blocks per requestor
system.cpu41.icache.tags.occ_percent::.cpu41.inst     0.470276                       # Average percentage of cache occupancy
system.cpu41.icache.tags.occ_percent::total     0.470276                       # Average percentage of cache occupancy
system.cpu41.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu41.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu41.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu41.icache.tags.tag_accesses        20286450                       # Number of tag accesses
system.cpu41.icache.tags.data_accesses       20286450                       # Number of data accesses
system.cpu41.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu41.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu41.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu41.dcache.demand_hits::.cpu41.data      3698025                       # number of demand (read+write) hits
system.cpu41.dcache.demand_hits::total        3698025                       # number of demand (read+write) hits
system.cpu41.dcache.overall_hits::.cpu41.data      3726228                       # number of overall hits
system.cpu41.dcache.overall_hits::total       3726228                       # number of overall hits
system.cpu41.dcache.demand_misses::.cpu41.data        97270                       # number of demand (read+write) misses
system.cpu41.dcache.demand_misses::total        97270                       # number of demand (read+write) misses
system.cpu41.dcache.overall_misses::.cpu41.data       102964                       # number of overall misses
system.cpu41.dcache.overall_misses::total       102964                       # number of overall misses
system.cpu41.dcache.demand_accesses::.cpu41.data      3795295                       # number of demand (read+write) accesses
system.cpu41.dcache.demand_accesses::total      3795295                       # number of demand (read+write) accesses
system.cpu41.dcache.overall_accesses::.cpu41.data      3829192                       # number of overall (read+write) accesses
system.cpu41.dcache.overall_accesses::total      3829192                       # number of overall (read+write) accesses
system.cpu41.dcache.demand_miss_rate::.cpu41.data     0.025629                       # miss rate for demand accesses
system.cpu41.dcache.demand_miss_rate::total     0.025629                       # miss rate for demand accesses
system.cpu41.dcache.overall_miss_rate::.cpu41.data     0.026889                       # miss rate for overall accesses
system.cpu41.dcache.overall_miss_rate::total     0.026889                       # miss rate for overall accesses
system.cpu41.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu41.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu41.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu41.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu41.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu41.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu41.dcache.writebacks::.writebacks        34561                       # number of writebacks
system.cpu41.dcache.writebacks::total           34561                       # number of writebacks
system.cpu41.dcache.replacements                79775                       # number of replacements
system.cpu41.dcache.ReadReq_hits::.cpu41.data      2298605                       # number of ReadReq hits
system.cpu41.dcache.ReadReq_hits::total       2298605                       # number of ReadReq hits
system.cpu41.dcache.ReadReq_misses::.cpu41.data        67128                       # number of ReadReq misses
system.cpu41.dcache.ReadReq_misses::total        67128                       # number of ReadReq misses
system.cpu41.dcache.ReadReq_accesses::.cpu41.data      2365733                       # number of ReadReq accesses(hits+misses)
system.cpu41.dcache.ReadReq_accesses::total      2365733                       # number of ReadReq accesses(hits+misses)
system.cpu41.dcache.ReadReq_miss_rate::.cpu41.data     0.028375                       # miss rate for ReadReq accesses
system.cpu41.dcache.ReadReq_miss_rate::total     0.028375                       # miss rate for ReadReq accesses
system.cpu41.dcache.WriteReq_hits::.cpu41.data      1398894                       # number of WriteReq hits
system.cpu41.dcache.WriteReq_hits::total      1398894                       # number of WriteReq hits
system.cpu41.dcache.WriteReq_misses::.cpu41.data        18748                       # number of WriteReq misses
system.cpu41.dcache.WriteReq_misses::total        18748                       # number of WriteReq misses
system.cpu41.dcache.WriteReq_accesses::.cpu41.data      1417642                       # number of WriteReq accesses(hits+misses)
system.cpu41.dcache.WriteReq_accesses::total      1417642                       # number of WriteReq accesses(hits+misses)
system.cpu41.dcache.WriteReq_miss_rate::.cpu41.data     0.013225                       # miss rate for WriteReq accesses
system.cpu41.dcache.WriteReq_miss_rate::total     0.013225                       # miss rate for WriteReq accesses
system.cpu41.dcache.SoftPFReq_hits::.cpu41.data          160                       # number of SoftPFReq hits
system.cpu41.dcache.SoftPFReq_hits::total          160                       # number of SoftPFReq hits
system.cpu41.dcache.SoftPFReq_misses::.cpu41.data          507                       # number of SoftPFReq misses
system.cpu41.dcache.SoftPFReq_misses::total          507                       # number of SoftPFReq misses
system.cpu41.dcache.SoftPFReq_accesses::.cpu41.data          667                       # number of SoftPFReq accesses(hits+misses)
system.cpu41.dcache.SoftPFReq_accesses::total          667                       # number of SoftPFReq accesses(hits+misses)
system.cpu41.dcache.SoftPFReq_miss_rate::.cpu41.data     0.760120                       # miss rate for SoftPFReq accesses
system.cpu41.dcache.SoftPFReq_miss_rate::total     0.760120                       # miss rate for SoftPFReq accesses
system.cpu41.dcache.SoftPFExReq_hits::.cpu41.data        28043                       # number of SoftPFExReq hits
system.cpu41.dcache.SoftPFExReq_hits::total        28043                       # number of SoftPFExReq hits
system.cpu41.dcache.SoftPFExReq_misses::.cpu41.data         5187                       # number of SoftPFExReq misses
system.cpu41.dcache.SoftPFExReq_misses::total         5187                       # number of SoftPFExReq misses
system.cpu41.dcache.SoftPFExReq_accesses::.cpu41.data        33230                       # number of SoftPFExReq accesses(hits+misses)
system.cpu41.dcache.SoftPFExReq_accesses::total        33230                       # number of SoftPFExReq accesses(hits+misses)
system.cpu41.dcache.SoftPFExReq_miss_rate::.cpu41.data     0.156094                       # miss rate for SoftPFExReq accesses
system.cpu41.dcache.SoftPFExReq_miss_rate::total     0.156094                       # miss rate for SoftPFExReq accesses
system.cpu41.dcache.WriteLineReq_hits::.cpu41.data          526                       # number of WriteLineReq hits
system.cpu41.dcache.WriteLineReq_hits::total          526                       # number of WriteLineReq hits
system.cpu41.dcache.WriteLineReq_misses::.cpu41.data        11394                       # number of WriteLineReq misses
system.cpu41.dcache.WriteLineReq_misses::total        11394                       # number of WriteLineReq misses
system.cpu41.dcache.WriteLineReq_accesses::.cpu41.data        11920                       # number of WriteLineReq accesses(hits+misses)
system.cpu41.dcache.WriteLineReq_accesses::total        11920                       # number of WriteLineReq accesses(hits+misses)
system.cpu41.dcache.WriteLineReq_miss_rate::.cpu41.data     0.955872                       # miss rate for WriteLineReq accesses
system.cpu41.dcache.WriteLineReq_miss_rate::total     0.955872                       # miss rate for WriteLineReq accesses
system.cpu41.dcache.LoadLockedReq_hits::.cpu41.data        35540                       # number of LoadLockedReq hits
system.cpu41.dcache.LoadLockedReq_hits::total        35540                       # number of LoadLockedReq hits
system.cpu41.dcache.LoadLockedReq_misses::.cpu41.data         1137                       # number of LoadLockedReq misses
system.cpu41.dcache.LoadLockedReq_misses::total         1137                       # number of LoadLockedReq misses
system.cpu41.dcache.LoadLockedReq_accesses::.cpu41.data        36677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu41.dcache.LoadLockedReq_accesses::total        36677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu41.dcache.LoadLockedReq_miss_rate::.cpu41.data     0.031000                       # miss rate for LoadLockedReq accesses
system.cpu41.dcache.LoadLockedReq_miss_rate::total     0.031000                       # miss rate for LoadLockedReq accesses
system.cpu41.dcache.StoreCondReq_hits::.cpu41.data        35337                       # number of StoreCondReq hits
system.cpu41.dcache.StoreCondReq_hits::total        35337                       # number of StoreCondReq hits
system.cpu41.dcache.StoreCondReq_misses::.cpu41.data          154                       # number of StoreCondReq misses
system.cpu41.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu41.dcache.StoreCondReq_accesses::.cpu41.data        35491                       # number of StoreCondReq accesses(hits+misses)
system.cpu41.dcache.StoreCondReq_accesses::total        35491                       # number of StoreCondReq accesses(hits+misses)
system.cpu41.dcache.StoreCondReq_miss_rate::.cpu41.data     0.004339                       # miss rate for StoreCondReq accesses
system.cpu41.dcache.StoreCondReq_miss_rate::total     0.004339                       # miss rate for StoreCondReq accesses
system.cpu41.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu41.dcache.tags.tagsinuse         345.443187                       # Cycle average of tags in use
system.cpu41.dcache.tags.total_refs           3910306                       # Total number of references to valid blocks.
system.cpu41.dcache.tags.sampled_refs           95881                       # Sample count of references to valid blocks.
system.cpu41.dcache.tags.avg_refs           40.782908                       # Average number of references to valid blocks.
system.cpu41.dcache.tags.warmup_cycle    3713319286224                       # Cycle when the warmup percentage was hit.
system.cpu41.dcache.tags.occ_blocks::.cpu41.data   345.443187                       # Average occupied blocks per requestor
system.cpu41.dcache.tags.occ_percent::.cpu41.data     0.337347                       # Average percentage of cache occupancy
system.cpu41.dcache.tags.occ_percent::total     0.337347                       # Average percentage of cache occupancy
system.cpu41.dcache.tags.occ_task_id_blocks::1024          714                       # Occupied blocks per task id
system.cpu41.dcache.tags.age_task_id_blocks_1024::4          714                       # Occupied blocks per task id
system.cpu41.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu41.dcache.tags.tag_accesses         7916781                       # Number of tag accesses
system.cpu41.dcache.tags.data_accesses        7916781                       # Number of data accesses
system.cpu40.numPwrStateTransitions              2918                       # Number of power state transitions
system.cpu40.pwrStateClkGateDist::samples         1445                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::mean   4839767635.281661                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::stdev  63823024609.557228                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::1000-5e+10         1435     99.31%     99.31% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::5e+10-1e+11            3      0.21%     99.52% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.58% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.65% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::2.5e+11-3e+11            2      0.14%     99.79% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::3e+11-3.5e+11            2      0.14%     99.93% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::total          1445                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateResidencyTicks::ON   78829855286                       # Cumulative time (in ticks) in various power states
system.cpu40.pwrStateResidencyTicks::CLK_GATED 6993464232982                       # Cumulative time (in ticks) in various power states
system.cpu40.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu40.icache.demand_hits::.cpu40.inst     11940386                       # number of demand (read+write) hits
system.cpu40.icache.demand_hits::total       11940386                       # number of demand (read+write) hits
system.cpu40.icache.overall_hits::.cpu40.inst     11940386                       # number of overall hits
system.cpu40.icache.overall_hits::total      11940386                       # number of overall hits
system.cpu40.icache.demand_misses::.cpu40.inst       144157                       # number of demand (read+write) misses
system.cpu40.icache.demand_misses::total       144157                       # number of demand (read+write) misses
system.cpu40.icache.overall_misses::.cpu40.inst       144157                       # number of overall misses
system.cpu40.icache.overall_misses::total       144157                       # number of overall misses
system.cpu40.icache.demand_accesses::.cpu40.inst     12084543                       # number of demand (read+write) accesses
system.cpu40.icache.demand_accesses::total     12084543                       # number of demand (read+write) accesses
system.cpu40.icache.overall_accesses::.cpu40.inst     12084543                       # number of overall (read+write) accesses
system.cpu40.icache.overall_accesses::total     12084543                       # number of overall (read+write) accesses
system.cpu40.icache.demand_miss_rate::.cpu40.inst     0.011929                       # miss rate for demand accesses
system.cpu40.icache.demand_miss_rate::total     0.011929                       # miss rate for demand accesses
system.cpu40.icache.overall_miss_rate::.cpu40.inst     0.011929                       # miss rate for overall accesses
system.cpu40.icache.overall_miss_rate::total     0.011929                       # miss rate for overall accesses
system.cpu40.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu40.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu40.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu40.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu40.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu40.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu40.icache.writebacks::.writebacks       143633                       # number of writebacks
system.cpu40.icache.writebacks::total          143633                       # number of writebacks
system.cpu40.icache.replacements               143633                       # number of replacements
system.cpu40.icache.ReadReq_hits::.cpu40.inst     11940386                       # number of ReadReq hits
system.cpu40.icache.ReadReq_hits::total      11940386                       # number of ReadReq hits
system.cpu40.icache.ReadReq_misses::.cpu40.inst       144157                       # number of ReadReq misses
system.cpu40.icache.ReadReq_misses::total       144157                       # number of ReadReq misses
system.cpu40.icache.ReadReq_accesses::.cpu40.inst     12084543                       # number of ReadReq accesses(hits+misses)
system.cpu40.icache.ReadReq_accesses::total     12084543                       # number of ReadReq accesses(hits+misses)
system.cpu40.icache.ReadReq_miss_rate::.cpu40.inst     0.011929                       # miss rate for ReadReq accesses
system.cpu40.icache.ReadReq_miss_rate::total     0.011929                       # miss rate for ReadReq accesses
system.cpu40.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu40.icache.tags.tagsinuse         242.902646                       # Cycle average of tags in use
system.cpu40.icache.tags.total_refs          12084543                       # Total number of references to valid blocks.
system.cpu40.icache.tags.sampled_refs          144157                       # Sample count of references to valid blocks.
system.cpu40.icache.tags.avg_refs           83.829041                       # Average number of references to valid blocks.
system.cpu40.icache.tags.warmup_cycle    3681066978468                       # Cycle when the warmup percentage was hit.
system.cpu40.icache.tags.occ_blocks::.cpu40.inst   242.902646                       # Average occupied blocks per requestor
system.cpu40.icache.tags.occ_percent::.cpu40.inst     0.474419                       # Average percentage of cache occupancy
system.cpu40.icache.tags.occ_percent::total     0.474419                       # Average percentage of cache occupancy
system.cpu40.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu40.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu40.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu40.icache.tags.tag_accesses        24313243                       # Number of tag accesses
system.cpu40.icache.tags.data_accesses       24313243                       # Number of data accesses
system.cpu40.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu40.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu40.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu40.dcache.demand_hits::.cpu40.data      4549790                       # number of demand (read+write) hits
system.cpu40.dcache.demand_hits::total        4549790                       # number of demand (read+write) hits
system.cpu40.dcache.overall_hits::.cpu40.data      4574517                       # number of overall hits
system.cpu40.dcache.overall_hits::total       4574517                       # number of overall hits
system.cpu40.dcache.demand_misses::.cpu40.data        96782                       # number of demand (read+write) misses
system.cpu40.dcache.demand_misses::total        96782                       # number of demand (read+write) misses
system.cpu40.dcache.overall_misses::.cpu40.data       101302                       # number of overall misses
system.cpu40.dcache.overall_misses::total       101302                       # number of overall misses
system.cpu40.dcache.demand_accesses::.cpu40.data      4646572                       # number of demand (read+write) accesses
system.cpu40.dcache.demand_accesses::total      4646572                       # number of demand (read+write) accesses
system.cpu40.dcache.overall_accesses::.cpu40.data      4675819                       # number of overall (read+write) accesses
system.cpu40.dcache.overall_accesses::total      4675819                       # number of overall (read+write) accesses
system.cpu40.dcache.demand_miss_rate::.cpu40.data     0.020829                       # miss rate for demand accesses
system.cpu40.dcache.demand_miss_rate::total     0.020829                       # miss rate for demand accesses
system.cpu40.dcache.overall_miss_rate::.cpu40.data     0.021665                       # miss rate for overall accesses
system.cpu40.dcache.overall_miss_rate::total     0.021665                       # miss rate for overall accesses
system.cpu40.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu40.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu40.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu40.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu40.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu40.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu40.dcache.writebacks::.writebacks        36111                       # number of writebacks
system.cpu40.dcache.writebacks::total           36111                       # number of writebacks
system.cpu40.dcache.replacements                79685                       # number of replacements
system.cpu40.dcache.ReadReq_hits::.cpu40.data      2795566                       # number of ReadReq hits
system.cpu40.dcache.ReadReq_hits::total       2795566                       # number of ReadReq hits
system.cpu40.dcache.ReadReq_misses::.cpu40.data        65321                       # number of ReadReq misses
system.cpu40.dcache.ReadReq_misses::total        65321                       # number of ReadReq misses
system.cpu40.dcache.ReadReq_accesses::.cpu40.data      2860887                       # number of ReadReq accesses(hits+misses)
system.cpu40.dcache.ReadReq_accesses::total      2860887                       # number of ReadReq accesses(hits+misses)
system.cpu40.dcache.ReadReq_miss_rate::.cpu40.data     0.022832                       # miss rate for ReadReq accesses
system.cpu40.dcache.ReadReq_miss_rate::total     0.022832                       # miss rate for ReadReq accesses
system.cpu40.dcache.WriteReq_hits::.cpu40.data      1753744                       # number of WriteReq hits
system.cpu40.dcache.WriteReq_hits::total      1753744                       # number of WriteReq hits
system.cpu40.dcache.WriteReq_misses::.cpu40.data        18938                       # number of WriteReq misses
system.cpu40.dcache.WriteReq_misses::total        18938                       # number of WriteReq misses
system.cpu40.dcache.WriteReq_accesses::.cpu40.data      1772682                       # number of WriteReq accesses(hits+misses)
system.cpu40.dcache.WriteReq_accesses::total      1772682                       # number of WriteReq accesses(hits+misses)
system.cpu40.dcache.WriteReq_miss_rate::.cpu40.data     0.010683                       # miss rate for WriteReq accesses
system.cpu40.dcache.WriteReq_miss_rate::total     0.010683                       # miss rate for WriteReq accesses
system.cpu40.dcache.SoftPFReq_hits::.cpu40.data          153                       # number of SoftPFReq hits
system.cpu40.dcache.SoftPFReq_hits::total          153                       # number of SoftPFReq hits
system.cpu40.dcache.SoftPFReq_misses::.cpu40.data          546                       # number of SoftPFReq misses
system.cpu40.dcache.SoftPFReq_misses::total          546                       # number of SoftPFReq misses
system.cpu40.dcache.SoftPFReq_accesses::.cpu40.data          699                       # number of SoftPFReq accesses(hits+misses)
system.cpu40.dcache.SoftPFReq_accesses::total          699                       # number of SoftPFReq accesses(hits+misses)
system.cpu40.dcache.SoftPFReq_miss_rate::.cpu40.data     0.781116                       # miss rate for SoftPFReq accesses
system.cpu40.dcache.SoftPFReq_miss_rate::total     0.781116                       # miss rate for SoftPFReq accesses
system.cpu40.dcache.SoftPFExReq_hits::.cpu40.data        24574                       # number of SoftPFExReq hits
system.cpu40.dcache.SoftPFExReq_hits::total        24574                       # number of SoftPFExReq hits
system.cpu40.dcache.SoftPFExReq_misses::.cpu40.data         3974                       # number of SoftPFExReq misses
system.cpu40.dcache.SoftPFExReq_misses::total         3974                       # number of SoftPFExReq misses
system.cpu40.dcache.SoftPFExReq_accesses::.cpu40.data        28548                       # number of SoftPFExReq accesses(hits+misses)
system.cpu40.dcache.SoftPFExReq_accesses::total        28548                       # number of SoftPFExReq accesses(hits+misses)
system.cpu40.dcache.SoftPFExReq_miss_rate::.cpu40.data     0.139204                       # miss rate for SoftPFExReq accesses
system.cpu40.dcache.SoftPFExReq_miss_rate::total     0.139204                       # miss rate for SoftPFExReq accesses
system.cpu40.dcache.WriteLineReq_hits::.cpu40.data          480                       # number of WriteLineReq hits
system.cpu40.dcache.WriteLineReq_hits::total          480                       # number of WriteLineReq hits
system.cpu40.dcache.WriteLineReq_misses::.cpu40.data        12523                       # number of WriteLineReq misses
system.cpu40.dcache.WriteLineReq_misses::total        12523                       # number of WriteLineReq misses
system.cpu40.dcache.WriteLineReq_accesses::.cpu40.data        13003                       # number of WriteLineReq accesses(hits+misses)
system.cpu40.dcache.WriteLineReq_accesses::total        13003                       # number of WriteLineReq accesses(hits+misses)
system.cpu40.dcache.WriteLineReq_miss_rate::.cpu40.data     0.963085                       # miss rate for WriteLineReq accesses
system.cpu40.dcache.WriteLineReq_miss_rate::total     0.963085                       # miss rate for WriteLineReq accesses
system.cpu40.dcache.LoadLockedReq_hits::.cpu40.data        33332                       # number of LoadLockedReq hits
system.cpu40.dcache.LoadLockedReq_hits::total        33332                       # number of LoadLockedReq hits
system.cpu40.dcache.LoadLockedReq_misses::.cpu40.data         1115                       # number of LoadLockedReq misses
system.cpu40.dcache.LoadLockedReq_misses::total         1115                       # number of LoadLockedReq misses
system.cpu40.dcache.LoadLockedReq_accesses::.cpu40.data        34447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu40.dcache.LoadLockedReq_accesses::total        34447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu40.dcache.LoadLockedReq_miss_rate::.cpu40.data     0.032369                       # miss rate for LoadLockedReq accesses
system.cpu40.dcache.LoadLockedReq_miss_rate::total     0.032369                       # miss rate for LoadLockedReq accesses
system.cpu40.dcache.StoreCondReq_hits::.cpu40.data        33215                       # number of StoreCondReq hits
system.cpu40.dcache.StoreCondReq_hits::total        33215                       # number of StoreCondReq hits
system.cpu40.dcache.StoreCondReq_misses::.cpu40.data          147                       # number of StoreCondReq misses
system.cpu40.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu40.dcache.StoreCondReq_accesses::.cpu40.data        33362                       # number of StoreCondReq accesses(hits+misses)
system.cpu40.dcache.StoreCondReq_accesses::total        33362                       # number of StoreCondReq accesses(hits+misses)
system.cpu40.dcache.StoreCondReq_miss_rate::.cpu40.data     0.004406                       # miss rate for StoreCondReq accesses
system.cpu40.dcache.StoreCondReq_miss_rate::total     0.004406                       # miss rate for StoreCondReq accesses
system.cpu40.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu40.dcache.tags.tagsinuse         348.099278                       # Cycle average of tags in use
system.cpu40.dcache.tags.total_refs           4752310                       # Total number of references to valid blocks.
system.cpu40.dcache.tags.sampled_refs           94824                       # Sample count of references to valid blocks.
system.cpu40.dcache.tags.avg_refs           50.117164                       # Average number of references to valid blocks.
system.cpu40.dcache.tags.warmup_cycle    3681067006248                       # Cycle when the warmup percentage was hit.
system.cpu40.dcache.tags.occ_blocks::.cpu40.data   348.099278                       # Average occupied blocks per requestor
system.cpu40.dcache.tags.occ_percent::.cpu40.data     0.339941                       # Average percentage of cache occupancy
system.cpu40.dcache.tags.occ_percent::total     0.339941                       # Average percentage of cache occupancy
system.cpu40.dcache.tags.occ_task_id_blocks::1024          676                       # Occupied blocks per task id
system.cpu40.dcache.tags.age_task_id_blocks_1024::4          676                       # Occupied blocks per task id
system.cpu40.dcache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu40.dcache.tags.tag_accesses         9600388                       # Number of tag accesses
system.cpu40.dcache.tags.data_accesses        9600388                       # Number of data accesses
system.cpu58.numPwrStateTransitions              2761                       # Number of power state transitions
system.cpu58.pwrStateClkGateDist::samples         1363                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::mean   5155410587.596478                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::stdev  68791402088.088593                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::1000-5e+10         1357     99.56%     99.56% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.63% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.78% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::8e+11-8.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::total          1363                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateResidencyTicks::ON   45469457374                       # Cumulative time (in ticks) in various power states
system.cpu58.pwrStateResidencyTicks::CLK_GATED 7026824630894                       # Cumulative time (in ticks) in various power states
system.cpu58.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu58.icache.demand_hits::.cpu58.inst      6923078                       # number of demand (read+write) hits
system.cpu58.icache.demand_hits::total        6923078                       # number of demand (read+write) hits
system.cpu58.icache.overall_hits::.cpu58.inst      6923078                       # number of overall hits
system.cpu58.icache.overall_hits::total       6923078                       # number of overall hits
system.cpu58.icache.demand_misses::.cpu58.inst        80221                       # number of demand (read+write) misses
system.cpu58.icache.demand_misses::total        80221                       # number of demand (read+write) misses
system.cpu58.icache.overall_misses::.cpu58.inst        80221                       # number of overall misses
system.cpu58.icache.overall_misses::total        80221                       # number of overall misses
system.cpu58.icache.demand_accesses::.cpu58.inst      7003299                       # number of demand (read+write) accesses
system.cpu58.icache.demand_accesses::total      7003299                       # number of demand (read+write) accesses
system.cpu58.icache.overall_accesses::.cpu58.inst      7003299                       # number of overall (read+write) accesses
system.cpu58.icache.overall_accesses::total      7003299                       # number of overall (read+write) accesses
system.cpu58.icache.demand_miss_rate::.cpu58.inst     0.011455                       # miss rate for demand accesses
system.cpu58.icache.demand_miss_rate::total     0.011455                       # miss rate for demand accesses
system.cpu58.icache.overall_miss_rate::.cpu58.inst     0.011455                       # miss rate for overall accesses
system.cpu58.icache.overall_miss_rate::total     0.011455                       # miss rate for overall accesses
system.cpu58.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu58.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu58.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu58.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu58.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu58.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu58.icache.writebacks::.writebacks        79697                       # number of writebacks
system.cpu58.icache.writebacks::total           79697                       # number of writebacks
system.cpu58.icache.replacements                79697                       # number of replacements
system.cpu58.icache.ReadReq_hits::.cpu58.inst      6923078                       # number of ReadReq hits
system.cpu58.icache.ReadReq_hits::total       6923078                       # number of ReadReq hits
system.cpu58.icache.ReadReq_misses::.cpu58.inst        80221                       # number of ReadReq misses
system.cpu58.icache.ReadReq_misses::total        80221                       # number of ReadReq misses
system.cpu58.icache.ReadReq_accesses::.cpu58.inst      7003299                       # number of ReadReq accesses(hits+misses)
system.cpu58.icache.ReadReq_accesses::total      7003299                       # number of ReadReq accesses(hits+misses)
system.cpu58.icache.ReadReq_miss_rate::.cpu58.inst     0.011455                       # miss rate for ReadReq accesses
system.cpu58.icache.ReadReq_miss_rate::total     0.011455                       # miss rate for ReadReq accesses
system.cpu58.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu58.icache.tags.tagsinuse         202.220761                       # Cycle average of tags in use
system.cpu58.icache.tags.total_refs           7003299                       # Total number of references to valid blocks.
system.cpu58.icache.tags.sampled_refs           80221                       # Sample count of references to valid blocks.
system.cpu58.icache.tags.avg_refs           87.300071                       # Average number of references to valid blocks.
system.cpu58.icache.tags.warmup_cycle    4261620430140                       # Cycle when the warmup percentage was hit.
system.cpu58.icache.tags.occ_blocks::.cpu58.inst   202.220761                       # Average occupied blocks per requestor
system.cpu58.icache.tags.occ_percent::.cpu58.inst     0.394962                       # Average percentage of cache occupancy
system.cpu58.icache.tags.occ_percent::total     0.394962                       # Average percentage of cache occupancy
system.cpu58.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu58.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu58.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu58.icache.tags.tag_accesses        14086819                       # Number of tag accesses
system.cpu58.icache.tags.data_accesses       14086819                       # Number of data accesses
system.cpu58.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu58.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu58.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu58.dcache.demand_hits::.cpu58.data      2557689                       # number of demand (read+write) hits
system.cpu58.dcache.demand_hits::total        2557689                       # number of demand (read+write) hits
system.cpu58.dcache.overall_hits::.cpu58.data      2574909                       # number of overall hits
system.cpu58.dcache.overall_hits::total       2574909                       # number of overall hits
system.cpu58.dcache.demand_misses::.cpu58.data        58931                       # number of demand (read+write) misses
system.cpu58.dcache.demand_misses::total        58931                       # number of demand (read+write) misses
system.cpu58.dcache.overall_misses::.cpu58.data        62728                       # number of overall misses
system.cpu58.dcache.overall_misses::total        62728                       # number of overall misses
system.cpu58.dcache.demand_accesses::.cpu58.data      2616620                       # number of demand (read+write) accesses
system.cpu58.dcache.demand_accesses::total      2616620                       # number of demand (read+write) accesses
system.cpu58.dcache.overall_accesses::.cpu58.data      2637637                       # number of overall (read+write) accesses
system.cpu58.dcache.overall_accesses::total      2637637                       # number of overall (read+write) accesses
system.cpu58.dcache.demand_miss_rate::.cpu58.data     0.022522                       # miss rate for demand accesses
system.cpu58.dcache.demand_miss_rate::total     0.022522                       # miss rate for demand accesses
system.cpu58.dcache.overall_miss_rate::.cpu58.data     0.023782                       # miss rate for overall accesses
system.cpu58.dcache.overall_miss_rate::total     0.023782                       # miss rate for overall accesses
system.cpu58.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu58.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu58.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu58.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu58.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu58.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu58.dcache.writebacks::.writebacks        21376                       # number of writebacks
system.cpu58.dcache.writebacks::total           21376                       # number of writebacks
system.cpu58.dcache.replacements                46099                       # number of replacements
system.cpu58.dcache.ReadReq_hits::.cpu58.data      1614518                       # number of ReadReq hits
system.cpu58.dcache.ReadReq_hits::total       1614518                       # number of ReadReq hits
system.cpu58.dcache.ReadReq_misses::.cpu58.data        40452                       # number of ReadReq misses
system.cpu58.dcache.ReadReq_misses::total        40452                       # number of ReadReq misses
system.cpu58.dcache.ReadReq_accesses::.cpu58.data      1654970                       # number of ReadReq accesses(hits+misses)
system.cpu58.dcache.ReadReq_accesses::total      1654970                       # number of ReadReq accesses(hits+misses)
system.cpu58.dcache.ReadReq_miss_rate::.cpu58.data     0.024443                       # miss rate for ReadReq accesses
system.cpu58.dcache.ReadReq_miss_rate::total     0.024443                       # miss rate for ReadReq accesses
system.cpu58.dcache.WriteReq_hits::.cpu58.data       942934                       # number of WriteReq hits
system.cpu58.dcache.WriteReq_hits::total       942934                       # number of WriteReq hits
system.cpu58.dcache.WriteReq_misses::.cpu58.data        12337                       # number of WriteReq misses
system.cpu58.dcache.WriteReq_misses::total        12337                       # number of WriteReq misses
system.cpu58.dcache.WriteReq_accesses::.cpu58.data       955271                       # number of WriteReq accesses(hits+misses)
system.cpu58.dcache.WriteReq_accesses::total       955271                       # number of WriteReq accesses(hits+misses)
system.cpu58.dcache.WriteReq_miss_rate::.cpu58.data     0.012915                       # miss rate for WriteReq accesses
system.cpu58.dcache.WriteReq_miss_rate::total     0.012915                       # miss rate for WriteReq accesses
system.cpu58.dcache.SoftPFReq_hits::.cpu58.data          127                       # number of SoftPFReq hits
system.cpu58.dcache.SoftPFReq_hits::total          127                       # number of SoftPFReq hits
system.cpu58.dcache.SoftPFReq_misses::.cpu58.data          228                       # number of SoftPFReq misses
system.cpu58.dcache.SoftPFReq_misses::total          228                       # number of SoftPFReq misses
system.cpu58.dcache.SoftPFReq_accesses::.cpu58.data          355                       # number of SoftPFReq accesses(hits+misses)
system.cpu58.dcache.SoftPFReq_accesses::total          355                       # number of SoftPFReq accesses(hits+misses)
system.cpu58.dcache.SoftPFReq_miss_rate::.cpu58.data     0.642254                       # miss rate for SoftPFReq accesses
system.cpu58.dcache.SoftPFReq_miss_rate::total     0.642254                       # miss rate for SoftPFReq accesses
system.cpu58.dcache.SoftPFExReq_hits::.cpu58.data        17093                       # number of SoftPFExReq hits
system.cpu58.dcache.SoftPFExReq_hits::total        17093                       # number of SoftPFExReq hits
system.cpu58.dcache.SoftPFExReq_misses::.cpu58.data         3569                       # number of SoftPFExReq misses
system.cpu58.dcache.SoftPFExReq_misses::total         3569                       # number of SoftPFExReq misses
system.cpu58.dcache.SoftPFExReq_accesses::.cpu58.data        20662                       # number of SoftPFExReq accesses(hits+misses)
system.cpu58.dcache.SoftPFExReq_accesses::total        20662                       # number of SoftPFExReq accesses(hits+misses)
system.cpu58.dcache.SoftPFExReq_miss_rate::.cpu58.data     0.172733                       # miss rate for SoftPFExReq accesses
system.cpu58.dcache.SoftPFExReq_miss_rate::total     0.172733                       # miss rate for SoftPFExReq accesses
system.cpu58.dcache.WriteLineReq_hits::.cpu58.data          237                       # number of WriteLineReq hits
system.cpu58.dcache.WriteLineReq_hits::total          237                       # number of WriteLineReq hits
system.cpu58.dcache.WriteLineReq_misses::.cpu58.data         6142                       # number of WriteLineReq misses
system.cpu58.dcache.WriteLineReq_misses::total         6142                       # number of WriteLineReq misses
system.cpu58.dcache.WriteLineReq_accesses::.cpu58.data         6379                       # number of WriteLineReq accesses(hits+misses)
system.cpu58.dcache.WriteLineReq_accesses::total         6379                       # number of WriteLineReq accesses(hits+misses)
system.cpu58.dcache.WriteLineReq_miss_rate::.cpu58.data     0.962847                       # miss rate for WriteLineReq accesses
system.cpu58.dcache.WriteLineReq_miss_rate::total     0.962847                       # miss rate for WriteLineReq accesses
system.cpu58.dcache.LoadLockedReq_hits::.cpu58.data        24773                       # number of LoadLockedReq hits
system.cpu58.dcache.LoadLockedReq_hits::total        24773                       # number of LoadLockedReq hits
system.cpu58.dcache.LoadLockedReq_misses::.cpu58.data         1100                       # number of LoadLockedReq misses
system.cpu58.dcache.LoadLockedReq_misses::total         1100                       # number of LoadLockedReq misses
system.cpu58.dcache.LoadLockedReq_accesses::.cpu58.data        25873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu58.dcache.LoadLockedReq_accesses::total        25873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu58.dcache.LoadLockedReq_miss_rate::.cpu58.data     0.042515                       # miss rate for LoadLockedReq accesses
system.cpu58.dcache.LoadLockedReq_miss_rate::total     0.042515                       # miss rate for LoadLockedReq accesses
system.cpu58.dcache.StoreCondReq_hits::.cpu58.data        24524                       # number of StoreCondReq hits
system.cpu58.dcache.StoreCondReq_hits::total        24524                       # number of StoreCondReq hits
system.cpu58.dcache.StoreCondReq_misses::.cpu58.data          120                       # number of StoreCondReq misses
system.cpu58.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu58.dcache.StoreCondReq_accesses::.cpu58.data        24644                       # number of StoreCondReq accesses(hits+misses)
system.cpu58.dcache.StoreCondReq_accesses::total        24644                       # number of StoreCondReq accesses(hits+misses)
system.cpu58.dcache.StoreCondReq_miss_rate::.cpu58.data     0.004869                       # miss rate for StoreCondReq accesses
system.cpu58.dcache.StoreCondReq_miss_rate::total     0.004869                       # miss rate for StoreCondReq accesses
system.cpu58.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu58.dcache.tags.tagsinuse         307.651347                       # Cycle average of tags in use
system.cpu58.dcache.tags.total_refs           2693833                       # Total number of references to valid blocks.
system.cpu58.dcache.tags.sampled_refs           57526                       # Sample count of references to valid blocks.
system.cpu58.dcache.tags.avg_refs           46.828095                       # Average number of references to valid blocks.
system.cpu58.dcache.tags.warmup_cycle    4261620457920                       # Cycle when the warmup percentage was hit.
system.cpu58.dcache.tags.occ_blocks::.cpu58.data   307.651347                       # Average occupied blocks per requestor
system.cpu58.dcache.tags.occ_percent::.cpu58.data     0.300441                       # Average percentage of cache occupancy
system.cpu58.dcache.tags.occ_percent::total     0.300441                       # Average percentage of cache occupancy
system.cpu58.dcache.tags.occ_task_id_blocks::1024          715                       # Occupied blocks per task id
system.cpu58.dcache.tags.age_task_id_blocks_1024::4          715                       # Occupied blocks per task id
system.cpu58.dcache.tags.occ_task_id_percent::1024     0.698242                       # Percentage of cache occupancy per task id
system.cpu58.dcache.tags.tag_accesses         5445230                       # Number of tag accesses
system.cpu58.dcache.tags.data_accesses        5445230                       # Number of data accesses
system.cpu29.numPwrStateTransitions              2875                       # Number of power state transitions
system.cpu29.pwrStateClkGateDist::samples         1429                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::mean   4905775409.384185                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::stdev  65008691109.191917                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::1000-5e+10         1420     99.37%     99.37% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::5e+10-1e+11            3      0.21%     99.58% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::2e+11-2.5e+11            2      0.14%     99.72% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::2.5e+11-3e+11            1      0.07%     99.79% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::4e+11-4.5e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::4.5e+11-5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::total          1429                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateResidencyTicks::ON   61941028258                       # Cumulative time (in ticks) in various power states
system.cpu29.pwrStateResidencyTicks::CLK_GATED 7010353060010                       # Cumulative time (in ticks) in various power states
system.cpu29.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu29.icache.demand_hits::.cpu29.inst      9320315                       # number of demand (read+write) hits
system.cpu29.icache.demand_hits::total        9320315                       # number of demand (read+write) hits
system.cpu29.icache.overall_hits::.cpu29.inst      9320315                       # number of overall hits
system.cpu29.icache.overall_hits::total       9320315                       # number of overall hits
system.cpu29.icache.demand_misses::.cpu29.inst       124916                       # number of demand (read+write) misses
system.cpu29.icache.demand_misses::total       124916                       # number of demand (read+write) misses
system.cpu29.icache.overall_misses::.cpu29.inst       124916                       # number of overall misses
system.cpu29.icache.overall_misses::total       124916                       # number of overall misses
system.cpu29.icache.demand_accesses::.cpu29.inst      9445231                       # number of demand (read+write) accesses
system.cpu29.icache.demand_accesses::total      9445231                       # number of demand (read+write) accesses
system.cpu29.icache.overall_accesses::.cpu29.inst      9445231                       # number of overall (read+write) accesses
system.cpu29.icache.overall_accesses::total      9445231                       # number of overall (read+write) accesses
system.cpu29.icache.demand_miss_rate::.cpu29.inst     0.013225                       # miss rate for demand accesses
system.cpu29.icache.demand_miss_rate::total     0.013225                       # miss rate for demand accesses
system.cpu29.icache.overall_miss_rate::.cpu29.inst     0.013225                       # miss rate for overall accesses
system.cpu29.icache.overall_miss_rate::total     0.013225                       # miss rate for overall accesses
system.cpu29.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu29.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu29.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.icache.writebacks::.writebacks       124393                       # number of writebacks
system.cpu29.icache.writebacks::total          124393                       # number of writebacks
system.cpu29.icache.replacements               124393                       # number of replacements
system.cpu29.icache.ReadReq_hits::.cpu29.inst      9320315                       # number of ReadReq hits
system.cpu29.icache.ReadReq_hits::total       9320315                       # number of ReadReq hits
system.cpu29.icache.ReadReq_misses::.cpu29.inst       124916                       # number of ReadReq misses
system.cpu29.icache.ReadReq_misses::total       124916                       # number of ReadReq misses
system.cpu29.icache.ReadReq_accesses::.cpu29.inst      9445231                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_accesses::total      9445231                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_miss_rate::.cpu29.inst     0.013225                       # miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_miss_rate::total     0.013225                       # miss rate for ReadReq accesses
system.cpu29.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu29.icache.tags.tagsinuse         267.722144                       # Cycle average of tags in use
system.cpu29.icache.tags.total_refs           9445231                       # Total number of references to valid blocks.
system.cpu29.icache.tags.sampled_refs          124916                       # Sample count of references to valid blocks.
system.cpu29.icache.tags.avg_refs           75.612660                       # Average number of references to valid blocks.
system.cpu29.icache.tags.warmup_cycle    3326297015808                       # Cycle when the warmup percentage was hit.
system.cpu29.icache.tags.occ_blocks::.cpu29.inst   267.722144                       # Average occupied blocks per requestor
system.cpu29.icache.tags.occ_percent::.cpu29.inst     0.522895                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_percent::total     0.522895                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu29.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu29.icache.tags.tag_accesses        19015378                       # Number of tag accesses
system.cpu29.icache.tags.data_accesses       19015378                       # Number of data accesses
system.cpu29.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu29.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu29.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu29.dcache.demand_hits::.cpu29.data      3522238                       # number of demand (read+write) hits
system.cpu29.dcache.demand_hits::total        3522238                       # number of demand (read+write) hits
system.cpu29.dcache.overall_hits::.cpu29.data      3546275                       # number of overall hits
system.cpu29.dcache.overall_hits::total       3546275                       # number of overall hits
system.cpu29.dcache.demand_misses::.cpu29.data        75809                       # number of demand (read+write) misses
system.cpu29.dcache.demand_misses::total        75809                       # number of demand (read+write) misses
system.cpu29.dcache.overall_misses::.cpu29.data        80814                       # number of overall misses
system.cpu29.dcache.overall_misses::total        80814                       # number of overall misses
system.cpu29.dcache.demand_accesses::.cpu29.data      3598047                       # number of demand (read+write) accesses
system.cpu29.dcache.demand_accesses::total      3598047                       # number of demand (read+write) accesses
system.cpu29.dcache.overall_accesses::.cpu29.data      3627089                       # number of overall (read+write) accesses
system.cpu29.dcache.overall_accesses::total      3627089                       # number of overall (read+write) accesses
system.cpu29.dcache.demand_miss_rate::.cpu29.data     0.021069                       # miss rate for demand accesses
system.cpu29.dcache.demand_miss_rate::total     0.021069                       # miss rate for demand accesses
system.cpu29.dcache.overall_miss_rate::.cpu29.data     0.022281                       # miss rate for overall accesses
system.cpu29.dcache.overall_miss_rate::total     0.022281                       # miss rate for overall accesses
system.cpu29.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu29.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.dcache.writebacks::.writebacks        26146                       # number of writebacks
system.cpu29.dcache.writebacks::total           26146                       # number of writebacks
system.cpu29.dcache.replacements                58813                       # number of replacements
system.cpu29.dcache.ReadReq_hits::.cpu29.data      2174083                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_hits::total       2174083                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_misses::.cpu29.data        55492                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_misses::total        55492                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_accesses::.cpu29.data      2229575                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_accesses::total      2229575                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_miss_rate::.cpu29.data     0.024889                       # miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_miss_rate::total     0.024889                       # miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_hits::.cpu29.data      1347742                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_hits::total      1347742                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_misses::.cpu29.data        15995                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_misses::total        15995                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_accesses::.cpu29.data      1363737                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::total      1363737                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_miss_rate::.cpu29.data     0.011729                       # miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_miss_rate::total     0.011729                       # miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_hits::.cpu29.data          219                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_hits::total          219                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_misses::.cpu29.data          322                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_misses::total          322                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_accesses::.cpu29.data          541                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::total          541                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_miss_rate::.cpu29.data     0.595194                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::total     0.595194                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFExReq_hits::.cpu29.data        23818                       # number of SoftPFExReq hits
system.cpu29.dcache.SoftPFExReq_hits::total        23818                       # number of SoftPFExReq hits
system.cpu29.dcache.SoftPFExReq_misses::.cpu29.data         4683                       # number of SoftPFExReq misses
system.cpu29.dcache.SoftPFExReq_misses::total         4683                       # number of SoftPFExReq misses
system.cpu29.dcache.SoftPFExReq_accesses::.cpu29.data        28501                       # number of SoftPFExReq accesses(hits+misses)
system.cpu29.dcache.SoftPFExReq_accesses::total        28501                       # number of SoftPFExReq accesses(hits+misses)
system.cpu29.dcache.SoftPFExReq_miss_rate::.cpu29.data     0.164310                       # miss rate for SoftPFExReq accesses
system.cpu29.dcache.SoftPFExReq_miss_rate::total     0.164310                       # miss rate for SoftPFExReq accesses
system.cpu29.dcache.WriteLineReq_hits::.cpu29.data          413                       # number of WriteLineReq hits
system.cpu29.dcache.WriteLineReq_hits::total          413                       # number of WriteLineReq hits
system.cpu29.dcache.WriteLineReq_misses::.cpu29.data         4322                       # number of WriteLineReq misses
system.cpu29.dcache.WriteLineReq_misses::total         4322                       # number of WriteLineReq misses
system.cpu29.dcache.WriteLineReq_accesses::.cpu29.data         4735                       # number of WriteLineReq accesses(hits+misses)
system.cpu29.dcache.WriteLineReq_accesses::total         4735                       # number of WriteLineReq accesses(hits+misses)
system.cpu29.dcache.WriteLineReq_miss_rate::.cpu29.data     0.912777                       # miss rate for WriteLineReq accesses
system.cpu29.dcache.WriteLineReq_miss_rate::total     0.912777                       # miss rate for WriteLineReq accesses
system.cpu29.dcache.LoadLockedReq_hits::.cpu29.data        32873                       # number of LoadLockedReq hits
system.cpu29.dcache.LoadLockedReq_hits::total        32873                       # number of LoadLockedReq hits
system.cpu29.dcache.LoadLockedReq_misses::.cpu29.data         1156                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_misses::total         1156                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_accesses::.cpu29.data        34029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::total        34029                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_miss_rate::.cpu29.data     0.033971                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::total     0.033971                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_hits::.cpu29.data        32671                       # number of StoreCondReq hits
system.cpu29.dcache.StoreCondReq_hits::total        32671                       # number of StoreCondReq hits
system.cpu29.dcache.StoreCondReq_misses::.cpu29.data          112                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_accesses::.cpu29.data        32783                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::total        32783                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_miss_rate::.cpu29.data     0.003416                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::total     0.003416                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu29.dcache.tags.tagsinuse         384.811672                       # Cycle average of tags in use
system.cpu29.dcache.tags.total_refs           3699337                       # Total number of references to valid blocks.
system.cpu29.dcache.tags.sampled_refs           75184                       # Sample count of references to valid blocks.
system.cpu29.dcache.tags.avg_refs           49.203780                       # Average number of references to valid blocks.
system.cpu29.dcache.tags.warmup_cycle    3326297043588                       # Cycle when the warmup percentage was hit.
system.cpu29.dcache.tags.occ_blocks::.cpu29.data   384.811672                       # Average occupied blocks per requestor
system.cpu29.dcache.tags.occ_percent::.cpu29.data     0.375793                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_percent::total     0.375793                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_task_id_blocks::1024          793                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::4          763                       # Occupied blocks per task id
system.cpu29.dcache.tags.occ_task_id_percent::1024     0.774414                       # Percentage of cache occupancy per task id
system.cpu29.dcache.tags.tag_accesses         7479886                       # Number of tag accesses
system.cpu29.dcache.tags.data_accesses        7479886                       # Number of data accesses
system.cpu28.numPwrStateTransitions              3684                       # Number of power state transitions
system.cpu28.pwrStateClkGateDist::samples         1834                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::mean   3789496936.654853                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::stdev  56970571854.890839                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::1000-5e+10         1826     99.56%     99.56% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.62% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::1e+11-1.5e+11            2      0.11%     99.73% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.78% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::2.5e+11-3e+11            2      0.11%     99.89% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::4.5e+11-5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::total          1834                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateResidencyTicks::ON  122356706443                       # Cumulative time (in ticks) in various power states
system.cpu28.pwrStateResidencyTicks::CLK_GATED 6949937381825                       # Cumulative time (in ticks) in various power states
system.cpu28.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu28.icache.demand_hits::.cpu28.inst     18630536                       # number of demand (read+write) hits
system.cpu28.icache.demand_hits::total       18630536                       # number of demand (read+write) hits
system.cpu28.icache.overall_hits::.cpu28.inst     18630536                       # number of overall hits
system.cpu28.icache.overall_hits::total      18630536                       # number of overall hits
system.cpu28.icache.demand_misses::.cpu28.inst       278742                       # number of demand (read+write) misses
system.cpu28.icache.demand_misses::total       278742                       # number of demand (read+write) misses
system.cpu28.icache.overall_misses::.cpu28.inst       278742                       # number of overall misses
system.cpu28.icache.overall_misses::total       278742                       # number of overall misses
system.cpu28.icache.demand_accesses::.cpu28.inst     18909278                       # number of demand (read+write) accesses
system.cpu28.icache.demand_accesses::total     18909278                       # number of demand (read+write) accesses
system.cpu28.icache.overall_accesses::.cpu28.inst     18909278                       # number of overall (read+write) accesses
system.cpu28.icache.overall_accesses::total     18909278                       # number of overall (read+write) accesses
system.cpu28.icache.demand_miss_rate::.cpu28.inst     0.014741                       # miss rate for demand accesses
system.cpu28.icache.demand_miss_rate::total     0.014741                       # miss rate for demand accesses
system.cpu28.icache.overall_miss_rate::.cpu28.inst     0.014741                       # miss rate for overall accesses
system.cpu28.icache.overall_miss_rate::total     0.014741                       # miss rate for overall accesses
system.cpu28.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.icache.writebacks::.writebacks       278218                       # number of writebacks
system.cpu28.icache.writebacks::total          278218                       # number of writebacks
system.cpu28.icache.replacements               278218                       # number of replacements
system.cpu28.icache.ReadReq_hits::.cpu28.inst     18630536                       # number of ReadReq hits
system.cpu28.icache.ReadReq_hits::total      18630536                       # number of ReadReq hits
system.cpu28.icache.ReadReq_misses::.cpu28.inst       278742                       # number of ReadReq misses
system.cpu28.icache.ReadReq_misses::total       278742                       # number of ReadReq misses
system.cpu28.icache.ReadReq_accesses::.cpu28.inst     18909278                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_accesses::total     18909278                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_miss_rate::.cpu28.inst     0.014741                       # miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_miss_rate::total     0.014741                       # miss rate for ReadReq accesses
system.cpu28.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu28.icache.tags.tagsinuse         269.789125                       # Cycle average of tags in use
system.cpu28.icache.tags.total_refs          18909278                       # Total number of references to valid blocks.
system.cpu28.icache.tags.sampled_refs          278742                       # Sample count of references to valid blocks.
system.cpu28.icache.tags.avg_refs           67.837922                       # Average number of references to valid blocks.
system.cpu28.icache.tags.warmup_cycle    3294045341436                       # Cycle when the warmup percentage was hit.
system.cpu28.icache.tags.occ_blocks::.cpu28.inst   269.789125                       # Average occupied blocks per requestor
system.cpu28.icache.tags.occ_percent::.cpu28.inst     0.526932                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_percent::total     0.526932                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu28.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu28.icache.tags.tag_accesses        38097298                       # Number of tag accesses
system.cpu28.icache.tags.data_accesses       38097298                       # Number of data accesses
system.cpu28.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu28.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu28.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu28.dcache.demand_hits::.cpu28.data      6612557                       # number of demand (read+write) hits
system.cpu28.dcache.demand_hits::total        6612557                       # number of demand (read+write) hits
system.cpu28.dcache.overall_hits::.cpu28.data      6653713                       # number of overall hits
system.cpu28.dcache.overall_hits::total       6653713                       # number of overall hits
system.cpu28.dcache.demand_misses::.cpu28.data       280155                       # number of demand (read+write) misses
system.cpu28.dcache.demand_misses::total       280155                       # number of demand (read+write) misses
system.cpu28.dcache.overall_misses::.cpu28.data       291036                       # number of overall misses
system.cpu28.dcache.overall_misses::total       291036                       # number of overall misses
system.cpu28.dcache.demand_accesses::.cpu28.data      6892712                       # number of demand (read+write) accesses
system.cpu28.dcache.demand_accesses::total      6892712                       # number of demand (read+write) accesses
system.cpu28.dcache.overall_accesses::.cpu28.data      6944749                       # number of overall (read+write) accesses
system.cpu28.dcache.overall_accesses::total      6944749                       # number of overall (read+write) accesses
system.cpu28.dcache.demand_miss_rate::.cpu28.data     0.040645                       # miss rate for demand accesses
system.cpu28.dcache.demand_miss_rate::total     0.040645                       # miss rate for demand accesses
system.cpu28.dcache.overall_miss_rate::.cpu28.data     0.041907                       # miss rate for overall accesses
system.cpu28.dcache.overall_miss_rate::total     0.041907                       # miss rate for overall accesses
system.cpu28.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.dcache.writebacks::.writebacks       116768                       # number of writebacks
system.cpu28.dcache.writebacks::total          116768                       # number of writebacks
system.cpu28.dcache.replacements               232821                       # number of replacements
system.cpu28.dcache.ReadReq_hits::.cpu28.data      3983160                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_hits::total       3983160                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_misses::.cpu28.data       161946                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_misses::total       161946                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_accesses::.cpu28.data      4145106                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_accesses::total      4145106                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_miss_rate::.cpu28.data     0.039069                       # miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_miss_rate::total     0.039069                       # miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_hits::.cpu28.data      2626317                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_hits::total      2626317                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_misses::.cpu28.data        52874                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_misses::total        52874                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_accesses::.cpu28.data      2679191                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::total      2679191                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_miss_rate::.cpu28.data     0.019735                       # miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_miss_rate::total     0.019735                       # miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_hits::.cpu28.data          262                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_hits::total          262                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_misses::.cpu28.data         2031                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_misses::total         2031                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_accesses::.cpu28.data         2293                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::total         2293                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_miss_rate::.cpu28.data     0.885739                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::total     0.885739                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFExReq_hits::.cpu28.data        40894                       # number of SoftPFExReq hits
system.cpu28.dcache.SoftPFExReq_hits::total        40894                       # number of SoftPFExReq hits
system.cpu28.dcache.SoftPFExReq_misses::.cpu28.data         8850                       # number of SoftPFExReq misses
system.cpu28.dcache.SoftPFExReq_misses::total         8850                       # number of SoftPFExReq misses
system.cpu28.dcache.SoftPFExReq_accesses::.cpu28.data        49744                       # number of SoftPFExReq accesses(hits+misses)
system.cpu28.dcache.SoftPFExReq_accesses::total        49744                       # number of SoftPFExReq accesses(hits+misses)
system.cpu28.dcache.SoftPFExReq_miss_rate::.cpu28.data     0.177911                       # miss rate for SoftPFExReq accesses
system.cpu28.dcache.SoftPFExReq_miss_rate::total     0.177911                       # miss rate for SoftPFExReq accesses
system.cpu28.dcache.WriteLineReq_hits::.cpu28.data         3080                       # number of WriteLineReq hits
system.cpu28.dcache.WriteLineReq_hits::total         3080                       # number of WriteLineReq hits
system.cpu28.dcache.WriteLineReq_misses::.cpu28.data        65335                       # number of WriteLineReq misses
system.cpu28.dcache.WriteLineReq_misses::total        65335                       # number of WriteLineReq misses
system.cpu28.dcache.WriteLineReq_accesses::.cpu28.data        68415                       # number of WriteLineReq accesses(hits+misses)
system.cpu28.dcache.WriteLineReq_accesses::total        68415                       # number of WriteLineReq accesses(hits+misses)
system.cpu28.dcache.WriteLineReq_miss_rate::.cpu28.data     0.954981                       # miss rate for WriteLineReq accesses
system.cpu28.dcache.WriteLineReq_miss_rate::total     0.954981                       # miss rate for WriteLineReq accesses
system.cpu28.dcache.LoadLockedReq_hits::.cpu28.data        59040                       # number of LoadLockedReq hits
system.cpu28.dcache.LoadLockedReq_hits::total        59040                       # number of LoadLockedReq hits
system.cpu28.dcache.LoadLockedReq_misses::.cpu28.data         1515                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_misses::total         1515                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_accesses::.cpu28.data        60555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::total        60555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_miss_rate::.cpu28.data     0.025019                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::total     0.025019                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_hits::.cpu28.data        58830                       # number of StoreCondReq hits
system.cpu28.dcache.StoreCondReq_hits::total        58830                       # number of StoreCondReq hits
system.cpu28.dcache.StoreCondReq_misses::.cpu28.data          179                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_accesses::.cpu28.data        59009                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::total        59009                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_miss_rate::.cpu28.data     0.003033                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::total     0.003033                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu28.dcache.tags.tagsinuse         379.374566                       # Cycle average of tags in use
system.cpu28.dcache.tags.total_refs           7076138                       # Total number of references to valid blocks.
system.cpu28.dcache.tags.sampled_refs          275333                       # Sample count of references to valid blocks.
system.cpu28.dcache.tags.avg_refs           25.700290                       # Average number of references to valid blocks.
system.cpu28.dcache.tags.warmup_cycle    3294045369216                       # Cycle when the warmup percentage was hit.
system.cpu28.dcache.tags.occ_blocks::.cpu28.data   379.374566                       # Average occupied blocks per requestor
system.cpu28.dcache.tags.occ_percent::.cpu28.data     0.370483                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_percent::total     0.370483                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::3          830                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu28.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu28.dcache.tags.tag_accesses        14428923                       # Number of tag accesses
system.cpu28.dcache.tags.data_accesses       14428923                       # Number of data accesses
system.cpu59.numPwrStateTransitions              2861                       # Number of power state transitions
system.cpu59.pwrStateClkGateDist::samples         1410                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::mean   4972548615.176596                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::stdev  67534907240.587715                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::1000-5e+10         1404     99.57%     99.57% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.65% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::2.5e+11-3e+11            3      0.21%     99.86% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::8e+11-8.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::overflows            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::total          1410                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateResidencyTicks::ON   61000540869                       # Cumulative time (in ticks) in various power states
system.cpu59.pwrStateResidencyTicks::CLK_GATED 7011293547399                       # Cumulative time (in ticks) in various power states
system.cpu59.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu59.icache.demand_hits::.cpu59.inst      9262737                       # number of demand (read+write) hits
system.cpu59.icache.demand_hits::total        9262737                       # number of demand (read+write) hits
system.cpu59.icache.overall_hits::.cpu59.inst      9262737                       # number of overall hits
system.cpu59.icache.overall_hits::total       9262737                       # number of overall hits
system.cpu59.icache.demand_misses::.cpu59.inst       120727                       # number of demand (read+write) misses
system.cpu59.icache.demand_misses::total       120727                       # number of demand (read+write) misses
system.cpu59.icache.overall_misses::.cpu59.inst       120727                       # number of overall misses
system.cpu59.icache.overall_misses::total       120727                       # number of overall misses
system.cpu59.icache.demand_accesses::.cpu59.inst      9383464                       # number of demand (read+write) accesses
system.cpu59.icache.demand_accesses::total      9383464                       # number of demand (read+write) accesses
system.cpu59.icache.overall_accesses::.cpu59.inst      9383464                       # number of overall (read+write) accesses
system.cpu59.icache.overall_accesses::total      9383464                       # number of overall (read+write) accesses
system.cpu59.icache.demand_miss_rate::.cpu59.inst     0.012866                       # miss rate for demand accesses
system.cpu59.icache.demand_miss_rate::total     0.012866                       # miss rate for demand accesses
system.cpu59.icache.overall_miss_rate::.cpu59.inst     0.012866                       # miss rate for overall accesses
system.cpu59.icache.overall_miss_rate::total     0.012866                       # miss rate for overall accesses
system.cpu59.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu59.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu59.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu59.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu59.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu59.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu59.icache.writebacks::.writebacks       120203                       # number of writebacks
system.cpu59.icache.writebacks::total          120203                       # number of writebacks
system.cpu59.icache.replacements               120203                       # number of replacements
system.cpu59.icache.ReadReq_hits::.cpu59.inst      9262737                       # number of ReadReq hits
system.cpu59.icache.ReadReq_hits::total       9262737                       # number of ReadReq hits
system.cpu59.icache.ReadReq_misses::.cpu59.inst       120727                       # number of ReadReq misses
system.cpu59.icache.ReadReq_misses::total       120727                       # number of ReadReq misses
system.cpu59.icache.ReadReq_accesses::.cpu59.inst      9383464                       # number of ReadReq accesses(hits+misses)
system.cpu59.icache.ReadReq_accesses::total      9383464                       # number of ReadReq accesses(hits+misses)
system.cpu59.icache.ReadReq_miss_rate::.cpu59.inst     0.012866                       # miss rate for ReadReq accesses
system.cpu59.icache.ReadReq_miss_rate::total     0.012866                       # miss rate for ReadReq accesses
system.cpu59.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu59.icache.tags.tagsinuse         199.908815                       # Cycle average of tags in use
system.cpu59.icache.tags.total_refs           9383464                       # Total number of references to valid blocks.
system.cpu59.icache.tags.sampled_refs          120727                       # Sample count of references to valid blocks.
system.cpu59.icache.tags.avg_refs           77.724651                       # Average number of references to valid blocks.
system.cpu59.icache.tags.warmup_cycle    4293872160072                       # Cycle when the warmup percentage was hit.
system.cpu59.icache.tags.occ_blocks::.cpu59.inst   199.908815                       # Average occupied blocks per requestor
system.cpu59.icache.tags.occ_percent::.cpu59.inst     0.390447                       # Average percentage of cache occupancy
system.cpu59.icache.tags.occ_percent::total     0.390447                       # Average percentage of cache occupancy
system.cpu59.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu59.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu59.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu59.icache.tags.tag_accesses        18887655                       # Number of tag accesses
system.cpu59.icache.tags.data_accesses       18887655                       # Number of data accesses
system.cpu59.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu59.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu59.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu59.dcache.demand_hits::.cpu59.data      3472049                       # number of demand (read+write) hits
system.cpu59.dcache.demand_hits::total        3472049                       # number of demand (read+write) hits
system.cpu59.dcache.overall_hits::.cpu59.data      3500519                       # number of overall hits
system.cpu59.dcache.overall_hits::total       3500519                       # number of overall hits
system.cpu59.dcache.demand_misses::.cpu59.data        87818                       # number of demand (read+write) misses
system.cpu59.dcache.demand_misses::total        87818                       # number of demand (read+write) misses
system.cpu59.dcache.overall_misses::.cpu59.data        91827                       # number of overall misses
system.cpu59.dcache.overall_misses::total        91827                       # number of overall misses
system.cpu59.dcache.demand_accesses::.cpu59.data      3559867                       # number of demand (read+write) accesses
system.cpu59.dcache.demand_accesses::total      3559867                       # number of demand (read+write) accesses
system.cpu59.dcache.overall_accesses::.cpu59.data      3592346                       # number of overall (read+write) accesses
system.cpu59.dcache.overall_accesses::total      3592346                       # number of overall (read+write) accesses
system.cpu59.dcache.demand_miss_rate::.cpu59.data     0.024669                       # miss rate for demand accesses
system.cpu59.dcache.demand_miss_rate::total     0.024669                       # miss rate for demand accesses
system.cpu59.dcache.overall_miss_rate::.cpu59.data     0.025562                       # miss rate for overall accesses
system.cpu59.dcache.overall_miss_rate::total     0.025562                       # miss rate for overall accesses
system.cpu59.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu59.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu59.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu59.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu59.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu59.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu59.dcache.writebacks::.writebacks        31064                       # number of writebacks
system.cpu59.dcache.writebacks::total           31064                       # number of writebacks
system.cpu59.dcache.replacements                75935                       # number of replacements
system.cpu59.dcache.ReadReq_hits::.cpu59.data      2166167                       # number of ReadReq hits
system.cpu59.dcache.ReadReq_hits::total       2166167                       # number of ReadReq hits
system.cpu59.dcache.ReadReq_misses::.cpu59.data        62585                       # number of ReadReq misses
system.cpu59.dcache.ReadReq_misses::total        62585                       # number of ReadReq misses
system.cpu59.dcache.ReadReq_accesses::.cpu59.data      2228752                       # number of ReadReq accesses(hits+misses)
system.cpu59.dcache.ReadReq_accesses::total      2228752                       # number of ReadReq accesses(hits+misses)
system.cpu59.dcache.ReadReq_miss_rate::.cpu59.data     0.028081                       # miss rate for ReadReq accesses
system.cpu59.dcache.ReadReq_miss_rate::total     0.028081                       # miss rate for ReadReq accesses
system.cpu59.dcache.WriteReq_hits::.cpu59.data      1304855                       # number of WriteReq hits
system.cpu59.dcache.WriteReq_hits::total      1304855                       # number of WriteReq hits
system.cpu59.dcache.WriteReq_misses::.cpu59.data        16170                       # number of WriteReq misses
system.cpu59.dcache.WriteReq_misses::total        16170                       # number of WriteReq misses
system.cpu59.dcache.WriteReq_accesses::.cpu59.data      1321025                       # number of WriteReq accesses(hits+misses)
system.cpu59.dcache.WriteReq_accesses::total      1321025                       # number of WriteReq accesses(hits+misses)
system.cpu59.dcache.WriteReq_miss_rate::.cpu59.data     0.012240                       # miss rate for WriteReq accesses
system.cpu59.dcache.WriteReq_miss_rate::total     0.012240                       # miss rate for WriteReq accesses
system.cpu59.dcache.SoftPFReq_hits::.cpu59.data          264                       # number of SoftPFReq hits
system.cpu59.dcache.SoftPFReq_hits::total          264                       # number of SoftPFReq hits
system.cpu59.dcache.SoftPFReq_misses::.cpu59.data          375                       # number of SoftPFReq misses
system.cpu59.dcache.SoftPFReq_misses::total          375                       # number of SoftPFReq misses
system.cpu59.dcache.SoftPFReq_accesses::.cpu59.data          639                       # number of SoftPFReq accesses(hits+misses)
system.cpu59.dcache.SoftPFReq_accesses::total          639                       # number of SoftPFReq accesses(hits+misses)
system.cpu59.dcache.SoftPFReq_miss_rate::.cpu59.data     0.586854                       # miss rate for SoftPFReq accesses
system.cpu59.dcache.SoftPFReq_miss_rate::total     0.586854                       # miss rate for SoftPFReq accesses
system.cpu59.dcache.SoftPFExReq_hits::.cpu59.data        28206                       # number of SoftPFExReq hits
system.cpu59.dcache.SoftPFExReq_hits::total        28206                       # number of SoftPFExReq hits
system.cpu59.dcache.SoftPFExReq_misses::.cpu59.data         3634                       # number of SoftPFExReq misses
system.cpu59.dcache.SoftPFExReq_misses::total         3634                       # number of SoftPFExReq misses
system.cpu59.dcache.SoftPFExReq_accesses::.cpu59.data        31840                       # number of SoftPFExReq accesses(hits+misses)
system.cpu59.dcache.SoftPFExReq_accesses::total        31840                       # number of SoftPFExReq accesses(hits+misses)
system.cpu59.dcache.SoftPFExReq_miss_rate::.cpu59.data     0.114133                       # miss rate for SoftPFExReq accesses
system.cpu59.dcache.SoftPFExReq_miss_rate::total     0.114133                       # miss rate for SoftPFExReq accesses
system.cpu59.dcache.WriteLineReq_hits::.cpu59.data         1027                       # number of WriteLineReq hits
system.cpu59.dcache.WriteLineReq_hits::total         1027                       # number of WriteLineReq hits
system.cpu59.dcache.WriteLineReq_misses::.cpu59.data         9063                       # number of WriteLineReq misses
system.cpu59.dcache.WriteLineReq_misses::total         9063                       # number of WriteLineReq misses
system.cpu59.dcache.WriteLineReq_accesses::.cpu59.data        10090                       # number of WriteLineReq accesses(hits+misses)
system.cpu59.dcache.WriteLineReq_accesses::total        10090                       # number of WriteLineReq accesses(hits+misses)
system.cpu59.dcache.WriteLineReq_miss_rate::.cpu59.data     0.898216                       # miss rate for WriteLineReq accesses
system.cpu59.dcache.WriteLineReq_miss_rate::total     0.898216                       # miss rate for WriteLineReq accesses
system.cpu59.dcache.LoadLockedReq_hits::.cpu59.data        34982                       # number of LoadLockedReq hits
system.cpu59.dcache.LoadLockedReq_hits::total        34982                       # number of LoadLockedReq hits
system.cpu59.dcache.LoadLockedReq_misses::.cpu59.data         1173                       # number of LoadLockedReq misses
system.cpu59.dcache.LoadLockedReq_misses::total         1173                       # number of LoadLockedReq misses
system.cpu59.dcache.LoadLockedReq_accesses::.cpu59.data        36155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu59.dcache.LoadLockedReq_accesses::total        36155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu59.dcache.LoadLockedReq_miss_rate::.cpu59.data     0.032444                       # miss rate for LoadLockedReq accesses
system.cpu59.dcache.LoadLockedReq_miss_rate::total     0.032444                       # miss rate for LoadLockedReq accesses
system.cpu59.dcache.StoreCondReq_hits::.cpu59.data        34756                       # number of StoreCondReq hits
system.cpu59.dcache.StoreCondReq_hits::total        34756                       # number of StoreCondReq hits
system.cpu59.dcache.StoreCondReq_misses::.cpu59.data          122                       # number of StoreCondReq misses
system.cpu59.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu59.dcache.StoreCondReq_accesses::.cpu59.data        34878                       # number of StoreCondReq accesses(hits+misses)
system.cpu59.dcache.StoreCondReq_accesses::total        34878                       # number of StoreCondReq accesses(hits+misses)
system.cpu59.dcache.StoreCondReq_miss_rate::.cpu59.data     0.003498                       # miss rate for StoreCondReq accesses
system.cpu59.dcache.StoreCondReq_miss_rate::total     0.003498                       # miss rate for StoreCondReq accesses
system.cpu59.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu59.dcache.tags.tagsinuse         296.419572                       # Cycle average of tags in use
system.cpu59.dcache.tags.total_refs           3671753                       # Total number of references to valid blocks.
system.cpu59.dcache.tags.sampled_refs           86656                       # Sample count of references to valid blocks.
system.cpu59.dcache.tags.avg_refs           42.371596                       # Average number of references to valid blocks.
system.cpu59.dcache.tags.warmup_cycle    4293872187852                       # Cycle when the warmup percentage was hit.
system.cpu59.dcache.tags.occ_blocks::.cpu59.data   296.419572                       # Average occupied blocks per requestor
system.cpu59.dcache.tags.occ_percent::.cpu59.data     0.289472                       # Average percentage of cache occupancy
system.cpu59.dcache.tags.occ_percent::total     0.289472                       # Average percentage of cache occupancy
system.cpu59.dcache.tags.occ_task_id_blocks::1024          679                       # Occupied blocks per task id
system.cpu59.dcache.tags.age_task_id_blocks_1024::4          679                       # Occupied blocks per task id
system.cpu59.dcache.tags.occ_task_id_percent::1024     0.663086                       # Percentage of cache occupancy per task id
system.cpu59.dcache.tags.tag_accesses         7431210                       # Number of tag accesses
system.cpu59.dcache.tags.data_accesses        7431210                       # Number of data accesses
system.cpu25.numPwrStateTransitions              3436                       # Number of power state transitions
system.cpu25.pwrStateClkGateDist::samples         1706                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::mean   4047843024.084994                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::stdev  59349071647.097488                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::1000-5e+10         1698     99.53%     99.53% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.65% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::2.5e+11-3e+11            4      0.23%     99.88% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::4.5e+11-5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::total          1706                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateResidencyTicks::ON  166673889179                       # Cumulative time (in ticks) in various power states
system.cpu25.pwrStateResidencyTicks::CLK_GATED 6905620199089                       # Cumulative time (in ticks) in various power states
system.cpu25.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu25.icache.demand_hits::.cpu25.inst     24886228                       # number of demand (read+write) hits
system.cpu25.icache.demand_hits::total       24886228                       # number of demand (read+write) hits
system.cpu25.icache.overall_hits::.cpu25.inst     24886228                       # number of overall hits
system.cpu25.icache.overall_hits::total      24886228                       # number of overall hits
system.cpu25.icache.demand_misses::.cpu25.inst       510085                       # number of demand (read+write) misses
system.cpu25.icache.demand_misses::total       510085                       # number of demand (read+write) misses
system.cpu25.icache.overall_misses::.cpu25.inst       510085                       # number of overall misses
system.cpu25.icache.overall_misses::total       510085                       # number of overall misses
system.cpu25.icache.demand_accesses::.cpu25.inst     25396313                       # number of demand (read+write) accesses
system.cpu25.icache.demand_accesses::total     25396313                       # number of demand (read+write) accesses
system.cpu25.icache.overall_accesses::.cpu25.inst     25396313                       # number of overall (read+write) accesses
system.cpu25.icache.overall_accesses::total     25396313                       # number of overall (read+write) accesses
system.cpu25.icache.demand_miss_rate::.cpu25.inst     0.020085                       # miss rate for demand accesses
system.cpu25.icache.demand_miss_rate::total     0.020085                       # miss rate for demand accesses
system.cpu25.icache.overall_miss_rate::.cpu25.inst     0.020085                       # miss rate for overall accesses
system.cpu25.icache.overall_miss_rate::total     0.020085                       # miss rate for overall accesses
system.cpu25.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.icache.writebacks::.writebacks       509561                       # number of writebacks
system.cpu25.icache.writebacks::total          509561                       # number of writebacks
system.cpu25.icache.replacements               509561                       # number of replacements
system.cpu25.icache.ReadReq_hits::.cpu25.inst     24886228                       # number of ReadReq hits
system.cpu25.icache.ReadReq_hits::total      24886228                       # number of ReadReq hits
system.cpu25.icache.ReadReq_misses::.cpu25.inst       510085                       # number of ReadReq misses
system.cpu25.icache.ReadReq_misses::total       510085                       # number of ReadReq misses
system.cpu25.icache.ReadReq_accesses::.cpu25.inst     25396313                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_accesses::total     25396313                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_miss_rate::.cpu25.inst     0.020085                       # miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_miss_rate::total     0.020085                       # miss rate for ReadReq accesses
system.cpu25.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu25.icache.tags.tagsinuse         276.174658                       # Cycle average of tags in use
system.cpu25.icache.tags.total_refs          25396313                       # Total number of references to valid blocks.
system.cpu25.icache.tags.sampled_refs          510085                       # Sample count of references to valid blocks.
system.cpu25.icache.tags.avg_refs           49.788394                       # Average number of references to valid blocks.
system.cpu25.icache.tags.warmup_cycle    3197290973928                       # Cycle when the warmup percentage was hit.
system.cpu25.icache.tags.occ_blocks::.cpu25.inst   276.174658                       # Average occupied blocks per requestor
system.cpu25.icache.tags.occ_percent::.cpu25.inst     0.539404                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_percent::total     0.539404                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu25.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu25.icache.tags.tag_accesses        51302711                       # Number of tag accesses
system.cpu25.icache.tags.data_accesses       51302711                       # Number of data accesses
system.cpu25.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu25.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu25.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu25.dcache.demand_hits::.cpu25.data      9306214                       # number of demand (read+write) hits
system.cpu25.dcache.demand_hits::total        9306214                       # number of demand (read+write) hits
system.cpu25.dcache.overall_hits::.cpu25.data      9370681                       # number of overall hits
system.cpu25.dcache.overall_hits::total       9370681                       # number of overall hits
system.cpu25.dcache.demand_misses::.cpu25.data       249301                       # number of demand (read+write) misses
system.cpu25.dcache.demand_misses::total       249301                       # number of demand (read+write) misses
system.cpu25.dcache.overall_misses::.cpu25.data       265394                       # number of overall misses
system.cpu25.dcache.overall_misses::total       265394                       # number of overall misses
system.cpu25.dcache.demand_accesses::.cpu25.data      9555515                       # number of demand (read+write) accesses
system.cpu25.dcache.demand_accesses::total      9555515                       # number of demand (read+write) accesses
system.cpu25.dcache.overall_accesses::.cpu25.data      9636075                       # number of overall (read+write) accesses
system.cpu25.dcache.overall_accesses::total      9636075                       # number of overall (read+write) accesses
system.cpu25.dcache.demand_miss_rate::.cpu25.data     0.026090                       # miss rate for demand accesses
system.cpu25.dcache.demand_miss_rate::total     0.026090                       # miss rate for demand accesses
system.cpu25.dcache.overall_miss_rate::.cpu25.data     0.027542                       # miss rate for overall accesses
system.cpu25.dcache.overall_miss_rate::total     0.027542                       # miss rate for overall accesses
system.cpu25.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.dcache.writebacks::.writebacks       100991                       # number of writebacks
system.cpu25.dcache.writebacks::total          100991                       # number of writebacks
system.cpu25.dcache.replacements               224268                       # number of replacements
system.cpu25.dcache.ReadReq_hits::.cpu25.data      5341567                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_hits::total       5341567                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_misses::.cpu25.data       175325                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_misses::total       175325                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_accesses::.cpu25.data      5516892                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_accesses::total      5516892                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_miss_rate::.cpu25.data     0.031780                       # miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_miss_rate::total     0.031780                       # miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_hits::.cpu25.data      3958752                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_hits::total      3958752                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_misses::.cpu25.data        45880                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_misses::total        45880                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_accesses::.cpu25.data      4004632                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::total      4004632                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_miss_rate::.cpu25.data     0.011457                       # miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_miss_rate::total     0.011457                       # miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_hits::.cpu25.data         1574                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_hits::total         1574                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_misses::.cpu25.data         2347                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_misses::total         2347                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_accesses::.cpu25.data         3921                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::total         3921                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_miss_rate::.cpu25.data     0.598572                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::total     0.598572                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFExReq_hits::.cpu25.data        62893                       # number of SoftPFExReq hits
system.cpu25.dcache.SoftPFExReq_hits::total        62893                       # number of SoftPFExReq hits
system.cpu25.dcache.SoftPFExReq_misses::.cpu25.data        13746                       # number of SoftPFExReq misses
system.cpu25.dcache.SoftPFExReq_misses::total        13746                       # number of SoftPFExReq misses
system.cpu25.dcache.SoftPFExReq_accesses::.cpu25.data        76639                       # number of SoftPFExReq accesses(hits+misses)
system.cpu25.dcache.SoftPFExReq_accesses::total        76639                       # number of SoftPFExReq accesses(hits+misses)
system.cpu25.dcache.SoftPFExReq_miss_rate::.cpu25.data     0.179360                       # miss rate for SoftPFExReq accesses
system.cpu25.dcache.SoftPFExReq_miss_rate::total     0.179360                       # miss rate for SoftPFExReq accesses
system.cpu25.dcache.WriteLineReq_hits::.cpu25.data         5895                       # number of WriteLineReq hits
system.cpu25.dcache.WriteLineReq_hits::total         5895                       # number of WriteLineReq hits
system.cpu25.dcache.WriteLineReq_misses::.cpu25.data        28096                       # number of WriteLineReq misses
system.cpu25.dcache.WriteLineReq_misses::total        28096                       # number of WriteLineReq misses
system.cpu25.dcache.WriteLineReq_accesses::.cpu25.data        33991                       # number of WriteLineReq accesses(hits+misses)
system.cpu25.dcache.WriteLineReq_accesses::total        33991                       # number of WriteLineReq accesses(hits+misses)
system.cpu25.dcache.WriteLineReq_miss_rate::.cpu25.data     0.826572                       # miss rate for WriteLineReq accesses
system.cpu25.dcache.WriteLineReq_miss_rate::total     0.826572                       # miss rate for WriteLineReq accesses
system.cpu25.dcache.LoadLockedReq_hits::.cpu25.data       105430                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_hits::total       105430                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_misses::.cpu25.data         2734                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_misses::total         2734                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_accesses::.cpu25.data       108164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::total       108164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_miss_rate::.cpu25.data     0.025276                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::total     0.025276                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_hits::.cpu25.data       105800                       # number of StoreCondReq hits
system.cpu25.dcache.StoreCondReq_hits::total       105800                       # number of StoreCondReq hits
system.cpu25.dcache.StoreCondReq_misses::.cpu25.data          528                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_misses::total          528                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_accesses::.cpu25.data       106328                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::total       106328                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_miss_rate::.cpu25.data     0.004966                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::total     0.004966                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu25.dcache.tags.tagsinuse         393.509959                       # Cycle average of tags in use
system.cpu25.dcache.tags.total_refs           9863657                       # Total number of references to valid blocks.
system.cpu25.dcache.tags.sampled_refs          252769                       # Sample count of references to valid blocks.
system.cpu25.dcache.tags.avg_refs           39.022416                       # Average number of references to valid blocks.
system.cpu25.dcache.tags.warmup_cycle    3197291001708                       # Cycle when the warmup percentage was hit.
system.cpu25.dcache.tags.occ_blocks::.cpu25.data   393.509959                       # Average occupied blocks per requestor
system.cpu25.dcache.tags.occ_percent::.cpu25.data     0.384287                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_percent::total     0.384287                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_task_id_blocks::1024          707                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::4          707                       # Occupied blocks per task id
system.cpu25.dcache.tags.occ_task_id_percent::1024     0.690430                       # Percentage of cache occupancy per task id
system.cpu25.dcache.tags.tag_accesses        19991283                       # Number of tag accesses
system.cpu25.dcache.tags.data_accesses       19991283                       # Number of data accesses
system.cpu24.numPwrStateTransitions              4105                       # Number of power state transitions
system.cpu24.pwrStateClkGateDist::samples         2035                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::mean   3418777364.426044                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::stdev  53833742481.949799                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::1000-5e+10         2027     99.61%     99.61% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::5e+10-1e+11            2      0.10%     99.71% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::1.5e+11-2e+11            1      0.05%     99.75% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::2e+11-2.5e+11            2      0.10%     99.85% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.90% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::4.5e+11-5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::total          2035                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateResidencyTicks::ON  115082151661                       # Cumulative time (in ticks) in various power states
system.cpu24.pwrStateResidencyTicks::CLK_GATED 6957211936607                       # Cumulative time (in ticks) in various power states
system.cpu24.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu24.icache.demand_hits::.cpu24.inst     17324482                       # number of demand (read+write) hits
system.cpu24.icache.demand_hits::total       17324482                       # number of demand (read+write) hits
system.cpu24.icache.overall_hits::.cpu24.inst     17324482                       # number of overall hits
system.cpu24.icache.overall_hits::total      17324482                       # number of overall hits
system.cpu24.icache.demand_misses::.cpu24.inst       255795                       # number of demand (read+write) misses
system.cpu24.icache.demand_misses::total       255795                       # number of demand (read+write) misses
system.cpu24.icache.overall_misses::.cpu24.inst       255795                       # number of overall misses
system.cpu24.icache.overall_misses::total       255795                       # number of overall misses
system.cpu24.icache.demand_accesses::.cpu24.inst     17580277                       # number of demand (read+write) accesses
system.cpu24.icache.demand_accesses::total     17580277                       # number of demand (read+write) accesses
system.cpu24.icache.overall_accesses::.cpu24.inst     17580277                       # number of overall (read+write) accesses
system.cpu24.icache.overall_accesses::total     17580277                       # number of overall (read+write) accesses
system.cpu24.icache.demand_miss_rate::.cpu24.inst     0.014550                       # miss rate for demand accesses
system.cpu24.icache.demand_miss_rate::total     0.014550                       # miss rate for demand accesses
system.cpu24.icache.overall_miss_rate::.cpu24.inst     0.014550                       # miss rate for overall accesses
system.cpu24.icache.overall_miss_rate::total     0.014550                       # miss rate for overall accesses
system.cpu24.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.icache.writebacks::.writebacks       255271                       # number of writebacks
system.cpu24.icache.writebacks::total          255271                       # number of writebacks
system.cpu24.icache.replacements               255271                       # number of replacements
system.cpu24.icache.ReadReq_hits::.cpu24.inst     17324482                       # number of ReadReq hits
system.cpu24.icache.ReadReq_hits::total      17324482                       # number of ReadReq hits
system.cpu24.icache.ReadReq_misses::.cpu24.inst       255795                       # number of ReadReq misses
system.cpu24.icache.ReadReq_misses::total       255795                       # number of ReadReq misses
system.cpu24.icache.ReadReq_accesses::.cpu24.inst     17580277                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_accesses::total     17580277                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_miss_rate::.cpu24.inst     0.014550                       # miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_miss_rate::total     0.014550                       # miss rate for ReadReq accesses
system.cpu24.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu24.icache.tags.tagsinuse         278.700234                       # Cycle average of tags in use
system.cpu24.icache.tags.total_refs          17580277                       # Total number of references to valid blocks.
system.cpu24.icache.tags.sampled_refs          255795                       # Sample count of references to valid blocks.
system.cpu24.icache.tags.avg_refs           68.727993                       # Average number of references to valid blocks.
system.cpu24.icache.tags.warmup_cycle    3165031865628                       # Cycle when the warmup percentage was hit.
system.cpu24.icache.tags.occ_blocks::.cpu24.inst   278.700234                       # Average occupied blocks per requestor
system.cpu24.icache.tags.occ_percent::.cpu24.inst     0.544336                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_percent::total     0.544336                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu24.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu24.icache.tags.tag_accesses        35416349                       # Number of tag accesses
system.cpu24.icache.tags.data_accesses       35416349                       # Number of data accesses
system.cpu24.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu24.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu24.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu24.dcache.demand_hits::.cpu24.data      6419509                       # number of demand (read+write) hits
system.cpu24.dcache.demand_hits::total        6419509                       # number of demand (read+write) hits
system.cpu24.dcache.overall_hits::.cpu24.data      6474567                       # number of overall hits
system.cpu24.dcache.overall_hits::total       6474567                       # number of overall hits
system.cpu24.dcache.demand_misses::.cpu24.data       186801                       # number of demand (read+write) misses
system.cpu24.dcache.demand_misses::total       186801                       # number of demand (read+write) misses
system.cpu24.dcache.overall_misses::.cpu24.data       197269                       # number of overall misses
system.cpu24.dcache.overall_misses::total       197269                       # number of overall misses
system.cpu24.dcache.demand_accesses::.cpu24.data      6606310                       # number of demand (read+write) accesses
system.cpu24.dcache.demand_accesses::total      6606310                       # number of demand (read+write) accesses
system.cpu24.dcache.overall_accesses::.cpu24.data      6671836                       # number of overall (read+write) accesses
system.cpu24.dcache.overall_accesses::total      6671836                       # number of overall (read+write) accesses
system.cpu24.dcache.demand_miss_rate::.cpu24.data     0.028276                       # miss rate for demand accesses
system.cpu24.dcache.demand_miss_rate::total     0.028276                       # miss rate for demand accesses
system.cpu24.dcache.overall_miss_rate::.cpu24.data     0.029567                       # miss rate for overall accesses
system.cpu24.dcache.overall_miss_rate::total     0.029567                       # miss rate for overall accesses
system.cpu24.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.dcache.writebacks::.writebacks        67462                       # number of writebacks
system.cpu24.dcache.writebacks::total           67462                       # number of writebacks
system.cpu24.dcache.replacements               158599                       # number of replacements
system.cpu24.dcache.ReadReq_hits::.cpu24.data      3859311                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_hits::total       3859311                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_misses::.cpu24.data       129609                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_misses::total       129609                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_accesses::.cpu24.data      3988920                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_accesses::total      3988920                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_miss_rate::.cpu24.data     0.032492                       # miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_miss_rate::total     0.032492                       # miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_hits::.cpu24.data      2559063                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_hits::total      2559063                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_misses::.cpu24.data        37614                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_misses::total        37614                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_accesses::.cpu24.data      2596677                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::total      2596677                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_miss_rate::.cpu24.data     0.014485                       # miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_miss_rate::total     0.014485                       # miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_hits::.cpu24.data          524                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_hits::total          524                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_misses::.cpu24.data         1143                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_misses::total         1143                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_accesses::.cpu24.data         1667                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::total         1667                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_miss_rate::.cpu24.data     0.685663                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::total     0.685663                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFExReq_hits::.cpu24.data        54534                       # number of SoftPFExReq hits
system.cpu24.dcache.SoftPFExReq_hits::total        54534                       # number of SoftPFExReq hits
system.cpu24.dcache.SoftPFExReq_misses::.cpu24.data         9325                       # number of SoftPFExReq misses
system.cpu24.dcache.SoftPFExReq_misses::total         9325                       # number of SoftPFExReq misses
system.cpu24.dcache.SoftPFExReq_accesses::.cpu24.data        63859                       # number of SoftPFExReq accesses(hits+misses)
system.cpu24.dcache.SoftPFExReq_accesses::total        63859                       # number of SoftPFExReq accesses(hits+misses)
system.cpu24.dcache.SoftPFExReq_miss_rate::.cpu24.data     0.146025                       # miss rate for SoftPFExReq accesses
system.cpu24.dcache.SoftPFExReq_miss_rate::total     0.146025                       # miss rate for SoftPFExReq accesses
system.cpu24.dcache.WriteLineReq_hits::.cpu24.data         1135                       # number of WriteLineReq hits
system.cpu24.dcache.WriteLineReq_hits::total         1135                       # number of WriteLineReq hits
system.cpu24.dcache.WriteLineReq_misses::.cpu24.data        19578                       # number of WriteLineReq misses
system.cpu24.dcache.WriteLineReq_misses::total        19578                       # number of WriteLineReq misses
system.cpu24.dcache.WriteLineReq_accesses::.cpu24.data        20713                       # number of WriteLineReq accesses(hits+misses)
system.cpu24.dcache.WriteLineReq_accesses::total        20713                       # number of WriteLineReq accesses(hits+misses)
system.cpu24.dcache.WriteLineReq_miss_rate::.cpu24.data     0.945203                       # miss rate for WriteLineReq accesses
system.cpu24.dcache.WriteLineReq_miss_rate::total     0.945203                       # miss rate for WriteLineReq accesses
system.cpu24.dcache.LoadLockedReq_hits::.cpu24.data        68896                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_hits::total        68896                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_misses::.cpu24.data         1660                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_misses::total         1660                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_accesses::.cpu24.data        70556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::total        70556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_miss_rate::.cpu24.data     0.023527                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::total     0.023527                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_hits::.cpu24.data        68565                       # number of StoreCondReq hits
system.cpu24.dcache.StoreCondReq_hits::total        68565                       # number of StoreCondReq hits
system.cpu24.dcache.StoreCondReq_misses::.cpu24.data          221                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_misses::total          221                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_accesses::.cpu24.data        68786                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::total        68786                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_miss_rate::.cpu24.data     0.003213                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::total     0.003213                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu24.dcache.tags.tagsinuse         393.065022                       # Cycle average of tags in use
system.cpu24.dcache.tags.total_refs           6829935                       # Total number of references to valid blocks.
system.cpu24.dcache.tags.sampled_refs          183540                       # Sample count of references to valid blocks.
system.cpu24.dcache.tags.avg_refs           37.212243                       # Average number of references to valid blocks.
system.cpu24.dcache.tags.warmup_cycle    3165031893408                       # Cycle when the warmup percentage was hit.
system.cpu24.dcache.tags.occ_blocks::.cpu24.data   393.065022                       # Average occupied blocks per requestor
system.cpu24.dcache.tags.occ_percent::.cpu24.data     0.383853                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_percent::total     0.383853                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_task_id_blocks::1024          774                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::3          773                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu24.dcache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu24.dcache.tags.tag_accesses        13847628                       # Number of tag accesses
system.cpu24.dcache.tags.data_accesses       13847628                       # Number of data accesses
system.cpu27.numPwrStateTransitions              3187                       # Number of power state transitions
system.cpu27.pwrStateClkGateDist::samples         1572                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::mean   4440556422.577608                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::stdev  61711079684.450562                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::1000-5e+10         1564     99.49%     99.49% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::5e+10-1e+11            2      0.13%     99.62% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::2.5e+11-3e+11            3      0.19%     99.81% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::min_value         4444                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::total          1572                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateResidencyTicks::ON   91739391976                       # Cumulative time (in ticks) in various power states
system.cpu27.pwrStateResidencyTicks::CLK_GATED 6980554696292                       # Cumulative time (in ticks) in various power states
system.cpu27.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu27.icache.demand_hits::.cpu27.inst     13727566                       # number of demand (read+write) hits
system.cpu27.icache.demand_hits::total       13727566                       # number of demand (read+write) hits
system.cpu27.icache.overall_hits::.cpu27.inst     13727566                       # number of overall hits
system.cpu27.icache.overall_hits::total      13727566                       # number of overall hits
system.cpu27.icache.demand_misses::.cpu27.inst       230317                       # number of demand (read+write) misses
system.cpu27.icache.demand_misses::total       230317                       # number of demand (read+write) misses
system.cpu27.icache.overall_misses::.cpu27.inst       230317                       # number of overall misses
system.cpu27.icache.overall_misses::total       230317                       # number of overall misses
system.cpu27.icache.demand_accesses::.cpu27.inst     13957883                       # number of demand (read+write) accesses
system.cpu27.icache.demand_accesses::total     13957883                       # number of demand (read+write) accesses
system.cpu27.icache.overall_accesses::.cpu27.inst     13957883                       # number of overall (read+write) accesses
system.cpu27.icache.overall_accesses::total     13957883                       # number of overall (read+write) accesses
system.cpu27.icache.demand_miss_rate::.cpu27.inst     0.016501                       # miss rate for demand accesses
system.cpu27.icache.demand_miss_rate::total     0.016501                       # miss rate for demand accesses
system.cpu27.icache.overall_miss_rate::.cpu27.inst     0.016501                       # miss rate for overall accesses
system.cpu27.icache.overall_miss_rate::total     0.016501                       # miss rate for overall accesses
system.cpu27.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.icache.writebacks::.writebacks       229793                       # number of writebacks
system.cpu27.icache.writebacks::total          229793                       # number of writebacks
system.cpu27.icache.replacements               229793                       # number of replacements
system.cpu27.icache.ReadReq_hits::.cpu27.inst     13727566                       # number of ReadReq hits
system.cpu27.icache.ReadReq_hits::total      13727566                       # number of ReadReq hits
system.cpu27.icache.ReadReq_misses::.cpu27.inst       230317                       # number of ReadReq misses
system.cpu27.icache.ReadReq_misses::total       230317                       # number of ReadReq misses
system.cpu27.icache.ReadReq_accesses::.cpu27.inst     13957883                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_accesses::total     13957883                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_miss_rate::.cpu27.inst     0.016501                       # miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_miss_rate::total     0.016501                       # miss rate for ReadReq accesses
system.cpu27.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu27.icache.tags.tagsinuse         271.695132                       # Cycle average of tags in use
system.cpu27.icache.tags.total_refs          13957883                       # Total number of references to valid blocks.
system.cpu27.icache.tags.sampled_refs          230317                       # Sample count of references to valid blocks.
system.cpu27.icache.tags.avg_refs           60.602921                       # Average number of references to valid blocks.
system.cpu27.icache.tags.warmup_cycle    3261794433792                       # Cycle when the warmup percentage was hit.
system.cpu27.icache.tags.occ_blocks::.cpu27.inst   271.695132                       # Average occupied blocks per requestor
system.cpu27.icache.tags.occ_percent::.cpu27.inst     0.530655                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_percent::total     0.530655                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu27.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu27.icache.tags.tag_accesses        28146083                       # Number of tag accesses
system.cpu27.icache.tags.data_accesses       28146083                       # Number of data accesses
system.cpu27.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu27.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu27.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu27.dcache.demand_hits::.cpu27.data      5163879                       # number of demand (read+write) hits
system.cpu27.dcache.demand_hits::total        5163879                       # number of demand (read+write) hits
system.cpu27.dcache.overall_hits::.cpu27.data      5201726                       # number of overall hits
system.cpu27.dcache.overall_hits::total       5201726                       # number of overall hits
system.cpu27.dcache.demand_misses::.cpu27.data       118003                       # number of demand (read+write) misses
system.cpu27.dcache.demand_misses::total       118003                       # number of demand (read+write) misses
system.cpu27.dcache.overall_misses::.cpu27.data       125230                       # number of overall misses
system.cpu27.dcache.overall_misses::total       125230                       # number of overall misses
system.cpu27.dcache.demand_accesses::.cpu27.data      5281882                       # number of demand (read+write) accesses
system.cpu27.dcache.demand_accesses::total      5281882                       # number of demand (read+write) accesses
system.cpu27.dcache.overall_accesses::.cpu27.data      5326956                       # number of overall (read+write) accesses
system.cpu27.dcache.overall_accesses::total      5326956                       # number of overall (read+write) accesses
system.cpu27.dcache.demand_miss_rate::.cpu27.data     0.022341                       # miss rate for demand accesses
system.cpu27.dcache.demand_miss_rate::total     0.022341                       # miss rate for demand accesses
system.cpu27.dcache.overall_miss_rate::.cpu27.data     0.023509                       # miss rate for overall accesses
system.cpu27.dcache.overall_miss_rate::total     0.023509                       # miss rate for overall accesses
system.cpu27.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.dcache.writebacks::.writebacks        48342                       # number of writebacks
system.cpu27.dcache.writebacks::total           48342                       # number of writebacks
system.cpu27.dcache.replacements               100420                       # number of replacements
system.cpu27.dcache.ReadReq_hits::.cpu27.data      3060924                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_hits::total       3060924                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_misses::.cpu27.data        77858                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_misses::total        77858                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_accesses::.cpu27.data      3138782                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_accesses::total      3138782                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_miss_rate::.cpu27.data     0.024805                       # miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_miss_rate::total     0.024805                       # miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_hits::.cpu27.data      2097380                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_hits::total      2097380                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_misses::.cpu27.data        23238                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_misses::total        23238                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_accesses::.cpu27.data      2120618                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::total      2120618                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_miss_rate::.cpu27.data     0.010958                       # miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_miss_rate::total     0.010958                       # miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_hits::.cpu27.data          577                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_hits::total          577                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_misses::.cpu27.data          790                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_misses::total          790                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_accesses::.cpu27.data         1367                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::total         1367                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_miss_rate::.cpu27.data     0.577908                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::total     0.577908                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFExReq_hits::.cpu27.data        37270                       # number of SoftPFExReq hits
system.cpu27.dcache.SoftPFExReq_hits::total        37270                       # number of SoftPFExReq hits
system.cpu27.dcache.SoftPFExReq_misses::.cpu27.data         6437                       # number of SoftPFExReq misses
system.cpu27.dcache.SoftPFExReq_misses::total         6437                       # number of SoftPFExReq misses
system.cpu27.dcache.SoftPFExReq_accesses::.cpu27.data        43707                       # number of SoftPFExReq accesses(hits+misses)
system.cpu27.dcache.SoftPFExReq_accesses::total        43707                       # number of SoftPFExReq accesses(hits+misses)
system.cpu27.dcache.SoftPFExReq_miss_rate::.cpu27.data     0.147276                       # miss rate for SoftPFExReq accesses
system.cpu27.dcache.SoftPFExReq_miss_rate::total     0.147276                       # miss rate for SoftPFExReq accesses
system.cpu27.dcache.WriteLineReq_hits::.cpu27.data         5575                       # number of WriteLineReq hits
system.cpu27.dcache.WriteLineReq_hits::total         5575                       # number of WriteLineReq hits
system.cpu27.dcache.WriteLineReq_misses::.cpu27.data        16907                       # number of WriteLineReq misses
system.cpu27.dcache.WriteLineReq_misses::total        16907                       # number of WriteLineReq misses
system.cpu27.dcache.WriteLineReq_accesses::.cpu27.data        22482                       # number of WriteLineReq accesses(hits+misses)
system.cpu27.dcache.WriteLineReq_accesses::total        22482                       # number of WriteLineReq accesses(hits+misses)
system.cpu27.dcache.WriteLineReq_miss_rate::.cpu27.data     0.752024                       # miss rate for WriteLineReq accesses
system.cpu27.dcache.WriteLineReq_miss_rate::total     0.752024                       # miss rate for WriteLineReq accesses
system.cpu27.dcache.LoadLockedReq_hits::.cpu27.data        55368                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_hits::total        55368                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_misses::.cpu27.data         1901                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_misses::total         1901                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_accesses::.cpu27.data        57269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::total        57269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_miss_rate::.cpu27.data     0.033194                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::total     0.033194                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_hits::.cpu27.data        55453                       # number of StoreCondReq hits
system.cpu27.dcache.StoreCondReq_hits::total        55453                       # number of StoreCondReq hits
system.cpu27.dcache.StoreCondReq_misses::.cpu27.data          250                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_misses::total          250                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_accesses::.cpu27.data        55703                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::total        55703                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_miss_rate::.cpu27.data     0.004488                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::total     0.004488                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu27.dcache.tags.tagsinuse         397.156695                       # Cycle average of tags in use
system.cpu27.dcache.tags.total_refs           5447409                       # Total number of references to valid blocks.
system.cpu27.dcache.tags.sampled_refs          118674                       # Sample count of references to valid blocks.
system.cpu27.dcache.tags.avg_refs           45.902295                       # Average number of references to valid blocks.
system.cpu27.dcache.tags.warmup_cycle    3261794461572                       # Cycle when the warmup percentage was hit.
system.cpu27.dcache.tags.occ_blocks::.cpu27.data   397.156695                       # Average occupied blocks per requestor
system.cpu27.dcache.tags.occ_percent::.cpu27.data     0.387848                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_percent::total     0.387848                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_task_id_blocks::1024          875                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::4          861                       # Occupied blocks per task id
system.cpu27.dcache.tags.occ_task_id_percent::1024     0.854492                       # Percentage of cache occupancy per task id
system.cpu27.dcache.tags.tag_accesses        11015430                       # Number of tag accesses
system.cpu27.dcache.tags.data_accesses       11015430                       # Number of data accesses
system.cpu26.numPwrStateTransitions              3667                       # Number of power state transitions
system.cpu26.pwrStateClkGateDist::samples         1809                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::mean   3854916025.850746                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::stdev  57711095652.691368                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::1000-5e+10         1802     99.61%     99.61% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.67% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.72% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::2.5e+11-3e+11            3      0.17%     99.89% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::5e+11-5.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::total          1809                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateResidencyTicks::ON   98750997504                       # Cumulative time (in ticks) in various power states
system.cpu26.pwrStateResidencyTicks::CLK_GATED 6973543090764                       # Cumulative time (in ticks) in various power states
system.cpu26.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu26.icache.demand_hits::.cpu26.inst     14923009                       # number of demand (read+write) hits
system.cpu26.icache.demand_hits::total       14923009                       # number of demand (read+write) hits
system.cpu26.icache.overall_hits::.cpu26.inst     14923009                       # number of overall hits
system.cpu26.icache.overall_hits::total      14923009                       # number of overall hits
system.cpu26.icache.demand_misses::.cpu26.inst       182368                       # number of demand (read+write) misses
system.cpu26.icache.demand_misses::total       182368                       # number of demand (read+write) misses
system.cpu26.icache.overall_misses::.cpu26.inst       182368                       # number of overall misses
system.cpu26.icache.overall_misses::total       182368                       # number of overall misses
system.cpu26.icache.demand_accesses::.cpu26.inst     15105377                       # number of demand (read+write) accesses
system.cpu26.icache.demand_accesses::total     15105377                       # number of demand (read+write) accesses
system.cpu26.icache.overall_accesses::.cpu26.inst     15105377                       # number of overall (read+write) accesses
system.cpu26.icache.overall_accesses::total     15105377                       # number of overall (read+write) accesses
system.cpu26.icache.demand_miss_rate::.cpu26.inst     0.012073                       # miss rate for demand accesses
system.cpu26.icache.demand_miss_rate::total     0.012073                       # miss rate for demand accesses
system.cpu26.icache.overall_miss_rate::.cpu26.inst     0.012073                       # miss rate for overall accesses
system.cpu26.icache.overall_miss_rate::total     0.012073                       # miss rate for overall accesses
system.cpu26.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.icache.writebacks::.writebacks       181844                       # number of writebacks
system.cpu26.icache.writebacks::total          181844                       # number of writebacks
system.cpu26.icache.replacements               181844                       # number of replacements
system.cpu26.icache.ReadReq_hits::.cpu26.inst     14923009                       # number of ReadReq hits
system.cpu26.icache.ReadReq_hits::total      14923009                       # number of ReadReq hits
system.cpu26.icache.ReadReq_misses::.cpu26.inst       182368                       # number of ReadReq misses
system.cpu26.icache.ReadReq_misses::total       182368                       # number of ReadReq misses
system.cpu26.icache.ReadReq_accesses::.cpu26.inst     15105377                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_accesses::total     15105377                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_miss_rate::.cpu26.inst     0.012073                       # miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_miss_rate::total     0.012073                       # miss rate for ReadReq accesses
system.cpu26.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu26.icache.tags.tagsinuse         273.993010                       # Cycle average of tags in use
system.cpu26.icache.tags.total_refs          15105377                       # Total number of references to valid blocks.
system.cpu26.icache.tags.sampled_refs          182368                       # Sample count of references to valid blocks.
system.cpu26.icache.tags.avg_refs           82.829098                       # Average number of references to valid blocks.
system.cpu26.icache.tags.warmup_cycle    3229542703860                       # Cycle when the warmup percentage was hit.
system.cpu26.icache.tags.occ_blocks::.cpu26.inst   273.993010                       # Average occupied blocks per requestor
system.cpu26.icache.tags.occ_percent::.cpu26.inst     0.535143                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_percent::total     0.535143                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu26.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu26.icache.tags.tag_accesses        30393122                       # Number of tag accesses
system.cpu26.icache.tags.data_accesses       30393122                       # Number of data accesses
system.cpu26.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu26.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu26.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu26.dcache.demand_hits::.cpu26.data      5656651                       # number of demand (read+write) hits
system.cpu26.dcache.demand_hits::total        5656651                       # number of demand (read+write) hits
system.cpu26.dcache.overall_hits::.cpu26.data      5694168                       # number of overall hits
system.cpu26.dcache.overall_hits::total       5694168                       # number of overall hits
system.cpu26.dcache.demand_misses::.cpu26.data       140784                       # number of demand (read+write) misses
system.cpu26.dcache.demand_misses::total       140784                       # number of demand (read+write) misses
system.cpu26.dcache.overall_misses::.cpu26.data       147972                       # number of overall misses
system.cpu26.dcache.overall_misses::total       147972                       # number of overall misses
system.cpu26.dcache.demand_accesses::.cpu26.data      5797435                       # number of demand (read+write) accesses
system.cpu26.dcache.demand_accesses::total      5797435                       # number of demand (read+write) accesses
system.cpu26.dcache.overall_accesses::.cpu26.data      5842140                       # number of overall (read+write) accesses
system.cpu26.dcache.overall_accesses::total      5842140                       # number of overall (read+write) accesses
system.cpu26.dcache.demand_miss_rate::.cpu26.data     0.024284                       # miss rate for demand accesses
system.cpu26.dcache.demand_miss_rate::total     0.024284                       # miss rate for demand accesses
system.cpu26.dcache.overall_miss_rate::.cpu26.data     0.025328                       # miss rate for overall accesses
system.cpu26.dcache.overall_miss_rate::total     0.025328                       # miss rate for overall accesses
system.cpu26.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.dcache.writebacks::.writebacks        48891                       # number of writebacks
system.cpu26.dcache.writebacks::total           48891                       # number of writebacks
system.cpu26.dcache.replacements               118283                       # number of replacements
system.cpu26.dcache.ReadReq_hits::.cpu26.data      3437726                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_hits::total       3437726                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_misses::.cpu26.data        96863                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_misses::total        96863                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_accesses::.cpu26.data      3534589                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_accesses::total      3534589                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_miss_rate::.cpu26.data     0.027404                       # miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_miss_rate::total     0.027404                       # miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_hits::.cpu26.data      2218183                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_hits::total      2218183                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_misses::.cpu26.data        29072                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_misses::total        29072                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_accesses::.cpu26.data      2247255                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::total      2247255                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_miss_rate::.cpu26.data     0.012937                       # miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_miss_rate::total     0.012937                       # miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_hits::.cpu26.data          322                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_hits::total          322                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_misses::.cpu26.data          722                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_misses::total          722                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_accesses::.cpu26.data         1044                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::total         1044                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_miss_rate::.cpu26.data     0.691571                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::total     0.691571                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFExReq_hits::.cpu26.data        37195                       # number of SoftPFExReq hits
system.cpu26.dcache.SoftPFExReq_hits::total        37195                       # number of SoftPFExReq hits
system.cpu26.dcache.SoftPFExReq_misses::.cpu26.data         6466                       # number of SoftPFExReq misses
system.cpu26.dcache.SoftPFExReq_misses::total         6466                       # number of SoftPFExReq misses
system.cpu26.dcache.SoftPFExReq_accesses::.cpu26.data        43661                       # number of SoftPFExReq accesses(hits+misses)
system.cpu26.dcache.SoftPFExReq_accesses::total        43661                       # number of SoftPFExReq accesses(hits+misses)
system.cpu26.dcache.SoftPFExReq_miss_rate::.cpu26.data     0.148096                       # miss rate for SoftPFExReq accesses
system.cpu26.dcache.SoftPFExReq_miss_rate::total     0.148096                       # miss rate for SoftPFExReq accesses
system.cpu26.dcache.WriteLineReq_hits::.cpu26.data          742                       # number of WriteLineReq hits
system.cpu26.dcache.WriteLineReq_hits::total          742                       # number of WriteLineReq hits
system.cpu26.dcache.WriteLineReq_misses::.cpu26.data        14849                       # number of WriteLineReq misses
system.cpu26.dcache.WriteLineReq_misses::total        14849                       # number of WriteLineReq misses
system.cpu26.dcache.WriteLineReq_accesses::.cpu26.data        15591                       # number of WriteLineReq accesses(hits+misses)
system.cpu26.dcache.WriteLineReq_accesses::total        15591                       # number of WriteLineReq accesses(hits+misses)
system.cpu26.dcache.WriteLineReq_miss_rate::.cpu26.data     0.952408                       # miss rate for WriteLineReq accesses
system.cpu26.dcache.WriteLineReq_miss_rate::total     0.952408                       # miss rate for WriteLineReq accesses
system.cpu26.dcache.LoadLockedReq_hits::.cpu26.data        47587                       # number of LoadLockedReq hits
system.cpu26.dcache.LoadLockedReq_hits::total        47587                       # number of LoadLockedReq hits
system.cpu26.dcache.LoadLockedReq_misses::.cpu26.data         1529                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_misses::total         1529                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_accesses::.cpu26.data        49116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::total        49116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_miss_rate::.cpu26.data     0.031130                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::total     0.031130                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_hits::.cpu26.data        47244                       # number of StoreCondReq hits
system.cpu26.dcache.StoreCondReq_hits::total        47244                       # number of StoreCondReq hits
system.cpu26.dcache.StoreCondReq_misses::.cpu26.data          205                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_misses::total          205                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_accesses::.cpu26.data        47449                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::total        47449                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_miss_rate::.cpu26.data     0.004320                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::total     0.004320                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu26.dcache.tags.tagsinuse         390.074298                       # Cycle average of tags in use
system.cpu26.dcache.tags.total_refs           5954027                       # Total number of references to valid blocks.
system.cpu26.dcache.tags.sampled_refs          138208                       # Sample count of references to valid blocks.
system.cpu26.dcache.tags.avg_refs           43.080191                       # Average number of references to valid blocks.
system.cpu26.dcache.tags.warmup_cycle    3229542731640                       # Cycle when the warmup percentage was hit.
system.cpu26.dcache.tags.occ_blocks::.cpu26.data   390.074298                       # Average occupied blocks per requestor
system.cpu26.dcache.tags.occ_percent::.cpu26.data     0.380932                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_percent::total     0.380932                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_task_id_blocks::1024          785                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::4          775                       # Occupied blocks per task id
system.cpu26.dcache.tags.occ_task_id_percent::1024     0.766602                       # Percentage of cache occupancy per task id
system.cpu26.dcache.tags.tag_accesses        12047750                       # Number of tag accesses
system.cpu26.dcache.tags.data_accesses       12047750                       # Number of data accesses
system.cpu21.numPwrStateTransitions              3600                       # Number of power state transitions
system.cpu21.pwrStateClkGateDist::samples         1786                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::mean   3901631381.141098                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::stdev  56868854368.873726                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::1000-5e+10         1777     99.50%     99.50% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::5e+10-1e+11            3      0.17%     99.66% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.72% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::2e+11-2.5e+11            2      0.11%     99.83% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::2.5e+11-3e+11            2      0.11%     99.94% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::total          1786                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateResidencyTicks::ON  103980441550                       # Cumulative time (in ticks) in various power states
system.cpu21.pwrStateResidencyTicks::CLK_GATED 6968313646718                       # Cumulative time (in ticks) in various power states
system.cpu21.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu21.icache.demand_hits::.cpu21.inst     15683937                       # number of demand (read+write) hits
system.cpu21.icache.demand_hits::total       15683937                       # number of demand (read+write) hits
system.cpu21.icache.overall_hits::.cpu21.inst     15683937                       # number of overall hits
system.cpu21.icache.overall_hits::total      15683937                       # number of overall hits
system.cpu21.icache.demand_misses::.cpu21.inst       207834                       # number of demand (read+write) misses
system.cpu21.icache.demand_misses::total       207834                       # number of demand (read+write) misses
system.cpu21.icache.overall_misses::.cpu21.inst       207834                       # number of overall misses
system.cpu21.icache.overall_misses::total       207834                       # number of overall misses
system.cpu21.icache.demand_accesses::.cpu21.inst     15891771                       # number of demand (read+write) accesses
system.cpu21.icache.demand_accesses::total     15891771                       # number of demand (read+write) accesses
system.cpu21.icache.overall_accesses::.cpu21.inst     15891771                       # number of overall (read+write) accesses
system.cpu21.icache.overall_accesses::total     15891771                       # number of overall (read+write) accesses
system.cpu21.icache.demand_miss_rate::.cpu21.inst     0.013078                       # miss rate for demand accesses
system.cpu21.icache.demand_miss_rate::total     0.013078                       # miss rate for demand accesses
system.cpu21.icache.overall_miss_rate::.cpu21.inst     0.013078                       # miss rate for overall accesses
system.cpu21.icache.overall_miss_rate::total     0.013078                       # miss rate for overall accesses
system.cpu21.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.icache.writebacks::.writebacks       207310                       # number of writebacks
system.cpu21.icache.writebacks::total          207310                       # number of writebacks
system.cpu21.icache.replacements               207310                       # number of replacements
system.cpu21.icache.ReadReq_hits::.cpu21.inst     15683937                       # number of ReadReq hits
system.cpu21.icache.ReadReq_hits::total      15683937                       # number of ReadReq hits
system.cpu21.icache.ReadReq_misses::.cpu21.inst       207834                       # number of ReadReq misses
system.cpu21.icache.ReadReq_misses::total       207834                       # number of ReadReq misses
system.cpu21.icache.ReadReq_accesses::.cpu21.inst     15891771                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_accesses::total     15891771                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_miss_rate::.cpu21.inst     0.013078                       # miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_miss_rate::total     0.013078                       # miss rate for ReadReq accesses
system.cpu21.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu21.icache.tags.tagsinuse         285.209289                       # Cycle average of tags in use
system.cpu21.icache.tags.total_refs          15891771                       # Total number of references to valid blocks.
system.cpu21.icache.tags.sampled_refs          207834                       # Sample count of references to valid blocks.
system.cpu21.icache.tags.avg_refs           76.463769                       # Average number of references to valid blocks.
system.cpu21.icache.tags.warmup_cycle    3068278337076                       # Cycle when the warmup percentage was hit.
system.cpu21.icache.tags.occ_blocks::.cpu21.inst   285.209289                       # Average occupied blocks per requestor
system.cpu21.icache.tags.occ_percent::.cpu21.inst     0.557049                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_percent::total     0.557049                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu21.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu21.icache.tags.tag_accesses        31991376                       # Number of tag accesses
system.cpu21.icache.tags.data_accesses       31991376                       # Number of data accesses
system.cpu21.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu21.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu21.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu21.dcache.demand_hits::.cpu21.data      5769028                       # number of demand (read+write) hits
system.cpu21.dcache.demand_hits::total        5769028                       # number of demand (read+write) hits
system.cpu21.dcache.overall_hits::.cpu21.data      5824839                       # number of overall hits
system.cpu21.dcache.overall_hits::total       5824839                       # number of overall hits
system.cpu21.dcache.demand_misses::.cpu21.data       172330                       # number of demand (read+write) misses
system.cpu21.dcache.demand_misses::total       172330                       # number of demand (read+write) misses
system.cpu21.dcache.overall_misses::.cpu21.data       180677                       # number of overall misses
system.cpu21.dcache.overall_misses::total       180677                       # number of overall misses
system.cpu21.dcache.demand_accesses::.cpu21.data      5941358                       # number of demand (read+write) accesses
system.cpu21.dcache.demand_accesses::total      5941358                       # number of demand (read+write) accesses
system.cpu21.dcache.overall_accesses::.cpu21.data      6005516                       # number of overall (read+write) accesses
system.cpu21.dcache.overall_accesses::total      6005516                       # number of overall (read+write) accesses
system.cpu21.dcache.demand_miss_rate::.cpu21.data     0.029005                       # miss rate for demand accesses
system.cpu21.dcache.demand_miss_rate::total     0.029005                       # miss rate for demand accesses
system.cpu21.dcache.overall_miss_rate::.cpu21.data     0.030085                       # miss rate for overall accesses
system.cpu21.dcache.overall_miss_rate::total     0.030085                       # miss rate for overall accesses
system.cpu21.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.dcache.writebacks::.writebacks        69066                       # number of writebacks
system.cpu21.dcache.writebacks::total           69066                       # number of writebacks
system.cpu21.dcache.replacements               149142                       # number of replacements
system.cpu21.dcache.ReadReq_hits::.cpu21.data      3484465                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_hits::total       3484465                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_misses::.cpu21.data       115659                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_misses::total       115659                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_accesses::.cpu21.data      3600124                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_accesses::total      3600124                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_miss_rate::.cpu21.data     0.032126                       # miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_miss_rate::total     0.032126                       # miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_hits::.cpu21.data      2283455                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_hits::total      2283455                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_misses::.cpu21.data        34216                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_misses::total        34216                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_accesses::.cpu21.data      2317671                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::total      2317671                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_miss_rate::.cpu21.data     0.014763                       # miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_miss_rate::total     0.014763                       # miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_hits::.cpu21.data          448                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_hits::total          448                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_misses::.cpu21.data         1290                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_misses::total         1290                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_accesses::.cpu21.data         1738                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::total         1738                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_miss_rate::.cpu21.data     0.742232                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::total     0.742232                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFExReq_hits::.cpu21.data        55363                       # number of SoftPFExReq hits
system.cpu21.dcache.SoftPFExReq_hits::total        55363                       # number of SoftPFExReq hits
system.cpu21.dcache.SoftPFExReq_misses::.cpu21.data         7057                       # number of SoftPFExReq misses
system.cpu21.dcache.SoftPFExReq_misses::total         7057                       # number of SoftPFExReq misses
system.cpu21.dcache.SoftPFExReq_accesses::.cpu21.data        62420                       # number of SoftPFExReq accesses(hits+misses)
system.cpu21.dcache.SoftPFExReq_accesses::total        62420                       # number of SoftPFExReq accesses(hits+misses)
system.cpu21.dcache.SoftPFExReq_miss_rate::.cpu21.data     0.113057                       # miss rate for SoftPFExReq accesses
system.cpu21.dcache.SoftPFExReq_miss_rate::total     0.113057                       # miss rate for SoftPFExReq accesses
system.cpu21.dcache.WriteLineReq_hits::.cpu21.data         1108                       # number of WriteLineReq hits
system.cpu21.dcache.WriteLineReq_hits::total         1108                       # number of WriteLineReq hits
system.cpu21.dcache.WriteLineReq_misses::.cpu21.data        22455                       # number of WriteLineReq misses
system.cpu21.dcache.WriteLineReq_misses::total        22455                       # number of WriteLineReq misses
system.cpu21.dcache.WriteLineReq_accesses::.cpu21.data        23563                       # number of WriteLineReq accesses(hits+misses)
system.cpu21.dcache.WriteLineReq_accesses::total        23563                       # number of WriteLineReq accesses(hits+misses)
system.cpu21.dcache.WriteLineReq_miss_rate::.cpu21.data     0.952977                       # miss rate for WriteLineReq accesses
system.cpu21.dcache.WriteLineReq_miss_rate::total     0.952977                       # miss rate for WriteLineReq accesses
system.cpu21.dcache.LoadLockedReq_hits::.cpu21.data        67228                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_hits::total        67228                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_misses::.cpu21.data         1501                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_misses::total         1501                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_accesses::.cpu21.data        68729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::total        68729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_miss_rate::.cpu21.data     0.021839                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::total     0.021839                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_hits::.cpu21.data        67066                       # number of StoreCondReq hits
system.cpu21.dcache.StoreCondReq_hits::total        67066                       # number of StoreCondReq hits
system.cpu21.dcache.StoreCondReq_misses::.cpu21.data          199                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_misses::total          199                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_accesses::.cpu21.data        67265                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::total        67265                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_miss_rate::.cpu21.data     0.002958                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::total     0.002958                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu21.dcache.tags.tagsinuse         404.362940                       # Cycle average of tags in use
system.cpu21.dcache.tags.total_refs           6161396                       # Total number of references to valid blocks.
system.cpu21.dcache.tags.sampled_refs          170683                       # Sample count of references to valid blocks.
system.cpu21.dcache.tags.avg_refs           36.098475                       # Average number of references to valid blocks.
system.cpu21.dcache.tags.warmup_cycle    3068278364856                       # Cycle when the warmup percentage was hit.
system.cpu21.dcache.tags.occ_blocks::.cpu21.data   404.362940                       # Average occupied blocks per requestor
system.cpu21.dcache.tags.occ_percent::.cpu21.data     0.394886                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_percent::total     0.394886                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::4          797                       # Occupied blocks per task id
system.cpu21.dcache.tags.occ_task_id_percent::1024     0.788086                       # Percentage of cache occupancy per task id
system.cpu21.dcache.tags.tag_accesses        12495819                       # Number of tag accesses
system.cpu21.dcache.tags.data_accesses       12495819                       # Number of data accesses
system.cpu20.numPwrStateTransitions              3847                       # Number of power state transitions
system.cpu20.pwrStateClkGateDist::samples         1909                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::mean   3638912184.340492                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::stdev  55163543102.643188                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::1000-5e+10         1899     99.48%     99.48% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::5e+10-1e+11            4      0.21%     99.69% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::1e+11-1.5e+11            1      0.05%     99.74% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::2e+11-2.5e+11            2      0.10%     99.84% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.90% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::3e+11-3.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::total          1909                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateResidencyTicks::ON  125610728362                       # Cumulative time (in ticks) in various power states
system.cpu20.pwrStateResidencyTicks::CLK_GATED 6946683359906                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.demand_hits::.cpu20.inst     18806804                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total       18806804                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::.cpu20.inst     18806804                       # number of overall hits
system.cpu20.icache.overall_hits::total      18806804                       # number of overall hits
system.cpu20.icache.demand_misses::.cpu20.inst       315252                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total       315252                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::.cpu20.inst       315252                       # number of overall misses
system.cpu20.icache.overall_misses::total       315252                       # number of overall misses
system.cpu20.icache.demand_accesses::.cpu20.inst     19122056                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total     19122056                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::.cpu20.inst     19122056                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total     19122056                       # number of overall (read+write) accesses
system.cpu20.icache.demand_miss_rate::.cpu20.inst     0.016486                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.016486                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::.cpu20.inst     0.016486                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.016486                       # miss rate for overall accesses
system.cpu20.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.writebacks::.writebacks       314729                       # number of writebacks
system.cpu20.icache.writebacks::total          314729                       # number of writebacks
system.cpu20.icache.replacements               314729                       # number of replacements
system.cpu20.icache.ReadReq_hits::.cpu20.inst     18806804                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total      18806804                       # number of ReadReq hits
system.cpu20.icache.ReadReq_misses::.cpu20.inst       315252                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total       315252                       # number of ReadReq misses
system.cpu20.icache.ReadReq_accesses::.cpu20.inst     19122056                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total     19122056                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_miss_rate::.cpu20.inst     0.016486                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.016486                       # miss rate for ReadReq accesses
system.cpu20.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.tags.tagsinuse         287.684047                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs          19122056                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs          315252                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs           60.656415                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle    3036026857164                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::.cpu20.inst   287.684047                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::.cpu20.inst     0.561883                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.561883                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses        38559364                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses       38559364                       # Number of data accesses
system.cpu20.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.demand_hits::.cpu20.data      7004530                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total        7004530                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::.cpu20.data      7066745                       # number of overall hits
system.cpu20.dcache.overall_hits::total       7066745                       # number of overall hits
system.cpu20.dcache.demand_misses::.cpu20.data       191237                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total       191237                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::.cpu20.data       200836                       # number of overall misses
system.cpu20.dcache.overall_misses::total       200836                       # number of overall misses
system.cpu20.dcache.demand_accesses::.cpu20.data      7195767                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total      7195767                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::.cpu20.data      7267581                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total      7267581                       # number of overall (read+write) accesses
system.cpu20.dcache.demand_miss_rate::.cpu20.data     0.026576                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.026576                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::.cpu20.data     0.027635                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.027635                       # miss rate for overall accesses
system.cpu20.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.dcache.writebacks::.writebacks        78725                       # number of writebacks
system.cpu20.dcache.writebacks::total           78725                       # number of writebacks
system.cpu20.dcache.replacements               169175                       # number of replacements
system.cpu20.dcache.ReadReq_hits::.cpu20.data      4110785                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total       4110785                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_misses::.cpu20.data       127672                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total       127672                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_accesses::.cpu20.data      4238457                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total      4238457                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_miss_rate::.cpu20.data     0.030122                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.030122                       # miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_hits::.cpu20.data      2887553                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total      2887553                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_misses::.cpu20.data        40245                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total        40245                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_accesses::.cpu20.data      2927798                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total      2927798                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_miss_rate::.cpu20.data     0.013746                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.013746                       # miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_hits::.cpu20.data          844                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_hits::total          844                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_misses::.cpu20.data         1447                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_misses::total         1447                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_accesses::.cpu20.data         2291                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::total         2291                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_miss_rate::.cpu20.data     0.631602                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::total     0.631602                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFExReq_hits::.cpu20.data        61371                       # number of SoftPFExReq hits
system.cpu20.dcache.SoftPFExReq_hits::total        61371                       # number of SoftPFExReq hits
system.cpu20.dcache.SoftPFExReq_misses::.cpu20.data         8152                       # number of SoftPFExReq misses
system.cpu20.dcache.SoftPFExReq_misses::total         8152                       # number of SoftPFExReq misses
system.cpu20.dcache.SoftPFExReq_accesses::.cpu20.data        69523                       # number of SoftPFExReq accesses(hits+misses)
system.cpu20.dcache.SoftPFExReq_accesses::total        69523                       # number of SoftPFExReq accesses(hits+misses)
system.cpu20.dcache.SoftPFExReq_miss_rate::.cpu20.data     0.117256                       # miss rate for SoftPFExReq accesses
system.cpu20.dcache.SoftPFExReq_miss_rate::total     0.117256                       # miss rate for SoftPFExReq accesses
system.cpu20.dcache.WriteLineReq_hits::.cpu20.data         6192                       # number of WriteLineReq hits
system.cpu20.dcache.WriteLineReq_hits::total         6192                       # number of WriteLineReq hits
system.cpu20.dcache.WriteLineReq_misses::.cpu20.data        23320                       # number of WriteLineReq misses
system.cpu20.dcache.WriteLineReq_misses::total        23320                       # number of WriteLineReq misses
system.cpu20.dcache.WriteLineReq_accesses::.cpu20.data        29512                       # number of WriteLineReq accesses(hits+misses)
system.cpu20.dcache.WriteLineReq_accesses::total        29512                       # number of WriteLineReq accesses(hits+misses)
system.cpu20.dcache.WriteLineReq_miss_rate::.cpu20.data     0.790187                       # miss rate for WriteLineReq accesses
system.cpu20.dcache.WriteLineReq_miss_rate::total     0.790187                       # miss rate for WriteLineReq accesses
system.cpu20.dcache.LoadLockedReq_hits::.cpu20.data        80718                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::total        80718                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_misses::.cpu20.data         1822                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total         1822                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_accesses::.cpu20.data        82540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total        82540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_miss_rate::.cpu20.data     0.022074                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total     0.022074                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_hits::.cpu20.data        80497                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_hits::total        80497                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_misses::.cpu20.data          262                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_misses::total          262                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_accesses::.cpu20.data        80759                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total        80759                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_miss_rate::.cpu20.data     0.003244                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::total     0.003244                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.tags.tagsinuse         412.601885                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs           7449407                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs          190871                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs           39.028490                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle    3036026884944                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::.cpu20.data   412.601885                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::.cpu20.data     0.402932                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.402932                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024          731                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::4          731                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024     0.713867                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses        15105371                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses       15105371                       # Number of data accesses
system.cpu23.numPwrStateTransitions              4412                       # Number of power state transitions
system.cpu23.pwrStateClkGateDist::samples         2195                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::mean   2898383350.835536                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::stdev  50875024768.335083                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::1000-5e+10         2189     99.73%     99.73% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::5e+10-1e+11            2      0.09%     99.82% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.86% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::2.5e+11-3e+11            2      0.09%     99.95% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::overflows            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::total          2195                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateResidencyTicks::ON  710342633184                       # Cumulative time (in ticks) in various power states
system.cpu23.pwrStateResidencyTicks::CLK_GATED 6361951455084                       # Cumulative time (in ticks) in various power states
system.cpu23.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu23.icache.demand_hits::.cpu23.inst    105666985                       # number of demand (read+write) hits
system.cpu23.icache.demand_hits::total      105666985                       # number of demand (read+write) hits
system.cpu23.icache.overall_hits::.cpu23.inst    105666985                       # number of overall hits
system.cpu23.icache.overall_hits::total     105666985                       # number of overall hits
system.cpu23.icache.demand_misses::.cpu23.inst      1701945                       # number of demand (read+write) misses
system.cpu23.icache.demand_misses::total      1701945                       # number of demand (read+write) misses
system.cpu23.icache.overall_misses::.cpu23.inst      1701945                       # number of overall misses
system.cpu23.icache.overall_misses::total      1701945                       # number of overall misses
system.cpu23.icache.demand_accesses::.cpu23.inst    107368930                       # number of demand (read+write) accesses
system.cpu23.icache.demand_accesses::total    107368930                       # number of demand (read+write) accesses
system.cpu23.icache.overall_accesses::.cpu23.inst    107368930                       # number of overall (read+write) accesses
system.cpu23.icache.overall_accesses::total    107368930                       # number of overall (read+write) accesses
system.cpu23.icache.demand_miss_rate::.cpu23.inst     0.015851                       # miss rate for demand accesses
system.cpu23.icache.demand_miss_rate::total     0.015851                       # miss rate for demand accesses
system.cpu23.icache.overall_miss_rate::.cpu23.inst     0.015851                       # miss rate for overall accesses
system.cpu23.icache.overall_miss_rate::total     0.015851                       # miss rate for overall accesses
system.cpu23.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.icache.writebacks::.writebacks      1701422                       # number of writebacks
system.cpu23.icache.writebacks::total         1701422                       # number of writebacks
system.cpu23.icache.replacements              1701422                       # number of replacements
system.cpu23.icache.ReadReq_hits::.cpu23.inst    105666985                       # number of ReadReq hits
system.cpu23.icache.ReadReq_hits::total     105666985                       # number of ReadReq hits
system.cpu23.icache.ReadReq_misses::.cpu23.inst      1701945                       # number of ReadReq misses
system.cpu23.icache.ReadReq_misses::total      1701945                       # number of ReadReq misses
system.cpu23.icache.ReadReq_accesses::.cpu23.inst    107368930                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_accesses::total    107368930                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_miss_rate::.cpu23.inst     0.015851                       # miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_miss_rate::total     0.015851                       # miss rate for ReadReq accesses
system.cpu23.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu23.icache.tags.tagsinuse         280.729800                       # Cycle average of tags in use
system.cpu23.icache.tags.total_refs         107368930                       # Total number of references to valid blocks.
system.cpu23.icache.tags.sampled_refs         1701945                       # Sample count of references to valid blocks.
system.cpu23.icache.tags.avg_refs           63.086016                       # Average number of references to valid blocks.
system.cpu23.icache.tags.warmup_cycle    3132780196812                       # Cycle when the warmup percentage was hit.
system.cpu23.icache.tags.occ_blocks::.cpu23.inst   280.729800                       # Average occupied blocks per requestor
system.cpu23.icache.tags.occ_percent::.cpu23.inst     0.548300                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_percent::total     0.548300                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu23.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu23.icache.tags.tag_accesses       216439805                       # Number of tag accesses
system.cpu23.icache.tags.data_accesses      216439805                       # Number of data accesses
system.cpu23.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu23.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu23.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu23.dcache.demand_hits::.cpu23.data     43060750                       # number of demand (read+write) hits
system.cpu23.dcache.demand_hits::total       43060750                       # number of demand (read+write) hits
system.cpu23.dcache.overall_hits::.cpu23.data     43136380                       # number of overall hits
system.cpu23.dcache.overall_hits::total      43136380                       # number of overall hits
system.cpu23.dcache.demand_misses::.cpu23.data       400280                       # number of demand (read+write) misses
system.cpu23.dcache.demand_misses::total       400280                       # number of demand (read+write) misses
system.cpu23.dcache.overall_misses::.cpu23.data       414627                       # number of overall misses
system.cpu23.dcache.overall_misses::total       414627                       # number of overall misses
system.cpu23.dcache.demand_accesses::.cpu23.data     43461030                       # number of demand (read+write) accesses
system.cpu23.dcache.demand_accesses::total     43461030                       # number of demand (read+write) accesses
system.cpu23.dcache.overall_accesses::.cpu23.data     43551007                       # number of overall (read+write) accesses
system.cpu23.dcache.overall_accesses::total     43551007                       # number of overall (read+write) accesses
system.cpu23.dcache.demand_miss_rate::.cpu23.data     0.009210                       # miss rate for demand accesses
system.cpu23.dcache.demand_miss_rate::total     0.009210                       # miss rate for demand accesses
system.cpu23.dcache.overall_miss_rate::.cpu23.data     0.009520                       # miss rate for overall accesses
system.cpu23.dcache.overall_miss_rate::total     0.009520                       # miss rate for overall accesses
system.cpu23.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.dcache.writebacks::.writebacks       186081                       # number of writebacks
system.cpu23.dcache.writebacks::total          186081                       # number of writebacks
system.cpu23.dcache.replacements               367615                       # number of replacements
system.cpu23.dcache.ReadReq_hits::.cpu23.data     23805687                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_hits::total      23805687                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_misses::.cpu23.data       288857                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_misses::total       288857                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_accesses::.cpu23.data     24094544                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_accesses::total     24094544                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_miss_rate::.cpu23.data     0.011988                       # miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_miss_rate::total     0.011988                       # miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_hits::.cpu23.data     19188297                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_hits::total     19188297                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_misses::.cpu23.data        80283                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_misses::total        80283                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_accesses::.cpu23.data     19268580                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::total     19268580                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_miss_rate::.cpu23.data     0.004167                       # miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_miss_rate::total     0.004167                       # miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_hits::.cpu23.data          308                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_hits::total          308                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_misses::.cpu23.data         1039                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_misses::total         1039                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_accesses::.cpu23.data         1347                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::total         1347                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_miss_rate::.cpu23.data     0.771344                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::total     0.771344                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFExReq_hits::.cpu23.data        75322                       # number of SoftPFExReq hits
system.cpu23.dcache.SoftPFExReq_hits::total        75322                       # number of SoftPFExReq hits
system.cpu23.dcache.SoftPFExReq_misses::.cpu23.data        13308                       # number of SoftPFExReq misses
system.cpu23.dcache.SoftPFExReq_misses::total        13308                       # number of SoftPFExReq misses
system.cpu23.dcache.SoftPFExReq_accesses::.cpu23.data        88630                       # number of SoftPFExReq accesses(hits+misses)
system.cpu23.dcache.SoftPFExReq_accesses::total        88630                       # number of SoftPFExReq accesses(hits+misses)
system.cpu23.dcache.SoftPFExReq_miss_rate::.cpu23.data     0.150152                       # miss rate for SoftPFExReq accesses
system.cpu23.dcache.SoftPFExReq_miss_rate::total     0.150152                       # miss rate for SoftPFExReq accesses
system.cpu23.dcache.WriteLineReq_hits::.cpu23.data        66766                       # number of WriteLineReq hits
system.cpu23.dcache.WriteLineReq_hits::total        66766                       # number of WriteLineReq hits
system.cpu23.dcache.WriteLineReq_misses::.cpu23.data        31140                       # number of WriteLineReq misses
system.cpu23.dcache.WriteLineReq_misses::total        31140                       # number of WriteLineReq misses
system.cpu23.dcache.WriteLineReq_accesses::.cpu23.data        97906                       # number of WriteLineReq accesses(hits+misses)
system.cpu23.dcache.WriteLineReq_accesses::total        97906                       # number of WriteLineReq accesses(hits+misses)
system.cpu23.dcache.WriteLineReq_miss_rate::.cpu23.data     0.318060                       # miss rate for WriteLineReq accesses
system.cpu23.dcache.WriteLineReq_miss_rate::total     0.318060                       # miss rate for WriteLineReq accesses
system.cpu23.dcache.LoadLockedReq_hits::.cpu23.data       365499                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_hits::total       365499                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_misses::.cpu23.data         2625                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_misses::total         2625                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_accesses::.cpu23.data       368124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::total       368124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_miss_rate::.cpu23.data     0.007131                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::total     0.007131                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_hits::.cpu23.data       366437                       # number of StoreCondReq hits
system.cpu23.dcache.StoreCondReq_hits::total       366437                       # number of StoreCondReq hits
system.cpu23.dcache.StoreCondReq_misses::.cpu23.data          317                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_misses::total          317                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_accesses::.cpu23.data       366754                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::total       366754                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_miss_rate::.cpu23.data     0.000864                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::total     0.000864                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu23.dcache.tags.tagsinuse         423.504334                       # Cycle average of tags in use
system.cpu23.dcache.tags.total_refs          44302119                       # Total number of references to valid blocks.
system.cpu23.dcache.tags.sampled_refs          395838                       # Sample count of references to valid blocks.
system.cpu23.dcache.tags.avg_refs          111.919823                       # Average number of references to valid blocks.
system.cpu23.dcache.tags.warmup_cycle    3132780224592                       # Cycle when the warmup percentage was hit.
system.cpu23.dcache.tags.occ_blocks::.cpu23.data   423.504334                       # Average occupied blocks per requestor
system.cpu23.dcache.tags.occ_percent::.cpu23.data     0.413578                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_percent::total     0.413578                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_task_id_blocks::1024         1008                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::4          607                       # Occupied blocks per task id
system.cpu23.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu23.dcache.tags.tag_accesses        89000764                       # Number of tag accesses
system.cpu23.dcache.tags.data_accesses       89000764                       # Number of data accesses
system.cpu22.numPwrStateTransitions              3597                       # Number of power state transitions
system.cpu22.pwrStateClkGateDist::samples         1788                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::mean   3900662851.111857                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::stdev  57753581755.159737                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::1000-5e+10         1781     99.61%     99.61% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.66% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.72% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::2.5e+11-3e+11            2      0.11%     99.83% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.89% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::4e+11-4.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::overflows            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::total          1788                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateResidencyTicks::ON   97908910480                       # Cumulative time (in ticks) in various power states
system.cpu22.pwrStateResidencyTicks::CLK_GATED 6974385177788                       # Cumulative time (in ticks) in various power states
system.cpu22.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu22.icache.demand_hits::.cpu22.inst     14769260                       # number of demand (read+write) hits
system.cpu22.icache.demand_hits::total       14769260                       # number of demand (read+write) hits
system.cpu22.icache.overall_hits::.cpu22.inst     14769260                       # number of overall hits
system.cpu22.icache.overall_hits::total      14769260                       # number of overall hits
system.cpu22.icache.demand_misses::.cpu22.inst       199541                       # number of demand (read+write) misses
system.cpu22.icache.demand_misses::total       199541                       # number of demand (read+write) misses
system.cpu22.icache.overall_misses::.cpu22.inst       199541                       # number of overall misses
system.cpu22.icache.overall_misses::total       199541                       # number of overall misses
system.cpu22.icache.demand_accesses::.cpu22.inst     14968801                       # number of demand (read+write) accesses
system.cpu22.icache.demand_accesses::total     14968801                       # number of demand (read+write) accesses
system.cpu22.icache.overall_accesses::.cpu22.inst     14968801                       # number of overall (read+write) accesses
system.cpu22.icache.overall_accesses::total     14968801                       # number of overall (read+write) accesses
system.cpu22.icache.demand_miss_rate::.cpu22.inst     0.013330                       # miss rate for demand accesses
system.cpu22.icache.demand_miss_rate::total     0.013330                       # miss rate for demand accesses
system.cpu22.icache.overall_miss_rate::.cpu22.inst     0.013330                       # miss rate for overall accesses
system.cpu22.icache.overall_miss_rate::total     0.013330                       # miss rate for overall accesses
system.cpu22.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.icache.writebacks::.writebacks       199017                       # number of writebacks
system.cpu22.icache.writebacks::total          199017                       # number of writebacks
system.cpu22.icache.replacements               199017                       # number of replacements
system.cpu22.icache.ReadReq_hits::.cpu22.inst     14769260                       # number of ReadReq hits
system.cpu22.icache.ReadReq_hits::total      14769260                       # number of ReadReq hits
system.cpu22.icache.ReadReq_misses::.cpu22.inst       199541                       # number of ReadReq misses
system.cpu22.icache.ReadReq_misses::total       199541                       # number of ReadReq misses
system.cpu22.icache.ReadReq_accesses::.cpu22.inst     14968801                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_accesses::total     14968801                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_miss_rate::.cpu22.inst     0.013330                       # miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_miss_rate::total     0.013330                       # miss rate for ReadReq accesses
system.cpu22.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu22.icache.tags.tagsinuse         282.969425                       # Cycle average of tags in use
system.cpu22.icache.tags.total_refs          14968801                       # Total number of references to valid blocks.
system.cpu22.icache.tags.sampled_refs          199541                       # Sample count of references to valid blocks.
system.cpu22.icache.tags.avg_refs           75.016167                       # Average number of references to valid blocks.
system.cpu22.icache.tags.warmup_cycle    3100529844768                       # Cycle when the warmup percentage was hit.
system.cpu22.icache.tags.occ_blocks::.cpu22.inst   282.969425                       # Average occupied blocks per requestor
system.cpu22.icache.tags.occ_percent::.cpu22.inst     0.552675                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_percent::total     0.552675                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu22.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu22.icache.tags.tag_accesses        30137143                       # Number of tag accesses
system.cpu22.icache.tags.data_accesses       30137143                       # Number of data accesses
system.cpu22.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu22.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu22.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu22.dcache.demand_hits::.cpu22.data      5473443                       # number of demand (read+write) hits
system.cpu22.dcache.demand_hits::total        5473443                       # number of demand (read+write) hits
system.cpu22.dcache.overall_hits::.cpu22.data      5522792                       # number of overall hits
system.cpu22.dcache.overall_hits::total       5522792                       # number of overall hits
system.cpu22.dcache.demand_misses::.cpu22.data       156830                       # number of demand (read+write) misses
system.cpu22.dcache.demand_misses::total       156830                       # number of demand (read+write) misses
system.cpu22.dcache.overall_misses::.cpu22.data       163554                       # number of overall misses
system.cpu22.dcache.overall_misses::total       163554                       # number of overall misses
system.cpu22.dcache.demand_accesses::.cpu22.data      5630273                       # number of demand (read+write) accesses
system.cpu22.dcache.demand_accesses::total      5630273                       # number of demand (read+write) accesses
system.cpu22.dcache.overall_accesses::.cpu22.data      5686346                       # number of overall (read+write) accesses
system.cpu22.dcache.overall_accesses::total      5686346                       # number of overall (read+write) accesses
system.cpu22.dcache.demand_miss_rate::.cpu22.data     0.027855                       # miss rate for demand accesses
system.cpu22.dcache.demand_miss_rate::total     0.027855                       # miss rate for demand accesses
system.cpu22.dcache.overall_miss_rate::.cpu22.data     0.028763                       # miss rate for overall accesses
system.cpu22.dcache.overall_miss_rate::total     0.028763                       # miss rate for overall accesses
system.cpu22.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.dcache.writebacks::.writebacks        60563                       # number of writebacks
system.cpu22.dcache.writebacks::total           60563                       # number of writebacks
system.cpu22.dcache.replacements               135817                       # number of replacements
system.cpu22.dcache.ReadReq_hits::.cpu22.data      3304781                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_hits::total       3304781                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_misses::.cpu22.data       106413                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_misses::total       106413                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_accesses::.cpu22.data      3411194                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_accesses::total      3411194                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_miss_rate::.cpu22.data     0.031195                       # miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_miss_rate::total     0.031195                       # miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_hits::.cpu22.data      2167541                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_hits::total      2167541                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_misses::.cpu22.data        32198                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_misses::total        32198                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_accesses::.cpu22.data      2199739                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::total      2199739                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_miss_rate::.cpu22.data     0.014637                       # miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_miss_rate::total     0.014637                       # miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_hits::.cpu22.data          387                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_hits::total          387                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_misses::.cpu22.data         1155                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_misses::total         1155                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_accesses::.cpu22.data         1542                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::total         1542                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_miss_rate::.cpu22.data     0.749027                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::total     0.749027                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFExReq_hits::.cpu22.data        48962                       # number of SoftPFExReq hits
system.cpu22.dcache.SoftPFExReq_hits::total        48962                       # number of SoftPFExReq hits
system.cpu22.dcache.SoftPFExReq_misses::.cpu22.data         5569                       # number of SoftPFExReq misses
system.cpu22.dcache.SoftPFExReq_misses::total         5569                       # number of SoftPFExReq misses
system.cpu22.dcache.SoftPFExReq_accesses::.cpu22.data        54531                       # number of SoftPFExReq accesses(hits+misses)
system.cpu22.dcache.SoftPFExReq_accesses::total        54531                       # number of SoftPFExReq accesses(hits+misses)
system.cpu22.dcache.SoftPFExReq_miss_rate::.cpu22.data     0.102125                       # miss rate for SoftPFExReq accesses
system.cpu22.dcache.SoftPFExReq_miss_rate::total     0.102125                       # miss rate for SoftPFExReq accesses
system.cpu22.dcache.WriteLineReq_hits::.cpu22.data         1121                       # number of WriteLineReq hits
system.cpu22.dcache.WriteLineReq_hits::total         1121                       # number of WriteLineReq hits
system.cpu22.dcache.WriteLineReq_misses::.cpu22.data        18219                       # number of WriteLineReq misses
system.cpu22.dcache.WriteLineReq_misses::total        18219                       # number of WriteLineReq misses
system.cpu22.dcache.WriteLineReq_accesses::.cpu22.data        19340                       # number of WriteLineReq accesses(hits+misses)
system.cpu22.dcache.WriteLineReq_accesses::total        19340                       # number of WriteLineReq accesses(hits+misses)
system.cpu22.dcache.WriteLineReq_miss_rate::.cpu22.data     0.942037                       # miss rate for WriteLineReq accesses
system.cpu22.dcache.WriteLineReq_miss_rate::total     0.942037                       # miss rate for WriteLineReq accesses
system.cpu22.dcache.LoadLockedReq_hits::.cpu22.data        57552                       # number of LoadLockedReq hits
system.cpu22.dcache.LoadLockedReq_hits::total        57552                       # number of LoadLockedReq hits
system.cpu22.dcache.LoadLockedReq_misses::.cpu22.data         1418                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_misses::total         1418                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_accesses::.cpu22.data        58970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::total        58970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_miss_rate::.cpu22.data     0.024046                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::total     0.024046                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_hits::.cpu22.data        57307                       # number of StoreCondReq hits
system.cpu22.dcache.StoreCondReq_hits::total        57307                       # number of StoreCondReq hits
system.cpu22.dcache.StoreCondReq_misses::.cpu22.data          154                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_accesses::.cpu22.data        57461                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::total        57461                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_miss_rate::.cpu22.data     0.002680                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::total     0.002680                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu22.dcache.tags.tagsinuse         374.726273                       # Cycle average of tags in use
system.cpu22.dcache.tags.total_refs           5820161                       # Total number of references to valid blocks.
system.cpu22.dcache.tags.sampled_refs          154909                       # Sample count of references to valid blocks.
system.cpu22.dcache.tags.avg_refs           37.571484                       # Average number of references to valid blocks.
system.cpu22.dcache.tags.warmup_cycle    3100529872548                       # Cycle when the warmup percentage was hit.
system.cpu22.dcache.tags.occ_blocks::.cpu22.data   374.726273                       # Average occupied blocks per requestor
system.cpu22.dcache.tags.occ_percent::.cpu22.data     0.365944                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_percent::total     0.365944                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_task_id_blocks::1024          891                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::3          586                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu22.dcache.tags.occ_task_id_percent::1024     0.870117                       # Percentage of cache occupancy per task id
system.cpu22.dcache.tags.tag_accesses        11795539                       # Number of tag accesses
system.cpu22.dcache.tags.data_accesses       11795539                       # Number of data accesses
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu00.inst            1738837                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu00.data             843883                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu00.dtb.walker        62478                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu00.itb.walker       307412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.inst             159072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.data              23875                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.dtb.walker         2872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.itb.walker        44539                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.inst             363172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.data             117683                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.dtb.walker         3473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.itb.walker        84512                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.inst              80062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.data              16151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.dtb.walker         1492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.itb.walker        12807                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.inst             289313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.data              99557                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.dtb.walker         2529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.itb.walker        68063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.inst             182662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.data              39839                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.dtb.walker         2997                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.itb.walker        49345                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.inst             184591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.data              56455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.dtb.walker         1753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.itb.walker        48709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.inst             172197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.data              54878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.dtb.walker         3907                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.itb.walker        31324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.inst            3074987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.data             757620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.dtb.walker       392740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.itb.walker       927214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.inst             361332                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.data             134273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.dtb.walker        13723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.itb.walker        87780                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.inst             435409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.data             124485                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.dtb.walker        16575                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.itb.walker        83906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.inst             208277                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.data              68186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.dtb.walker         9629                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.itb.walker        46740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.inst             343291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.data             129467                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.dtb.walker        19459                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.itb.walker        82226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.inst             418492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.data             140689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.dtb.walker        17716                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.itb.walker       103466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.inst            1338186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.data             338529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.dtb.walker       140796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.itb.walker       448813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.inst             325231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.data             139137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.dtb.walker        17285                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.itb.walker        75452                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.inst             633795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.data             125009                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.dtb.walker        48877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.itb.walker       145048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.inst             475843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.data             166338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.dtb.walker        16635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.itb.walker       101449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.inst             434879                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.data             149159                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.dtb.walker        22675                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.itb.walker       106104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.inst             948821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.data             195407                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.dtb.walker        32450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.itb.walker       242420                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.inst             306309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.data              96479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.dtb.walker        15811                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.itb.walker        74641                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.inst             197066                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.data              82927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.dtb.walker        10846                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.itb.walker        44260                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.inst             189000                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.data              75471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.dtb.walker         9365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.itb.walker        43503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.inst            1669114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.data             259136                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.dtb.walker       109907                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.itb.walker       489480                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.inst             246133                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.data              86342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.dtb.walker        10478                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.itb.walker        55693                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.inst             500272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.data             137792                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.dtb.walker        38623                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.itb.walker       134401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.inst             173906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.data              57847                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.dtb.walker         7921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.itb.walker        37069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.inst             226400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.data              59146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.dtb.walker        14691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.itb.walker        56554                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.inst             273668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.data             112462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.dtb.walker         7439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.itb.walker        68774                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.inst             122632                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.data              35485                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.dtb.walker         4172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.itb.walker        27040                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.inst             169968                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.data              45649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.dtb.walker         6713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.itb.walker        35828                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.inst             110155                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.data              30530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.dtb.walker         3160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.itb.walker        25587                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.inst             601834                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.data             119921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.dtb.walker        40086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.itb.walker       182738                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.inst             555145                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.data             117290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.dtb.walker        16023                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.itb.walker       169197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.inst             532026                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.data             135473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.dtb.walker        38600                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.itb.walker       144177                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.inst             269206                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.data             113122                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.dtb.walker        13128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.itb.walker        61519                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.inst             157633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.data              59739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.dtb.walker         7466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.itb.walker        35231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.inst             198184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.data              79992                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.dtb.walker          553                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.itb.walker        27685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.inst             229806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.data              91978                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.dtb.walker        12736                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.itb.walker        52238                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.inst             207200                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.data              47352                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.dtb.walker         6025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.itb.walker        57080                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.inst             134753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.data              40291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.dtb.walker         6529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.itb.walker        25817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.inst             120649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.data              45741                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.dtb.walker         5682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.itb.walker        25040                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.inst             459115                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.data             114074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.dtb.walker        36588                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.itb.walker       127619                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.inst             190636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.data              54250                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.dtb.walker         6706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.itb.walker        46372                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.inst              99053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.data              33970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.dtb.walker         5079                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.itb.walker        20391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.inst              78897                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.data              32639                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.dtb.walker         3905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.itb.walker        15568                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.inst             447218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.data              88969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.dtb.walker        36091                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.itb.walker       108397                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.inst             132292                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.data              52404                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.dtb.walker         6127                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.itb.walker        29593                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.inst             140921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.data              55356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.dtb.walker         7336                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.itb.walker        32427                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.inst             185379                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.data              56795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.dtb.walker        11880                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.itb.walker        43272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.inst             214988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.data              52614                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.dtb.walker         6934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.itb.walker        56784                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.inst             193062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.data              74482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.dtb.walker         9715                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.itb.walker        43375                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.inst             142871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.data              52125                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.dtb.walker         7443                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.itb.walker        29908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.inst              88145                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.data              35497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.dtb.walker         4011                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.itb.walker        17561                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.inst              76907                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.data              30429                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.dtb.walker         2972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.itb.walker        15444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.inst             150942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.data              59062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.dtb.walker         7526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.itb.walker        31403                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.inst             235091                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.data              73734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.dtb.walker         9957                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.itb.walker        60665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.inst             379569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.data              98484                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.dtb.walker        30530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.itb.walker       104718                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.inst              78599                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.data              26238                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.dtb.walker         3068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.itb.walker        17713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.inst             111839                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.data              33089                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.dtb.walker         5687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.itb.walker        25909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.inst             272768                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.data              65052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.dtb.walker        22745                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.itb.walker        76267                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.inst              74316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.data              20080                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.dtb.walker         2691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.itb.walker        17165                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.inst              97065                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.data              29237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.dtb.walker         4185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.itb.walker        21626                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.inst             275212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.data              50537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.dtb.walker        21499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.itb.walker        60896                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.inst              63441                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.data              21959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.dtb.walker         2509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.itb.walker        14031                       # number of demand (read+write) hits
system.l2.demand_hits::total                 37868879                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu00.inst           1738837                       # number of overall hits
system.l2.overall_hits::.cpu00.data            843883                       # number of overall hits
system.l2.overall_hits::.cpu00.dtb.walker        62478                       # number of overall hits
system.l2.overall_hits::.cpu00.itb.walker       307412                       # number of overall hits
system.l2.overall_hits::.cpu01.inst            159072                       # number of overall hits
system.l2.overall_hits::.cpu01.data             23875                       # number of overall hits
system.l2.overall_hits::.cpu01.dtb.walker         2872                       # number of overall hits
system.l2.overall_hits::.cpu01.itb.walker        44539                       # number of overall hits
system.l2.overall_hits::.cpu02.inst            363172                       # number of overall hits
system.l2.overall_hits::.cpu02.data            117683                       # number of overall hits
system.l2.overall_hits::.cpu02.dtb.walker         3473                       # number of overall hits
system.l2.overall_hits::.cpu02.itb.walker        84512                       # number of overall hits
system.l2.overall_hits::.cpu03.inst             80062                       # number of overall hits
system.l2.overall_hits::.cpu03.data             16151                       # number of overall hits
system.l2.overall_hits::.cpu03.dtb.walker         1492                       # number of overall hits
system.l2.overall_hits::.cpu03.itb.walker        12807                       # number of overall hits
system.l2.overall_hits::.cpu04.inst            289313                       # number of overall hits
system.l2.overall_hits::.cpu04.data             99557                       # number of overall hits
system.l2.overall_hits::.cpu04.dtb.walker         2529                       # number of overall hits
system.l2.overall_hits::.cpu04.itb.walker        68063                       # number of overall hits
system.l2.overall_hits::.cpu05.inst            182662                       # number of overall hits
system.l2.overall_hits::.cpu05.data             39839                       # number of overall hits
system.l2.overall_hits::.cpu05.dtb.walker         2997                       # number of overall hits
system.l2.overall_hits::.cpu05.itb.walker        49345                       # number of overall hits
system.l2.overall_hits::.cpu06.inst            184591                       # number of overall hits
system.l2.overall_hits::.cpu06.data             56455                       # number of overall hits
system.l2.overall_hits::.cpu06.dtb.walker         1753                       # number of overall hits
system.l2.overall_hits::.cpu06.itb.walker        48709                       # number of overall hits
system.l2.overall_hits::.cpu07.inst            172197                       # number of overall hits
system.l2.overall_hits::.cpu07.data             54878                       # number of overall hits
system.l2.overall_hits::.cpu07.dtb.walker         3907                       # number of overall hits
system.l2.overall_hits::.cpu07.itb.walker        31324                       # number of overall hits
system.l2.overall_hits::.cpu08.inst           3074987                       # number of overall hits
system.l2.overall_hits::.cpu08.data            757620                       # number of overall hits
system.l2.overall_hits::.cpu08.dtb.walker       392740                       # number of overall hits
system.l2.overall_hits::.cpu08.itb.walker       927214                       # number of overall hits
system.l2.overall_hits::.cpu09.inst            361332                       # number of overall hits
system.l2.overall_hits::.cpu09.data            134273                       # number of overall hits
system.l2.overall_hits::.cpu09.dtb.walker        13723                       # number of overall hits
system.l2.overall_hits::.cpu09.itb.walker        87780                       # number of overall hits
system.l2.overall_hits::.cpu10.inst            435409                       # number of overall hits
system.l2.overall_hits::.cpu10.data            124485                       # number of overall hits
system.l2.overall_hits::.cpu10.dtb.walker        16575                       # number of overall hits
system.l2.overall_hits::.cpu10.itb.walker        83906                       # number of overall hits
system.l2.overall_hits::.cpu11.inst            208277                       # number of overall hits
system.l2.overall_hits::.cpu11.data             68186                       # number of overall hits
system.l2.overall_hits::.cpu11.dtb.walker         9629                       # number of overall hits
system.l2.overall_hits::.cpu11.itb.walker        46740                       # number of overall hits
system.l2.overall_hits::.cpu12.inst            343291                       # number of overall hits
system.l2.overall_hits::.cpu12.data            129467                       # number of overall hits
system.l2.overall_hits::.cpu12.dtb.walker        19459                       # number of overall hits
system.l2.overall_hits::.cpu12.itb.walker        82226                       # number of overall hits
system.l2.overall_hits::.cpu13.inst            418492                       # number of overall hits
system.l2.overall_hits::.cpu13.data            140689                       # number of overall hits
system.l2.overall_hits::.cpu13.dtb.walker        17716                       # number of overall hits
system.l2.overall_hits::.cpu13.itb.walker       103466                       # number of overall hits
system.l2.overall_hits::.cpu14.inst           1338186                       # number of overall hits
system.l2.overall_hits::.cpu14.data            338529                       # number of overall hits
system.l2.overall_hits::.cpu14.dtb.walker       140796                       # number of overall hits
system.l2.overall_hits::.cpu14.itb.walker       448813                       # number of overall hits
system.l2.overall_hits::.cpu15.inst            325231                       # number of overall hits
system.l2.overall_hits::.cpu15.data            139137                       # number of overall hits
system.l2.overall_hits::.cpu15.dtb.walker        17285                       # number of overall hits
system.l2.overall_hits::.cpu15.itb.walker        75452                       # number of overall hits
system.l2.overall_hits::.cpu16.inst            633795                       # number of overall hits
system.l2.overall_hits::.cpu16.data            125009                       # number of overall hits
system.l2.overall_hits::.cpu16.dtb.walker        48877                       # number of overall hits
system.l2.overall_hits::.cpu16.itb.walker       145048                       # number of overall hits
system.l2.overall_hits::.cpu17.inst            475843                       # number of overall hits
system.l2.overall_hits::.cpu17.data            166338                       # number of overall hits
system.l2.overall_hits::.cpu17.dtb.walker        16635                       # number of overall hits
system.l2.overall_hits::.cpu17.itb.walker       101449                       # number of overall hits
system.l2.overall_hits::.cpu18.inst            434879                       # number of overall hits
system.l2.overall_hits::.cpu18.data            149159                       # number of overall hits
system.l2.overall_hits::.cpu18.dtb.walker        22675                       # number of overall hits
system.l2.overall_hits::.cpu18.itb.walker       106104                       # number of overall hits
system.l2.overall_hits::.cpu19.inst            948821                       # number of overall hits
system.l2.overall_hits::.cpu19.data            195407                       # number of overall hits
system.l2.overall_hits::.cpu19.dtb.walker        32450                       # number of overall hits
system.l2.overall_hits::.cpu19.itb.walker       242420                       # number of overall hits
system.l2.overall_hits::.cpu20.inst            306309                       # number of overall hits
system.l2.overall_hits::.cpu20.data             96479                       # number of overall hits
system.l2.overall_hits::.cpu20.dtb.walker        15811                       # number of overall hits
system.l2.overall_hits::.cpu20.itb.walker        74641                       # number of overall hits
system.l2.overall_hits::.cpu21.inst            197066                       # number of overall hits
system.l2.overall_hits::.cpu21.data             82927                       # number of overall hits
system.l2.overall_hits::.cpu21.dtb.walker        10846                       # number of overall hits
system.l2.overall_hits::.cpu21.itb.walker        44260                       # number of overall hits
system.l2.overall_hits::.cpu22.inst            189000                       # number of overall hits
system.l2.overall_hits::.cpu22.data             75471                       # number of overall hits
system.l2.overall_hits::.cpu22.dtb.walker         9365                       # number of overall hits
system.l2.overall_hits::.cpu22.itb.walker        43503                       # number of overall hits
system.l2.overall_hits::.cpu23.inst           1669114                       # number of overall hits
system.l2.overall_hits::.cpu23.data            259136                       # number of overall hits
system.l2.overall_hits::.cpu23.dtb.walker       109907                       # number of overall hits
system.l2.overall_hits::.cpu23.itb.walker       489480                       # number of overall hits
system.l2.overall_hits::.cpu24.inst            246133                       # number of overall hits
system.l2.overall_hits::.cpu24.data             86342                       # number of overall hits
system.l2.overall_hits::.cpu24.dtb.walker        10478                       # number of overall hits
system.l2.overall_hits::.cpu24.itb.walker        55693                       # number of overall hits
system.l2.overall_hits::.cpu25.inst            500272                       # number of overall hits
system.l2.overall_hits::.cpu25.data            137792                       # number of overall hits
system.l2.overall_hits::.cpu25.dtb.walker        38623                       # number of overall hits
system.l2.overall_hits::.cpu25.itb.walker       134401                       # number of overall hits
system.l2.overall_hits::.cpu26.inst            173906                       # number of overall hits
system.l2.overall_hits::.cpu26.data             57847                       # number of overall hits
system.l2.overall_hits::.cpu26.dtb.walker         7921                       # number of overall hits
system.l2.overall_hits::.cpu26.itb.walker        37069                       # number of overall hits
system.l2.overall_hits::.cpu27.inst            226400                       # number of overall hits
system.l2.overall_hits::.cpu27.data             59146                       # number of overall hits
system.l2.overall_hits::.cpu27.dtb.walker        14691                       # number of overall hits
system.l2.overall_hits::.cpu27.itb.walker        56554                       # number of overall hits
system.l2.overall_hits::.cpu28.inst            273668                       # number of overall hits
system.l2.overall_hits::.cpu28.data            112462                       # number of overall hits
system.l2.overall_hits::.cpu28.dtb.walker         7439                       # number of overall hits
system.l2.overall_hits::.cpu28.itb.walker        68774                       # number of overall hits
system.l2.overall_hits::.cpu29.inst            122632                       # number of overall hits
system.l2.overall_hits::.cpu29.data             35485                       # number of overall hits
system.l2.overall_hits::.cpu29.dtb.walker         4172                       # number of overall hits
system.l2.overall_hits::.cpu29.itb.walker        27040                       # number of overall hits
system.l2.overall_hits::.cpu30.inst            169968                       # number of overall hits
system.l2.overall_hits::.cpu30.data             45649                       # number of overall hits
system.l2.overall_hits::.cpu30.dtb.walker         6713                       # number of overall hits
system.l2.overall_hits::.cpu30.itb.walker        35828                       # number of overall hits
system.l2.overall_hits::.cpu31.inst            110155                       # number of overall hits
system.l2.overall_hits::.cpu31.data             30530                       # number of overall hits
system.l2.overall_hits::.cpu31.dtb.walker         3160                       # number of overall hits
system.l2.overall_hits::.cpu31.itb.walker        25587                       # number of overall hits
system.l2.overall_hits::.cpu32.inst            601834                       # number of overall hits
system.l2.overall_hits::.cpu32.data            119921                       # number of overall hits
system.l2.overall_hits::.cpu32.dtb.walker        40086                       # number of overall hits
system.l2.overall_hits::.cpu32.itb.walker       182738                       # number of overall hits
system.l2.overall_hits::.cpu33.inst            555145                       # number of overall hits
system.l2.overall_hits::.cpu33.data            117290                       # number of overall hits
system.l2.overall_hits::.cpu33.dtb.walker        16023                       # number of overall hits
system.l2.overall_hits::.cpu33.itb.walker       169197                       # number of overall hits
system.l2.overall_hits::.cpu34.inst            532026                       # number of overall hits
system.l2.overall_hits::.cpu34.data            135473                       # number of overall hits
system.l2.overall_hits::.cpu34.dtb.walker        38600                       # number of overall hits
system.l2.overall_hits::.cpu34.itb.walker       144177                       # number of overall hits
system.l2.overall_hits::.cpu35.inst            269206                       # number of overall hits
system.l2.overall_hits::.cpu35.data            113122                       # number of overall hits
system.l2.overall_hits::.cpu35.dtb.walker        13128                       # number of overall hits
system.l2.overall_hits::.cpu35.itb.walker        61519                       # number of overall hits
system.l2.overall_hits::.cpu36.inst            157633                       # number of overall hits
system.l2.overall_hits::.cpu36.data             59739                       # number of overall hits
system.l2.overall_hits::.cpu36.dtb.walker         7466                       # number of overall hits
system.l2.overall_hits::.cpu36.itb.walker        35231                       # number of overall hits
system.l2.overall_hits::.cpu37.inst            198184                       # number of overall hits
system.l2.overall_hits::.cpu37.data             79992                       # number of overall hits
system.l2.overall_hits::.cpu37.dtb.walker          553                       # number of overall hits
system.l2.overall_hits::.cpu37.itb.walker        27685                       # number of overall hits
system.l2.overall_hits::.cpu38.inst            229806                       # number of overall hits
system.l2.overall_hits::.cpu38.data             91978                       # number of overall hits
system.l2.overall_hits::.cpu38.dtb.walker        12736                       # number of overall hits
system.l2.overall_hits::.cpu38.itb.walker        52238                       # number of overall hits
system.l2.overall_hits::.cpu39.inst            207200                       # number of overall hits
system.l2.overall_hits::.cpu39.data             47352                       # number of overall hits
system.l2.overall_hits::.cpu39.dtb.walker         6025                       # number of overall hits
system.l2.overall_hits::.cpu39.itb.walker        57080                       # number of overall hits
system.l2.overall_hits::.cpu40.inst            134753                       # number of overall hits
system.l2.overall_hits::.cpu40.data             40291                       # number of overall hits
system.l2.overall_hits::.cpu40.dtb.walker         6529                       # number of overall hits
system.l2.overall_hits::.cpu40.itb.walker        25817                       # number of overall hits
system.l2.overall_hits::.cpu41.inst            120649                       # number of overall hits
system.l2.overall_hits::.cpu41.data             45741                       # number of overall hits
system.l2.overall_hits::.cpu41.dtb.walker         5682                       # number of overall hits
system.l2.overall_hits::.cpu41.itb.walker        25040                       # number of overall hits
system.l2.overall_hits::.cpu42.inst            459115                       # number of overall hits
system.l2.overall_hits::.cpu42.data            114074                       # number of overall hits
system.l2.overall_hits::.cpu42.dtb.walker        36588                       # number of overall hits
system.l2.overall_hits::.cpu42.itb.walker       127619                       # number of overall hits
system.l2.overall_hits::.cpu43.inst            190636                       # number of overall hits
system.l2.overall_hits::.cpu43.data             54250                       # number of overall hits
system.l2.overall_hits::.cpu43.dtb.walker         6706                       # number of overall hits
system.l2.overall_hits::.cpu43.itb.walker        46372                       # number of overall hits
system.l2.overall_hits::.cpu44.inst             99053                       # number of overall hits
system.l2.overall_hits::.cpu44.data             33970                       # number of overall hits
system.l2.overall_hits::.cpu44.dtb.walker         5079                       # number of overall hits
system.l2.overall_hits::.cpu44.itb.walker        20391                       # number of overall hits
system.l2.overall_hits::.cpu45.inst             78897                       # number of overall hits
system.l2.overall_hits::.cpu45.data             32639                       # number of overall hits
system.l2.overall_hits::.cpu45.dtb.walker         3905                       # number of overall hits
system.l2.overall_hits::.cpu45.itb.walker        15568                       # number of overall hits
system.l2.overall_hits::.cpu46.inst            447218                       # number of overall hits
system.l2.overall_hits::.cpu46.data             88969                       # number of overall hits
system.l2.overall_hits::.cpu46.dtb.walker        36091                       # number of overall hits
system.l2.overall_hits::.cpu46.itb.walker       108397                       # number of overall hits
system.l2.overall_hits::.cpu47.inst            132292                       # number of overall hits
system.l2.overall_hits::.cpu47.data             52404                       # number of overall hits
system.l2.overall_hits::.cpu47.dtb.walker         6127                       # number of overall hits
system.l2.overall_hits::.cpu47.itb.walker        29593                       # number of overall hits
system.l2.overall_hits::.cpu48.inst            140921                       # number of overall hits
system.l2.overall_hits::.cpu48.data             55356                       # number of overall hits
system.l2.overall_hits::.cpu48.dtb.walker         7336                       # number of overall hits
system.l2.overall_hits::.cpu48.itb.walker        32427                       # number of overall hits
system.l2.overall_hits::.cpu49.inst            185379                       # number of overall hits
system.l2.overall_hits::.cpu49.data             56795                       # number of overall hits
system.l2.overall_hits::.cpu49.dtb.walker        11880                       # number of overall hits
system.l2.overall_hits::.cpu49.itb.walker        43272                       # number of overall hits
system.l2.overall_hits::.cpu50.inst            214988                       # number of overall hits
system.l2.overall_hits::.cpu50.data             52614                       # number of overall hits
system.l2.overall_hits::.cpu50.dtb.walker         6934                       # number of overall hits
system.l2.overall_hits::.cpu50.itb.walker        56784                       # number of overall hits
system.l2.overall_hits::.cpu51.inst            193062                       # number of overall hits
system.l2.overall_hits::.cpu51.data             74482                       # number of overall hits
system.l2.overall_hits::.cpu51.dtb.walker         9715                       # number of overall hits
system.l2.overall_hits::.cpu51.itb.walker        43375                       # number of overall hits
system.l2.overall_hits::.cpu52.inst            142871                       # number of overall hits
system.l2.overall_hits::.cpu52.data             52125                       # number of overall hits
system.l2.overall_hits::.cpu52.dtb.walker         7443                       # number of overall hits
system.l2.overall_hits::.cpu52.itb.walker        29908                       # number of overall hits
system.l2.overall_hits::.cpu53.inst             88145                       # number of overall hits
system.l2.overall_hits::.cpu53.data             35497                       # number of overall hits
system.l2.overall_hits::.cpu53.dtb.walker         4011                       # number of overall hits
system.l2.overall_hits::.cpu53.itb.walker        17561                       # number of overall hits
system.l2.overall_hits::.cpu54.inst             76907                       # number of overall hits
system.l2.overall_hits::.cpu54.data             30429                       # number of overall hits
system.l2.overall_hits::.cpu54.dtb.walker         2972                       # number of overall hits
system.l2.overall_hits::.cpu54.itb.walker        15444                       # number of overall hits
system.l2.overall_hits::.cpu55.inst            150942                       # number of overall hits
system.l2.overall_hits::.cpu55.data             59062                       # number of overall hits
system.l2.overall_hits::.cpu55.dtb.walker         7526                       # number of overall hits
system.l2.overall_hits::.cpu55.itb.walker        31403                       # number of overall hits
system.l2.overall_hits::.cpu56.inst            235091                       # number of overall hits
system.l2.overall_hits::.cpu56.data             73734                       # number of overall hits
system.l2.overall_hits::.cpu56.dtb.walker         9957                       # number of overall hits
system.l2.overall_hits::.cpu56.itb.walker        60665                       # number of overall hits
system.l2.overall_hits::.cpu57.inst            379569                       # number of overall hits
system.l2.overall_hits::.cpu57.data             98484                       # number of overall hits
system.l2.overall_hits::.cpu57.dtb.walker        30530                       # number of overall hits
system.l2.overall_hits::.cpu57.itb.walker       104718                       # number of overall hits
system.l2.overall_hits::.cpu58.inst             78599                       # number of overall hits
system.l2.overall_hits::.cpu58.data             26238                       # number of overall hits
system.l2.overall_hits::.cpu58.dtb.walker         3068                       # number of overall hits
system.l2.overall_hits::.cpu58.itb.walker        17713                       # number of overall hits
system.l2.overall_hits::.cpu59.inst            111839                       # number of overall hits
system.l2.overall_hits::.cpu59.data             33089                       # number of overall hits
system.l2.overall_hits::.cpu59.dtb.walker         5687                       # number of overall hits
system.l2.overall_hits::.cpu59.itb.walker        25909                       # number of overall hits
system.l2.overall_hits::.cpu60.inst            272768                       # number of overall hits
system.l2.overall_hits::.cpu60.data             65052                       # number of overall hits
system.l2.overall_hits::.cpu60.dtb.walker        22745                       # number of overall hits
system.l2.overall_hits::.cpu60.itb.walker        76267                       # number of overall hits
system.l2.overall_hits::.cpu61.inst             74316                       # number of overall hits
system.l2.overall_hits::.cpu61.data             20080                       # number of overall hits
system.l2.overall_hits::.cpu61.dtb.walker         2691                       # number of overall hits
system.l2.overall_hits::.cpu61.itb.walker        17165                       # number of overall hits
system.l2.overall_hits::.cpu62.inst             97065                       # number of overall hits
system.l2.overall_hits::.cpu62.data             29237                       # number of overall hits
system.l2.overall_hits::.cpu62.dtb.walker         4185                       # number of overall hits
system.l2.overall_hits::.cpu62.itb.walker        21626                       # number of overall hits
system.l2.overall_hits::.cpu63.inst            275212                       # number of overall hits
system.l2.overall_hits::.cpu63.data             50537                       # number of overall hits
system.l2.overall_hits::.cpu63.dtb.walker        21499                       # number of overall hits
system.l2.overall_hits::.cpu63.itb.walker        60896                       # number of overall hits
system.l2.overall_hits::.cpu64.inst             63441                       # number of overall hits
system.l2.overall_hits::.cpu64.data             21959                       # number of overall hits
system.l2.overall_hits::.cpu64.dtb.walker         2509                       # number of overall hits
system.l2.overall_hits::.cpu64.itb.walker        14031                       # number of overall hits
system.l2.overall_hits::total                37868879                       # number of overall hits
system.l2.demand_misses::.cpu00.inst            32488                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu00.data          9224843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu00.dtb.walker         1379                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu00.itb.walker          507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.inst             6272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.data            16010                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.dtb.walker           81                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.itb.walker           85                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.inst             3183                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.data            37120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.dtb.walker           48                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.inst             2164                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.data             7264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.dtb.walker           52                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.itb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.inst             2083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.data            30098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.dtb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.inst             3107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.data            14024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.dtb.walker           72                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.itb.walker           62                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.inst             5012                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.data            21901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.itb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.inst             6257                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.data            29206                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.dtb.walker           96                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.itb.walker           84                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.inst           120502                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.data           351394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.dtb.walker         1923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.itb.walker         1871                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.inst            15638                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.data            51873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.dtb.walker          123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.itb.walker           53                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.inst            14755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.data            66525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.dtb.walker          190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.itb.walker          115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.inst            10668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.data            44176                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.dtb.walker          140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.itb.walker           88                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.inst            16399                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.data            67506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.dtb.walker          160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.itb.walker          102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.inst            17850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.data            64195                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.dtb.walker          252                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.itb.walker          131                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.inst            21430                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.data           139056                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.dtb.walker          774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.itb.walker          353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.inst            16325                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.data            59876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.dtb.walker          255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.itb.walker          204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.inst            14726                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.data            42807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.dtb.walker          548                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.itb.walker          400                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.inst            17812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.data            71102                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.dtb.walker          177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.itb.walker          121                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.inst            16705                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.data            72505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.dtb.walker          357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.itb.walker          356                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.inst            15150                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.data            76841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.dtb.walker          367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.itb.walker          163                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.inst             8940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.data            37795                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.dtb.walker          307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.itb.walker          277                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.inst            10767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.data            37547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.dtb.walker          149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.itb.walker          156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.inst            10541                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.data            33881                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.dtb.walker           90                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.itb.walker           72                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.inst            32827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.data            47509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.dtb.walker          998                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.itb.walker         1579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.inst             9659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.data            39643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.dtb.walker          178                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.itb.walker          131                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.inst             9813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.data            43608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.dtb.walker          766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.itb.walker          652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.inst             8462                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.data            37822                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.dtb.walker          150                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.itb.walker          105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.inst             3916                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.data            19729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.dtb.walker          213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.itb.walker          222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.inst             5073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.data            35219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.dtb.walker          148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.itb.walker           99                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.inst             2284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.data            13392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.dtb.walker           76                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.itb.walker           46                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.inst             6069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.data            21587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.dtb.walker          111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.itb.walker           79                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.inst             2106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.data            11070                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.dtb.walker           56                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.itb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.inst            23625                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.data            51641                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.dtb.walker          535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.itb.walker          518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.inst            10383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.data            32801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.dtb.walker          334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.itb.walker          334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.inst             7281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.data            44196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.dtb.walker          620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.itb.walker          773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.inst            11237                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.data            52748                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.dtb.walker          148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.itb.walker           76                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.inst             7079                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.data            26540                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.dtb.walker          120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.itb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu37.inst             7410                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu37.data            17278                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu37.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.inst            16711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.data            66884                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.dtb.walker          218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.itb.walker          114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.inst             2775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.data            17504                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.dtb.walker           98                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.itb.walker           51                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.inst             9404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.data            22213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.dtb.walker          152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.itb.walker          143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.inst             5119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.data            17994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.dtb.walker          106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.itb.walker           70                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.inst             6549                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.data            38525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.dtb.walker          545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.itb.walker          702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.inst            10450                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.data            29088                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.dtb.walker          245                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.itb.walker          304                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.inst             4673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.data            16215                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.dtb.walker           79                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.itb.walker           62                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.inst             4178                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.data            10152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.dtb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.itb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.inst             7831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.data            32954                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.dtb.walker          659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.itb.walker          578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.inst             6573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.data            20990                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.dtb.walker          106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.itb.walker           50                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.inst             7817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.data            28685                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.dtb.walker          106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.itb.walker           90                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.inst             9210                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.data            27354                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.dtb.walker          151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.itb.walker          148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.inst             5874                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.data            23769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.dtb.walker          151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.itb.walker           88                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.inst            10069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.data            38451                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.dtb.walker          147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.itb.walker           70                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.inst             6878                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.data            23344                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.dtb.walker          101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.itb.walker           79                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.inst             3113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.data            12333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.dtb.walker           40                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.itb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.inst             2383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.data             6505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.dtb.walker           40                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.itb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.inst             5998                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.data            23040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.dtb.walker          116                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.itb.walker           92                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.inst             5367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.data            24530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.dtb.walker          185                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.itb.walker          107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.inst             3402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.data            30494                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.dtb.walker          484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.itb.walker          521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.inst             1622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.data             9420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.dtb.walker           46                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.itb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.inst             8888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.data            27426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.dtb.walker          166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.itb.walker          120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.inst             2069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.data            22717                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.dtb.walker          397                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.itb.walker          376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.inst              748                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.data            10664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.dtb.walker           87                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.itb.walker           85                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.inst             4811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.data            17111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.dtb.walker           98                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.itb.walker           98                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.inst             4580                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.data            24469                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.dtb.walker          389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.itb.walker          287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.inst             4157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.data            11297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.dtb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.itb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::total               12455005                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu00.inst           32488                       # number of overall misses
system.l2.overall_misses::.cpu00.data         9224843                       # number of overall misses
system.l2.overall_misses::.cpu00.dtb.walker         1379                       # number of overall misses
system.l2.overall_misses::.cpu00.itb.walker          507                       # number of overall misses
system.l2.overall_misses::.cpu01.inst            6272                       # number of overall misses
system.l2.overall_misses::.cpu01.data           16010                       # number of overall misses
system.l2.overall_misses::.cpu01.dtb.walker           81                       # number of overall misses
system.l2.overall_misses::.cpu01.itb.walker           85                       # number of overall misses
system.l2.overall_misses::.cpu02.inst            3183                       # number of overall misses
system.l2.overall_misses::.cpu02.data           37120                       # number of overall misses
system.l2.overall_misses::.cpu02.dtb.walker           48                       # number of overall misses
system.l2.overall_misses::.cpu02.itb.walker            2                       # number of overall misses
system.l2.overall_misses::.cpu03.inst            2164                       # number of overall misses
system.l2.overall_misses::.cpu03.data            7264                       # number of overall misses
system.l2.overall_misses::.cpu03.dtb.walker           52                       # number of overall misses
system.l2.overall_misses::.cpu03.itb.walker           14                       # number of overall misses
system.l2.overall_misses::.cpu04.inst            2083                       # number of overall misses
system.l2.overall_misses::.cpu04.data           30098                       # number of overall misses
system.l2.overall_misses::.cpu04.dtb.walker           26                       # number of overall misses
system.l2.overall_misses::.cpu04.itb.walker            2                       # number of overall misses
system.l2.overall_misses::.cpu05.inst            3107                       # number of overall misses
system.l2.overall_misses::.cpu05.data           14024                       # number of overall misses
system.l2.overall_misses::.cpu05.dtb.walker           72                       # number of overall misses
system.l2.overall_misses::.cpu05.itb.walker           62                       # number of overall misses
system.l2.overall_misses::.cpu06.inst            5012                       # number of overall misses
system.l2.overall_misses::.cpu06.data           21901                       # number of overall misses
system.l2.overall_misses::.cpu06.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::.cpu06.itb.walker           21                       # number of overall misses
system.l2.overall_misses::.cpu07.inst            6257                       # number of overall misses
system.l2.overall_misses::.cpu07.data           29206                       # number of overall misses
system.l2.overall_misses::.cpu07.dtb.walker           96                       # number of overall misses
system.l2.overall_misses::.cpu07.itb.walker           84                       # number of overall misses
system.l2.overall_misses::.cpu08.inst          120502                       # number of overall misses
system.l2.overall_misses::.cpu08.data          351394                       # number of overall misses
system.l2.overall_misses::.cpu08.dtb.walker         1923                       # number of overall misses
system.l2.overall_misses::.cpu08.itb.walker         1871                       # number of overall misses
system.l2.overall_misses::.cpu09.inst           15638                       # number of overall misses
system.l2.overall_misses::.cpu09.data           51873                       # number of overall misses
system.l2.overall_misses::.cpu09.dtb.walker          123                       # number of overall misses
system.l2.overall_misses::.cpu09.itb.walker           53                       # number of overall misses
system.l2.overall_misses::.cpu10.inst           14755                       # number of overall misses
system.l2.overall_misses::.cpu10.data           66525                       # number of overall misses
system.l2.overall_misses::.cpu10.dtb.walker          190                       # number of overall misses
system.l2.overall_misses::.cpu10.itb.walker          115                       # number of overall misses
system.l2.overall_misses::.cpu11.inst           10668                       # number of overall misses
system.l2.overall_misses::.cpu11.data           44176                       # number of overall misses
system.l2.overall_misses::.cpu11.dtb.walker          140                       # number of overall misses
system.l2.overall_misses::.cpu11.itb.walker           88                       # number of overall misses
system.l2.overall_misses::.cpu12.inst           16399                       # number of overall misses
system.l2.overall_misses::.cpu12.data           67506                       # number of overall misses
system.l2.overall_misses::.cpu12.dtb.walker          160                       # number of overall misses
system.l2.overall_misses::.cpu12.itb.walker          102                       # number of overall misses
system.l2.overall_misses::.cpu13.inst           17850                       # number of overall misses
system.l2.overall_misses::.cpu13.data           64195                       # number of overall misses
system.l2.overall_misses::.cpu13.dtb.walker          252                       # number of overall misses
system.l2.overall_misses::.cpu13.itb.walker          131                       # number of overall misses
system.l2.overall_misses::.cpu14.inst           21430                       # number of overall misses
system.l2.overall_misses::.cpu14.data          139056                       # number of overall misses
system.l2.overall_misses::.cpu14.dtb.walker          774                       # number of overall misses
system.l2.overall_misses::.cpu14.itb.walker          353                       # number of overall misses
system.l2.overall_misses::.cpu15.inst           16325                       # number of overall misses
system.l2.overall_misses::.cpu15.data           59876                       # number of overall misses
system.l2.overall_misses::.cpu15.dtb.walker          255                       # number of overall misses
system.l2.overall_misses::.cpu15.itb.walker          204                       # number of overall misses
system.l2.overall_misses::.cpu16.inst           14726                       # number of overall misses
system.l2.overall_misses::.cpu16.data           42807                       # number of overall misses
system.l2.overall_misses::.cpu16.dtb.walker          548                       # number of overall misses
system.l2.overall_misses::.cpu16.itb.walker          400                       # number of overall misses
system.l2.overall_misses::.cpu17.inst           17812                       # number of overall misses
system.l2.overall_misses::.cpu17.data           71102                       # number of overall misses
system.l2.overall_misses::.cpu17.dtb.walker          177                       # number of overall misses
system.l2.overall_misses::.cpu17.itb.walker          121                       # number of overall misses
system.l2.overall_misses::.cpu18.inst           16705                       # number of overall misses
system.l2.overall_misses::.cpu18.data           72505                       # number of overall misses
system.l2.overall_misses::.cpu18.dtb.walker          357                       # number of overall misses
system.l2.overall_misses::.cpu18.itb.walker          356                       # number of overall misses
system.l2.overall_misses::.cpu19.inst           15150                       # number of overall misses
system.l2.overall_misses::.cpu19.data           76841                       # number of overall misses
system.l2.overall_misses::.cpu19.dtb.walker          367                       # number of overall misses
system.l2.overall_misses::.cpu19.itb.walker          163                       # number of overall misses
system.l2.overall_misses::.cpu20.inst            8940                       # number of overall misses
system.l2.overall_misses::.cpu20.data           37795                       # number of overall misses
system.l2.overall_misses::.cpu20.dtb.walker          307                       # number of overall misses
system.l2.overall_misses::.cpu20.itb.walker          277                       # number of overall misses
system.l2.overall_misses::.cpu21.inst           10767                       # number of overall misses
system.l2.overall_misses::.cpu21.data           37547                       # number of overall misses
system.l2.overall_misses::.cpu21.dtb.walker          149                       # number of overall misses
system.l2.overall_misses::.cpu21.itb.walker          156                       # number of overall misses
system.l2.overall_misses::.cpu22.inst           10541                       # number of overall misses
system.l2.overall_misses::.cpu22.data           33881                       # number of overall misses
system.l2.overall_misses::.cpu22.dtb.walker           90                       # number of overall misses
system.l2.overall_misses::.cpu22.itb.walker           72                       # number of overall misses
system.l2.overall_misses::.cpu23.inst           32827                       # number of overall misses
system.l2.overall_misses::.cpu23.data           47509                       # number of overall misses
system.l2.overall_misses::.cpu23.dtb.walker          998                       # number of overall misses
system.l2.overall_misses::.cpu23.itb.walker         1579                       # number of overall misses
system.l2.overall_misses::.cpu24.inst            9659                       # number of overall misses
system.l2.overall_misses::.cpu24.data           39643                       # number of overall misses
system.l2.overall_misses::.cpu24.dtb.walker          178                       # number of overall misses
system.l2.overall_misses::.cpu24.itb.walker          131                       # number of overall misses
system.l2.overall_misses::.cpu25.inst            9813                       # number of overall misses
system.l2.overall_misses::.cpu25.data           43608                       # number of overall misses
system.l2.overall_misses::.cpu25.dtb.walker          766                       # number of overall misses
system.l2.overall_misses::.cpu25.itb.walker          652                       # number of overall misses
system.l2.overall_misses::.cpu26.inst            8462                       # number of overall misses
system.l2.overall_misses::.cpu26.data           37822                       # number of overall misses
system.l2.overall_misses::.cpu26.dtb.walker          150                       # number of overall misses
system.l2.overall_misses::.cpu26.itb.walker          105                       # number of overall misses
system.l2.overall_misses::.cpu27.inst            3916                       # number of overall misses
system.l2.overall_misses::.cpu27.data           19729                       # number of overall misses
system.l2.overall_misses::.cpu27.dtb.walker          213                       # number of overall misses
system.l2.overall_misses::.cpu27.itb.walker          222                       # number of overall misses
system.l2.overall_misses::.cpu28.inst            5073                       # number of overall misses
system.l2.overall_misses::.cpu28.data           35219                       # number of overall misses
system.l2.overall_misses::.cpu28.dtb.walker          148                       # number of overall misses
system.l2.overall_misses::.cpu28.itb.walker           99                       # number of overall misses
system.l2.overall_misses::.cpu29.inst            2284                       # number of overall misses
system.l2.overall_misses::.cpu29.data           13392                       # number of overall misses
system.l2.overall_misses::.cpu29.dtb.walker           76                       # number of overall misses
system.l2.overall_misses::.cpu29.itb.walker           46                       # number of overall misses
system.l2.overall_misses::.cpu30.inst            6069                       # number of overall misses
system.l2.overall_misses::.cpu30.data           21587                       # number of overall misses
system.l2.overall_misses::.cpu30.dtb.walker          111                       # number of overall misses
system.l2.overall_misses::.cpu30.itb.walker           79                       # number of overall misses
system.l2.overall_misses::.cpu31.inst            2106                       # number of overall misses
system.l2.overall_misses::.cpu31.data           11070                       # number of overall misses
system.l2.overall_misses::.cpu31.dtb.walker           56                       # number of overall misses
system.l2.overall_misses::.cpu31.itb.walker           25                       # number of overall misses
system.l2.overall_misses::.cpu32.inst           23625                       # number of overall misses
system.l2.overall_misses::.cpu32.data           51641                       # number of overall misses
system.l2.overall_misses::.cpu32.dtb.walker          535                       # number of overall misses
system.l2.overall_misses::.cpu32.itb.walker          518                       # number of overall misses
system.l2.overall_misses::.cpu33.inst           10383                       # number of overall misses
system.l2.overall_misses::.cpu33.data           32801                       # number of overall misses
system.l2.overall_misses::.cpu33.dtb.walker          334                       # number of overall misses
system.l2.overall_misses::.cpu33.itb.walker          334                       # number of overall misses
system.l2.overall_misses::.cpu34.inst            7281                       # number of overall misses
system.l2.overall_misses::.cpu34.data           44196                       # number of overall misses
system.l2.overall_misses::.cpu34.dtb.walker          620                       # number of overall misses
system.l2.overall_misses::.cpu34.itb.walker          773                       # number of overall misses
system.l2.overall_misses::.cpu35.inst           11237                       # number of overall misses
system.l2.overall_misses::.cpu35.data           52748                       # number of overall misses
system.l2.overall_misses::.cpu35.dtb.walker          148                       # number of overall misses
system.l2.overall_misses::.cpu35.itb.walker           76                       # number of overall misses
system.l2.overall_misses::.cpu36.inst            7079                       # number of overall misses
system.l2.overall_misses::.cpu36.data           26540                       # number of overall misses
system.l2.overall_misses::.cpu36.dtb.walker          120                       # number of overall misses
system.l2.overall_misses::.cpu36.itb.walker           26                       # number of overall misses
system.l2.overall_misses::.cpu37.inst            7410                       # number of overall misses
system.l2.overall_misses::.cpu37.data           17278                       # number of overall misses
system.l2.overall_misses::.cpu37.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::.cpu38.inst           16711                       # number of overall misses
system.l2.overall_misses::.cpu38.data           66884                       # number of overall misses
system.l2.overall_misses::.cpu38.dtb.walker          218                       # number of overall misses
system.l2.overall_misses::.cpu38.itb.walker          114                       # number of overall misses
system.l2.overall_misses::.cpu39.inst            2775                       # number of overall misses
system.l2.overall_misses::.cpu39.data           17504                       # number of overall misses
system.l2.overall_misses::.cpu39.dtb.walker           98                       # number of overall misses
system.l2.overall_misses::.cpu39.itb.walker           51                       # number of overall misses
system.l2.overall_misses::.cpu40.inst            9404                       # number of overall misses
system.l2.overall_misses::.cpu40.data           22213                       # number of overall misses
system.l2.overall_misses::.cpu40.dtb.walker          152                       # number of overall misses
system.l2.overall_misses::.cpu40.itb.walker          143                       # number of overall misses
system.l2.overall_misses::.cpu41.inst            5119                       # number of overall misses
system.l2.overall_misses::.cpu41.data           17994                       # number of overall misses
system.l2.overall_misses::.cpu41.dtb.walker          106                       # number of overall misses
system.l2.overall_misses::.cpu41.itb.walker           70                       # number of overall misses
system.l2.overall_misses::.cpu42.inst            6549                       # number of overall misses
system.l2.overall_misses::.cpu42.data           38525                       # number of overall misses
system.l2.overall_misses::.cpu42.dtb.walker          545                       # number of overall misses
system.l2.overall_misses::.cpu42.itb.walker          702                       # number of overall misses
system.l2.overall_misses::.cpu43.inst           10450                       # number of overall misses
system.l2.overall_misses::.cpu43.data           29088                       # number of overall misses
system.l2.overall_misses::.cpu43.dtb.walker          245                       # number of overall misses
system.l2.overall_misses::.cpu43.itb.walker          304                       # number of overall misses
system.l2.overall_misses::.cpu44.inst            4673                       # number of overall misses
system.l2.overall_misses::.cpu44.data           16215                       # number of overall misses
system.l2.overall_misses::.cpu44.dtb.walker           79                       # number of overall misses
system.l2.overall_misses::.cpu44.itb.walker           62                       # number of overall misses
system.l2.overall_misses::.cpu45.inst            4178                       # number of overall misses
system.l2.overall_misses::.cpu45.data           10152                       # number of overall misses
system.l2.overall_misses::.cpu45.dtb.walker           54                       # number of overall misses
system.l2.overall_misses::.cpu45.itb.walker           23                       # number of overall misses
system.l2.overall_misses::.cpu46.inst            7831                       # number of overall misses
system.l2.overall_misses::.cpu46.data           32954                       # number of overall misses
system.l2.overall_misses::.cpu46.dtb.walker          659                       # number of overall misses
system.l2.overall_misses::.cpu46.itb.walker          578                       # number of overall misses
system.l2.overall_misses::.cpu47.inst            6573                       # number of overall misses
system.l2.overall_misses::.cpu47.data           20990                       # number of overall misses
system.l2.overall_misses::.cpu47.dtb.walker          106                       # number of overall misses
system.l2.overall_misses::.cpu47.itb.walker           50                       # number of overall misses
system.l2.overall_misses::.cpu48.inst            7817                       # number of overall misses
system.l2.overall_misses::.cpu48.data           28685                       # number of overall misses
system.l2.overall_misses::.cpu48.dtb.walker          106                       # number of overall misses
system.l2.overall_misses::.cpu48.itb.walker           90                       # number of overall misses
system.l2.overall_misses::.cpu49.inst            9210                       # number of overall misses
system.l2.overall_misses::.cpu49.data           27354                       # number of overall misses
system.l2.overall_misses::.cpu49.dtb.walker          151                       # number of overall misses
system.l2.overall_misses::.cpu49.itb.walker          148                       # number of overall misses
system.l2.overall_misses::.cpu50.inst            5874                       # number of overall misses
system.l2.overall_misses::.cpu50.data           23769                       # number of overall misses
system.l2.overall_misses::.cpu50.dtb.walker          151                       # number of overall misses
system.l2.overall_misses::.cpu50.itb.walker           88                       # number of overall misses
system.l2.overall_misses::.cpu51.inst           10069                       # number of overall misses
system.l2.overall_misses::.cpu51.data           38451                       # number of overall misses
system.l2.overall_misses::.cpu51.dtb.walker          147                       # number of overall misses
system.l2.overall_misses::.cpu51.itb.walker           70                       # number of overall misses
system.l2.overall_misses::.cpu52.inst            6878                       # number of overall misses
system.l2.overall_misses::.cpu52.data           23344                       # number of overall misses
system.l2.overall_misses::.cpu52.dtb.walker          101                       # number of overall misses
system.l2.overall_misses::.cpu52.itb.walker           79                       # number of overall misses
system.l2.overall_misses::.cpu53.inst            3113                       # number of overall misses
system.l2.overall_misses::.cpu53.data           12333                       # number of overall misses
system.l2.overall_misses::.cpu53.dtb.walker           40                       # number of overall misses
system.l2.overall_misses::.cpu53.itb.walker            8                       # number of overall misses
system.l2.overall_misses::.cpu54.inst            2383                       # number of overall misses
system.l2.overall_misses::.cpu54.data            6505                       # number of overall misses
system.l2.overall_misses::.cpu54.dtb.walker           40                       # number of overall misses
system.l2.overall_misses::.cpu54.itb.walker            9                       # number of overall misses
system.l2.overall_misses::.cpu55.inst            5998                       # number of overall misses
system.l2.overall_misses::.cpu55.data           23040                       # number of overall misses
system.l2.overall_misses::.cpu55.dtb.walker          116                       # number of overall misses
system.l2.overall_misses::.cpu55.itb.walker           92                       # number of overall misses
system.l2.overall_misses::.cpu56.inst            5367                       # number of overall misses
system.l2.overall_misses::.cpu56.data           24530                       # number of overall misses
system.l2.overall_misses::.cpu56.dtb.walker          185                       # number of overall misses
system.l2.overall_misses::.cpu56.itb.walker          107                       # number of overall misses
system.l2.overall_misses::.cpu57.inst            3402                       # number of overall misses
system.l2.overall_misses::.cpu57.data           30494                       # number of overall misses
system.l2.overall_misses::.cpu57.dtb.walker          484                       # number of overall misses
system.l2.overall_misses::.cpu57.itb.walker          521                       # number of overall misses
system.l2.overall_misses::.cpu58.inst            1622                       # number of overall misses
system.l2.overall_misses::.cpu58.data            9420                       # number of overall misses
system.l2.overall_misses::.cpu58.dtb.walker           46                       # number of overall misses
system.l2.overall_misses::.cpu58.itb.walker           17                       # number of overall misses
system.l2.overall_misses::.cpu59.inst            8888                       # number of overall misses
system.l2.overall_misses::.cpu59.data           27426                       # number of overall misses
system.l2.overall_misses::.cpu59.dtb.walker          166                       # number of overall misses
system.l2.overall_misses::.cpu59.itb.walker          120                       # number of overall misses
system.l2.overall_misses::.cpu60.inst            2069                       # number of overall misses
system.l2.overall_misses::.cpu60.data           22717                       # number of overall misses
system.l2.overall_misses::.cpu60.dtb.walker          397                       # number of overall misses
system.l2.overall_misses::.cpu60.itb.walker          376                       # number of overall misses
system.l2.overall_misses::.cpu61.inst             748                       # number of overall misses
system.l2.overall_misses::.cpu61.data           10664                       # number of overall misses
system.l2.overall_misses::.cpu61.dtb.walker           87                       # number of overall misses
system.l2.overall_misses::.cpu61.itb.walker           85                       # number of overall misses
system.l2.overall_misses::.cpu62.inst            4811                       # number of overall misses
system.l2.overall_misses::.cpu62.data           17111                       # number of overall misses
system.l2.overall_misses::.cpu62.dtb.walker           98                       # number of overall misses
system.l2.overall_misses::.cpu62.itb.walker           98                       # number of overall misses
system.l2.overall_misses::.cpu63.inst            4580                       # number of overall misses
system.l2.overall_misses::.cpu63.data           24469                       # number of overall misses
system.l2.overall_misses::.cpu63.dtb.walker          389                       # number of overall misses
system.l2.overall_misses::.cpu63.itb.walker          287                       # number of overall misses
system.l2.overall_misses::.cpu64.inst            4157                       # number of overall misses
system.l2.overall_misses::.cpu64.data           11297                       # number of overall misses
system.l2.overall_misses::.cpu64.dtb.walker           58                       # number of overall misses
system.l2.overall_misses::.cpu64.itb.walker           15                       # number of overall misses
system.l2.overall_misses::total              12455005                       # number of overall misses
system.l2.demand_accesses::.cpu00.inst        1771325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu00.data       10068726                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu00.dtb.walker        63857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu00.itb.walker       307919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.inst         165344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.data          39885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.dtb.walker         2953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.itb.walker        44624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.inst         366355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.data         154803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.dtb.walker         3521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.itb.walker        84514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.inst          82226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.data          23415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.dtb.walker         1544                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.itb.walker        12821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.inst         291396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.data         129655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.dtb.walker         2555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.itb.walker        68065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.inst         185769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.data          53863                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.dtb.walker         3069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.itb.walker        49407                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.inst         189603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.data          78356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.dtb.walker         1790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.itb.walker        48730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.inst         178454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.data          84084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.dtb.walker         4003                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.itb.walker        31408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.inst        3195489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.data        1109014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.dtb.walker       394663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.itb.walker       929085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.inst         376970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.data         186146                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.dtb.walker        13846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.itb.walker        87833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.inst         450164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.data         191010                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.dtb.walker        16765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.itb.walker        84021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.inst         218945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.data         112362                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.dtb.walker         9769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.itb.walker        46828                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.inst         359690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.data         196973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.dtb.walker        19619                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.itb.walker        82328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.inst         436342                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.data         204884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.dtb.walker        17968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.itb.walker       103597                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.inst        1359616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.data         477585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.dtb.walker       141570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.itb.walker       449166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.inst         341556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.data         199013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.dtb.walker        17540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.itb.walker        75656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.inst         648521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.data         167816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.dtb.walker        49425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.itb.walker       145448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.inst         493655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.data         237440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.dtb.walker        16812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.itb.walker       101570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.inst         451584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.data         221664                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.dtb.walker        23032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.itb.walker       106460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.inst         963971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.data         272248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.dtb.walker        32817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.itb.walker       242583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.inst         315249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.data         134274                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.dtb.walker        16118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.itb.walker        74918                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.inst         207833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.data         120474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.dtb.walker        10995                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.itb.walker        44416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.inst         199541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.data         109352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.dtb.walker         9455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.itb.walker        43575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.inst        1701941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.data         306645                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.dtb.walker       110905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.itb.walker       491059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.inst         255792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.data         125985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.dtb.walker        10656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.itb.walker        55824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.inst         510085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.data         181400                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.dtb.walker        39389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.itb.walker       135053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.inst         182368                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.data          95669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.dtb.walker         8071                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.itb.walker        37174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.inst         230316                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.data          78875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.dtb.walker        14904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.itb.walker        56776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.inst         278741                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.data         147681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.dtb.walker         7587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.itb.walker        68873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.inst         124916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.data          48877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.dtb.walker         4248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.itb.walker        27086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.inst         176037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.data          67236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.dtb.walker         6824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.itb.walker        35907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.inst         112261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.data          41600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.dtb.walker         3216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.itb.walker        25612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.inst         625459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.data         171562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.dtb.walker        40621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.itb.walker       183256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.inst         565528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.data         150091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.dtb.walker        16357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.itb.walker       169531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.inst         539307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.data         179669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.dtb.walker        39220                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.itb.walker       144950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.inst         280443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.data         165870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.dtb.walker        13276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.itb.walker        61595                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.inst         164712                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.data          86279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.dtb.walker         7586                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.itb.walker        35257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.inst         205594                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.data          97270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.dtb.walker          564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.itb.walker        27685                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.inst         246517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.data         158862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.dtb.walker        12954                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.itb.walker        52352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.inst         209975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.data          64856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.dtb.walker         6123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.itb.walker        57131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.inst         144157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.data          62504                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.dtb.walker         6681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.itb.walker        25960                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.inst         125768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.data          63735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.dtb.walker         5788                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.itb.walker        25110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.inst         465664                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.data         152599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.dtb.walker        37133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.itb.walker       128321                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.inst         201086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.data          83338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.dtb.walker         6951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.itb.walker        46676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.inst         103726                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.data          50185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.dtb.walker         5158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.itb.walker        20453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.inst          83075                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.data          42791                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.dtb.walker         3959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.itb.walker        15591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.inst         455049                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.data         121923                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.dtb.walker        36750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.itb.walker       108975                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.inst         138865                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.data          73394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.dtb.walker         6233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.itb.walker        29643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.inst         148738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.data          84041                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.dtb.walker         7442                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.itb.walker        32517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.inst         194589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.data          84149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.dtb.walker        12031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.itb.walker        43420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.inst         220862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.data          76383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.dtb.walker         7085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.itb.walker        56872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.inst         203131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.data         112933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.dtb.walker         9862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.itb.walker        43445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.inst         149749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.data          75469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.dtb.walker         7544                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.itb.walker        29987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.inst          91258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.data          47830                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.dtb.walker         4051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.itb.walker        17569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.inst          79290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.data          36934                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.dtb.walker         3012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.itb.walker        15453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.inst         156940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.data          82102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.dtb.walker         7642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.itb.walker        31495                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.inst         240458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.data          98264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.dtb.walker        10142                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.itb.walker        60772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.inst         382971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.data         128978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.dtb.walker        31014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.itb.walker       105239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.inst          80221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.data          35658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.dtb.walker         3114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.itb.walker        17730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.inst         120727                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.data          60515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.dtb.walker         5853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.itb.walker        26029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.inst         274837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.data          87769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.dtb.walker        23142                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.itb.walker        76643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.inst          75064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.data          30744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.dtb.walker         2778                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.itb.walker        17250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.inst         101876                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.data          46348                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.dtb.walker         4283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.itb.walker        21724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.inst         279792                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.data          75006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.dtb.walker        21888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.itb.walker        61183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.inst          67598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.data          33256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.dtb.walker         2567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.itb.walker        14046                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             50323884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu00.inst       1771325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu00.data      10068726                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu00.dtb.walker        63857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu00.itb.walker       307919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.inst        165344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.data         39885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.dtb.walker         2953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.itb.walker        44624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.inst        366355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.data        154803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.dtb.walker         3521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.itb.walker        84514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.inst         82226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.data         23415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.dtb.walker         1544                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.itb.walker        12821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.inst        291396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.data        129655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.dtb.walker         2555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.itb.walker        68065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.inst        185769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.data         53863                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.dtb.walker         3069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.itb.walker        49407                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.inst        189603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.data         78356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.dtb.walker         1790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.itb.walker        48730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.inst        178454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.data         84084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.dtb.walker         4003                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.itb.walker        31408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.inst       3195489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.data       1109014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.dtb.walker       394663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.itb.walker       929085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.inst        376970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.data        186146                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.dtb.walker        13846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.itb.walker        87833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.inst        450164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.data        191010                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.dtb.walker        16765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.itb.walker        84021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.inst        218945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.data        112362                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.dtb.walker         9769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.itb.walker        46828                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.inst        359690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.data        196973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.dtb.walker        19619                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.itb.walker        82328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.inst        436342                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.data        204884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.dtb.walker        17968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.itb.walker       103597                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.inst       1359616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.data        477585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.dtb.walker       141570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.itb.walker       449166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.inst        341556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.data        199013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.dtb.walker        17540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.itb.walker        75656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.inst        648521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.data        167816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.dtb.walker        49425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.itb.walker       145448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.inst        493655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.data        237440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.dtb.walker        16812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.itb.walker       101570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.inst        451584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.data        221664                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.dtb.walker        23032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.itb.walker       106460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.inst        963971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.data        272248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.dtb.walker        32817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.itb.walker       242583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.inst        315249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.data        134274                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.dtb.walker        16118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.itb.walker        74918                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.inst        207833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.data        120474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.dtb.walker        10995                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.itb.walker        44416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.inst        199541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.data        109352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.dtb.walker         9455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.itb.walker        43575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.inst       1701941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.data        306645                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.dtb.walker       110905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.itb.walker       491059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.inst        255792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.data        125985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.dtb.walker        10656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.itb.walker        55824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.inst        510085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.data        181400                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.dtb.walker        39389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.itb.walker       135053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.inst        182368                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.data         95669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.dtb.walker         8071                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.itb.walker        37174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.inst        230316                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.data         78875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.dtb.walker        14904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.itb.walker        56776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.inst        278741                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.data        147681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.dtb.walker         7587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.itb.walker        68873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.inst        124916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.data         48877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.dtb.walker         4248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.itb.walker        27086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.inst        176037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.data         67236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.dtb.walker         6824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.itb.walker        35907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.inst        112261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.data         41600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.dtb.walker         3216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.itb.walker        25612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.inst        625459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.data        171562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.dtb.walker        40621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.itb.walker       183256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.inst        565528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.data        150091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.dtb.walker        16357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.itb.walker       169531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.inst        539307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.data        179669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.dtb.walker        39220                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.itb.walker       144950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.inst        280443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.data        165870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.dtb.walker        13276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.itb.walker        61595                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.inst        164712                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.data         86279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.dtb.walker         7586                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.itb.walker        35257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.inst        205594                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.data         97270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.dtb.walker          564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.itb.walker        27685                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.inst        246517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.data        158862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.dtb.walker        12954                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.itb.walker        52352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.inst        209975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.data         64856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.dtb.walker         6123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.itb.walker        57131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.inst        144157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.data         62504                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.dtb.walker         6681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.itb.walker        25960                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.inst        125768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.data         63735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.dtb.walker         5788                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.itb.walker        25110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.inst        465664                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.data        152599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.dtb.walker        37133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.itb.walker       128321                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.inst        201086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.data         83338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.dtb.walker         6951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.itb.walker        46676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.inst        103726                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.data         50185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.dtb.walker         5158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.itb.walker        20453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.inst         83075                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.data         42791                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.dtb.walker         3959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.itb.walker        15591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.inst        455049                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.data        121923                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.dtb.walker        36750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.itb.walker       108975                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.inst        138865                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.data         73394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.dtb.walker         6233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.itb.walker        29643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.inst        148738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.data         84041                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.dtb.walker         7442                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.itb.walker        32517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.inst        194589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.data         84149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.dtb.walker        12031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.itb.walker        43420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.inst        220862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.data         76383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.dtb.walker         7085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.itb.walker        56872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.inst        203131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.data        112933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.dtb.walker         9862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.itb.walker        43445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.inst        149749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.data         75469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.dtb.walker         7544                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.itb.walker        29987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.inst         91258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.data         47830                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.dtb.walker         4051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.itb.walker        17569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.inst         79290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.data         36934                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.dtb.walker         3012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.itb.walker        15453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.inst        156940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.data         82102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.dtb.walker         7642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.itb.walker        31495                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.inst        240458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.data         98264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.dtb.walker        10142                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.itb.walker        60772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.inst        382971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.data        128978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.dtb.walker        31014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.itb.walker       105239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.inst         80221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.data         35658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.dtb.walker         3114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.itb.walker        17730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.inst        120727                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.data         60515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.dtb.walker         5853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.itb.walker        26029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.inst        274837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.data         87769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.dtb.walker        23142                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.itb.walker        76643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.inst         75064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.data         30744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.dtb.walker         2778                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.itb.walker        17250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.inst        101876                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.data         46348                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.dtb.walker         4283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.itb.walker        21724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.inst        279792                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.data         75006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.dtb.walker        21888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.itb.walker        61183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.inst         67598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.data         33256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.dtb.walker         2567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.itb.walker        14046                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            50323884                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu00.inst      0.018341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu00.data      0.916188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu00.dtb.walker     0.021595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu00.itb.walker     0.001647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.inst      0.037933                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.data      0.401404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.dtb.walker     0.027430                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.itb.walker     0.001905                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.inst      0.008688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.data      0.239789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.dtb.walker     0.013632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.itb.walker     0.000024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.inst      0.026318                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.data      0.310228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.dtb.walker     0.033679                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.itb.walker     0.001092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.inst      0.007148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.data      0.232139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.dtb.walker     0.010176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.itb.walker     0.000029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.inst      0.016725                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.data      0.260364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.dtb.walker     0.023460                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.itb.walker     0.001255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.inst      0.026434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.data      0.279506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.dtb.walker     0.020670                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.itb.walker     0.000431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.inst      0.035062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.data      0.347343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.dtb.walker     0.023982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.itb.walker     0.002674                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.inst      0.037710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.data      0.316853                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.dtb.walker     0.004873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.itb.walker     0.002014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.inst      0.041483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.data      0.278668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.dtb.walker     0.008883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.itb.walker     0.000603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.inst      0.032777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.data      0.348280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.dtb.walker     0.011333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.itb.walker     0.001369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.inst      0.048725                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.data      0.393158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.dtb.walker     0.014331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.itb.walker     0.001879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.inst      0.045592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.data      0.342717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.dtb.walker     0.008155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.itb.walker     0.001239                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.inst      0.040908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.data      0.313324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.dtb.walker     0.014025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.itb.walker     0.001265                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.inst      0.015762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.data      0.291165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.dtb.walker     0.005467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.itb.walker     0.000786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.inst      0.047796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.data      0.300865                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.dtb.walker     0.014538                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.itb.walker     0.002696                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.inst      0.022707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.data      0.255083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.dtb.walker     0.011088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.itb.walker     0.002750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.inst      0.036082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.data      0.299452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.dtb.walker     0.010528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.itb.walker     0.001191                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.inst      0.036992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.data      0.327094                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.dtb.walker     0.015500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.itb.walker     0.003344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.inst      0.015716                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.data      0.282246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.dtb.walker     0.011183                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.itb.walker     0.000672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.inst      0.028359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.data      0.281477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.dtb.walker     0.019047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.itb.walker     0.003697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.inst      0.051806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.data      0.311661                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.dtb.walker     0.013552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.itb.walker     0.003512                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.inst      0.052826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.data      0.309834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.dtb.walker     0.009519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.itb.walker     0.001652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.inst      0.019288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.data      0.154932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.dtb.walker     0.008999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.itb.walker     0.003215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.inst      0.037761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.data      0.314664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.dtb.walker     0.016704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.itb.walker     0.002347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.inst      0.019238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.data      0.240397                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.dtb.walker     0.019447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.itb.walker     0.004828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.inst      0.046401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.data      0.395342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.dtb.walker     0.018585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.itb.walker     0.002825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.inst      0.017003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.data      0.250130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.dtb.walker     0.014291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.itb.walker     0.003910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.inst      0.018200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.data      0.238480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.dtb.walker     0.019507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.itb.walker     0.001437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.inst      0.018284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.data      0.273994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.dtb.walker     0.017891                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.itb.walker     0.001698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.inst      0.034476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.data      0.321063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.dtb.walker     0.016266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.itb.walker     0.002200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.inst      0.018760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.data      0.266106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.dtb.walker     0.017413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.itb.walker     0.000976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.inst      0.037772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.data      0.301005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.dtb.walker     0.013171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.itb.walker     0.002827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.inst      0.018360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.data      0.218541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.dtb.walker     0.020419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.itb.walker     0.001970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.inst      0.013501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.data      0.245986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.dtb.walker     0.015808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.itb.walker     0.005333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.inst      0.040069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.data      0.318008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.dtb.walker     0.011148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.itb.walker     0.001234                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.inst      0.042978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.data      0.307607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.dtb.walker     0.015819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.itb.walker     0.000737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu37.inst      0.036042                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu37.data      0.177629                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu37.dtb.walker     0.019504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.inst      0.067788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.data      0.421020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.dtb.walker     0.016829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.itb.walker     0.002178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.inst      0.013216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.data      0.269890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.dtb.walker     0.016005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.itb.walker     0.000893                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.inst      0.065234                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.data      0.355385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.dtb.walker     0.022751                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.itb.walker     0.005508                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.inst      0.040702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.data      0.282325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.dtb.walker     0.018314                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.itb.walker     0.002788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.inst      0.014064                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.data      0.252459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.dtb.walker     0.014677                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.itb.walker     0.005471                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.inst      0.051968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.data      0.349036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.dtb.walker     0.035247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.itb.walker     0.006513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.inst      0.045051                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.data      0.323105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.dtb.walker     0.015316                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.itb.walker     0.003031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.inst      0.050292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.data      0.237246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.dtb.walker     0.013640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.itb.walker     0.001475                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.inst      0.017209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.data      0.270285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.dtb.walker     0.017932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.itb.walker     0.005304                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.inst      0.047334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.data      0.285991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.dtb.walker     0.017006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.itb.walker     0.001687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.inst      0.052556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.data      0.341321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.dtb.walker     0.014243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.itb.walker     0.002768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.inst      0.047331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.data      0.325066                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.dtb.walker     0.012551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.itb.walker     0.003409                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.inst      0.026596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.data      0.311182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.dtb.walker     0.021313                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.itb.walker     0.001547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.inst      0.049569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.data      0.340476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.dtb.walker     0.014906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.itb.walker     0.001611                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.inst      0.045930                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.data      0.309319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.dtb.walker     0.013388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.itb.walker     0.002634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.inst      0.034112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.data      0.257851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.dtb.walker     0.009874                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.itb.walker     0.000455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.inst      0.030054                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.data      0.176125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.dtb.walker     0.013280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.itb.walker     0.000582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.inst      0.038218                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.data      0.280627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.dtb.walker     0.015179                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.itb.walker     0.002921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.inst      0.022320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.data      0.249634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.dtb.walker     0.018241                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.itb.walker     0.001761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.inst      0.008883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.data      0.236428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.dtb.walker     0.015606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.itb.walker     0.004951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.inst      0.020219                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.data      0.264176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.dtb.walker     0.014772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.itb.walker     0.000959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.inst      0.073621                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.data      0.453210                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.dtb.walker     0.028362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.itb.walker     0.004610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.inst      0.007528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.data      0.258827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.dtb.walker     0.017155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.itb.walker     0.004906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.inst      0.009965                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.data      0.346864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.dtb.walker     0.031317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.itb.walker     0.004928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.inst      0.047224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.data      0.369185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.dtb.walker     0.022881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.itb.walker     0.004511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.inst      0.016369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.data      0.326227                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.dtb.walker     0.017772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.itb.walker     0.004691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.inst      0.061496                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.data      0.339698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.dtb.walker     0.022594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.itb.walker     0.001068                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.247497                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu00.inst     0.018341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu00.data     0.916188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu00.dtb.walker     0.021595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu00.itb.walker     0.001647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.inst     0.037933                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.data     0.401404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.dtb.walker     0.027430                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.itb.walker     0.001905                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.inst     0.008688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.data     0.239789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.dtb.walker     0.013632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.itb.walker     0.000024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.inst     0.026318                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.data     0.310228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.dtb.walker     0.033679                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.itb.walker     0.001092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.inst     0.007148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.data     0.232139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.dtb.walker     0.010176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.itb.walker     0.000029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.inst     0.016725                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.data     0.260364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.dtb.walker     0.023460                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.itb.walker     0.001255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.inst     0.026434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.data     0.279506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.dtb.walker     0.020670                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.itb.walker     0.000431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.inst     0.035062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.data     0.347343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.dtb.walker     0.023982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.itb.walker     0.002674                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.inst     0.037710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.data     0.316853                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.dtb.walker     0.004873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.itb.walker     0.002014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.inst     0.041483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.data     0.278668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.dtb.walker     0.008883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.itb.walker     0.000603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.inst     0.032777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.data     0.348280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.dtb.walker     0.011333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.itb.walker     0.001369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.inst     0.048725                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.data     0.393158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.dtb.walker     0.014331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.itb.walker     0.001879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.inst     0.045592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.data     0.342717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.dtb.walker     0.008155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.itb.walker     0.001239                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.inst     0.040908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.data     0.313324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.dtb.walker     0.014025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.itb.walker     0.001265                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.inst     0.015762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.data     0.291165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.dtb.walker     0.005467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.itb.walker     0.000786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.inst     0.047796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.data     0.300865                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.dtb.walker     0.014538                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.itb.walker     0.002696                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.inst     0.022707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.data     0.255083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.dtb.walker     0.011088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.itb.walker     0.002750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.inst     0.036082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.data     0.299452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.dtb.walker     0.010528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.itb.walker     0.001191                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.inst     0.036992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.data     0.327094                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.dtb.walker     0.015500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.itb.walker     0.003344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.inst     0.015716                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.data     0.282246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.dtb.walker     0.011183                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.itb.walker     0.000672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.inst     0.028359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.data     0.281477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.dtb.walker     0.019047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.itb.walker     0.003697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.inst     0.051806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.data     0.311661                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.dtb.walker     0.013552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.itb.walker     0.003512                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.inst     0.052826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.data     0.309834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.dtb.walker     0.009519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.itb.walker     0.001652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.inst     0.019288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.data     0.154932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.dtb.walker     0.008999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.itb.walker     0.003215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.inst     0.037761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.data     0.314664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.dtb.walker     0.016704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.itb.walker     0.002347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.inst     0.019238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.data     0.240397                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.dtb.walker     0.019447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.itb.walker     0.004828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.inst     0.046401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.data     0.395342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.dtb.walker     0.018585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.itb.walker     0.002825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.inst     0.017003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.data     0.250130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.dtb.walker     0.014291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.itb.walker     0.003910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.inst     0.018200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.data     0.238480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.dtb.walker     0.019507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.itb.walker     0.001437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.inst     0.018284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.data     0.273994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.dtb.walker     0.017891                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.itb.walker     0.001698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.inst     0.034476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.data     0.321063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.dtb.walker     0.016266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.itb.walker     0.002200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.inst     0.018760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.data     0.266106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.dtb.walker     0.017413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.itb.walker     0.000976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.inst     0.037772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.data     0.301005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.dtb.walker     0.013171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.itb.walker     0.002827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.inst     0.018360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.data     0.218541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.dtb.walker     0.020419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.itb.walker     0.001970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.inst     0.013501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.data     0.245986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.dtb.walker     0.015808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.itb.walker     0.005333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.inst     0.040069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.data     0.318008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.dtb.walker     0.011148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.itb.walker     0.001234                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.inst     0.042978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.data     0.307607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.dtb.walker     0.015819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.itb.walker     0.000737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu37.inst     0.036042                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu37.data     0.177629                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu37.dtb.walker     0.019504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.inst     0.067788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.data     0.421020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.dtb.walker     0.016829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.itb.walker     0.002178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.inst     0.013216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.data     0.269890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.dtb.walker     0.016005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.itb.walker     0.000893                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.inst     0.065234                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.data     0.355385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.dtb.walker     0.022751                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.itb.walker     0.005508                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.inst     0.040702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.data     0.282325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.dtb.walker     0.018314                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.itb.walker     0.002788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.inst     0.014064                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.data     0.252459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.dtb.walker     0.014677                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.itb.walker     0.005471                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.inst     0.051968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.data     0.349036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.dtb.walker     0.035247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.itb.walker     0.006513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.inst     0.045051                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.data     0.323105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.dtb.walker     0.015316                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.itb.walker     0.003031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.inst     0.050292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.data     0.237246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.dtb.walker     0.013640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.itb.walker     0.001475                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.inst     0.017209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.data     0.270285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.dtb.walker     0.017932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.itb.walker     0.005304                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.inst     0.047334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.data     0.285991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.dtb.walker     0.017006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.itb.walker     0.001687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.inst     0.052556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.data     0.341321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.dtb.walker     0.014243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.itb.walker     0.002768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.inst     0.047331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.data     0.325066                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.dtb.walker     0.012551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.itb.walker     0.003409                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.inst     0.026596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.data     0.311182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.dtb.walker     0.021313                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.itb.walker     0.001547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.inst     0.049569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.data     0.340476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.dtb.walker     0.014906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.itb.walker     0.001611                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.inst     0.045930                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.data     0.309319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.dtb.walker     0.013388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.itb.walker     0.002634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.inst     0.034112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.data     0.257851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.dtb.walker     0.009874                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.itb.walker     0.000455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.inst     0.030054                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.data     0.176125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.dtb.walker     0.013280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.itb.walker     0.000582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.inst     0.038218                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.data     0.280627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.dtb.walker     0.015179                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.itb.walker     0.002921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.inst     0.022320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.data     0.249634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.dtb.walker     0.018241                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.itb.walker     0.001761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.inst     0.008883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.data     0.236428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.dtb.walker     0.015606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.itb.walker     0.004951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.inst     0.020219                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.data     0.264176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.dtb.walker     0.014772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.itb.walker     0.000959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.inst     0.073621                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.data     0.453210                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.dtb.walker     0.028362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.itb.walker     0.004610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.inst     0.007528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.data     0.258827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.dtb.walker     0.017155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.itb.walker     0.004906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.inst     0.009965                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.data     0.346864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.dtb.walker     0.031317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.itb.walker     0.004928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.inst     0.047224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.data     0.369185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.dtb.walker     0.022881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.itb.walker     0.004511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.inst     0.016369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.data     0.326227                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.dtb.walker     0.017772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.itb.walker     0.004691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.inst     0.061496                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.data     0.339698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.dtb.walker     0.022594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.itb.walker     0.001068                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.247497                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            13124265                       # number of writebacks
system.l2.writebacks::total                  13124265                       # number of writebacks
system.l2.replacements                       15704826                       # number of replacements
system.l2.ReadReq_hits::.cpu00.dtb.walker        62478                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu00.itb.walker       307412                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu01.dtb.walker         2872                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu01.itb.walker        44539                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu02.dtb.walker         3473                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu02.itb.walker        84512                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu03.dtb.walker         1492                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu03.itb.walker        12807                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu04.dtb.walker         2529                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu04.itb.walker        68063                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu05.dtb.walker         2997                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu05.itb.walker        49345                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu06.dtb.walker         1753                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu06.itb.walker        48709                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu07.dtb.walker         3907                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu07.itb.walker        31324                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu08.dtb.walker       392740                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu08.itb.walker       927214                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu09.dtb.walker        13723                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu09.itb.walker        87780                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu10.dtb.walker        16575                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu10.itb.walker        83906                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu11.dtb.walker         9629                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu11.itb.walker        46740                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu12.dtb.walker        19459                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu12.itb.walker        82226                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu13.dtb.walker        17716                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu13.itb.walker       103466                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu14.dtb.walker       140796                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu14.itb.walker       448813                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu15.dtb.walker        17285                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu15.itb.walker        75452                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu16.dtb.walker        48877                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu16.itb.walker       145048                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu17.dtb.walker        16635                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu17.itb.walker       101449                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu18.dtb.walker        22675                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu18.itb.walker       106104                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu19.dtb.walker        32450                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu19.itb.walker       242420                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu20.dtb.walker        15811                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu20.itb.walker        74641                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu21.dtb.walker        10846                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu21.itb.walker        44260                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu22.dtb.walker         9365                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu22.itb.walker        43503                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu23.dtb.walker       109907                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu23.itb.walker       489480                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu24.dtb.walker        10478                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu24.itb.walker        55693                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu25.dtb.walker        38623                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu25.itb.walker       134401                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu26.dtb.walker         7921                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu26.itb.walker        37069                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu27.dtb.walker        14691                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu27.itb.walker        56554                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu28.dtb.walker         7439                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu28.itb.walker        68774                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu29.dtb.walker         4172                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu29.itb.walker        27040                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu30.dtb.walker         6713                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu30.itb.walker        35828                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu31.dtb.walker         3160                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu31.itb.walker        25587                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu32.dtb.walker        40086                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu32.itb.walker       182738                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu33.dtb.walker        16023                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu33.itb.walker       169197                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu34.dtb.walker        38600                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu34.itb.walker       144177                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu35.dtb.walker        13128                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu35.itb.walker        61519                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu36.dtb.walker         7466                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu36.itb.walker        35231                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu37.dtb.walker          553                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu37.itb.walker        27685                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu38.dtb.walker        12736                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu38.itb.walker        52238                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu39.dtb.walker         6025                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu39.itb.walker        57080                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu40.dtb.walker         6529                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu40.itb.walker        25817                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu41.dtb.walker         5682                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu41.itb.walker        25040                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu42.dtb.walker        36588                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu42.itb.walker       127619                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu43.dtb.walker         6706                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu43.itb.walker        46372                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu44.dtb.walker         5079                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu44.itb.walker        20391                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu45.dtb.walker         3905                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu45.itb.walker        15568                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu46.dtb.walker        36091                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu46.itb.walker       108397                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu47.dtb.walker         6127                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu47.itb.walker        29593                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu48.dtb.walker         7336                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu48.itb.walker        32427                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu49.dtb.walker        11880                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu49.itb.walker        43272                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu50.dtb.walker         6934                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu50.itb.walker        56784                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu51.dtb.walker         9715                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu51.itb.walker        43375                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu52.dtb.walker         7443                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu52.itb.walker        29908                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu53.dtb.walker         4011                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu53.itb.walker        17561                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu54.dtb.walker         2972                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu54.itb.walker        15444                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu55.dtb.walker         7526                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu55.itb.walker        31403                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu56.dtb.walker         9957                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu56.itb.walker        60665                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu57.dtb.walker        30530                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu57.itb.walker       104718                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu58.dtb.walker         3068                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu58.itb.walker        17713                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu59.dtb.walker         5687                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu59.itb.walker        25909                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu60.dtb.walker        22745                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu60.itb.walker        76267                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu61.dtb.walker         2691                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu61.itb.walker        17165                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu62.dtb.walker         4185                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu62.itb.walker        21626                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu63.dtb.walker        21499                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu63.itb.walker        60896                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu64.dtb.walker         2509                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu64.itb.walker        14031                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7459184                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu00.dtb.walker         1379                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu00.itb.walker          507                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu01.dtb.walker           81                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu01.itb.walker           85                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu02.dtb.walker           48                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu02.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu03.dtb.walker           52                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu03.itb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu04.dtb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu04.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu05.dtb.walker           72                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu05.itb.walker           62                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu06.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu06.itb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu07.dtb.walker           96                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu07.itb.walker           84                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu08.dtb.walker         1923                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu08.itb.walker         1871                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu09.dtb.walker          123                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu09.itb.walker           53                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu10.dtb.walker          190                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu10.itb.walker          115                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu11.dtb.walker          140                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu11.itb.walker           88                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu12.dtb.walker          160                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu12.itb.walker          102                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu13.dtb.walker          252                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu13.itb.walker          131                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu14.dtb.walker          774                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu14.itb.walker          353                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu15.dtb.walker          255                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu15.itb.walker          204                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu16.dtb.walker          548                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu16.itb.walker          400                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu17.dtb.walker          177                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu17.itb.walker          121                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu18.dtb.walker          357                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu18.itb.walker          356                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu19.dtb.walker          367                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu19.itb.walker          163                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu20.dtb.walker          307                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu20.itb.walker          277                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu21.dtb.walker          149                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu21.itb.walker          156                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu22.dtb.walker           90                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu22.itb.walker           72                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu23.dtb.walker          998                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu23.itb.walker         1579                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu24.dtb.walker          178                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu24.itb.walker          131                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu25.dtb.walker          766                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu25.itb.walker          652                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu26.dtb.walker          150                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu26.itb.walker          105                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu27.dtb.walker          213                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu27.itb.walker          222                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu28.dtb.walker          148                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu28.itb.walker           99                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu29.dtb.walker           76                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu29.itb.walker           46                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu30.dtb.walker          111                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu30.itb.walker           79                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu31.dtb.walker           56                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu31.itb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu32.dtb.walker          535                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu32.itb.walker          518                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu33.dtb.walker          334                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu33.itb.walker          334                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu34.dtb.walker          620                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu34.itb.walker          773                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu35.dtb.walker          148                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu35.itb.walker           76                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu36.dtb.walker          120                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu36.itb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu37.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu38.dtb.walker          218                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu38.itb.walker          114                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu39.dtb.walker           98                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu39.itb.walker           51                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu40.dtb.walker          152                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu40.itb.walker          143                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu41.dtb.walker          106                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu41.itb.walker           70                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu42.dtb.walker          545                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu42.itb.walker          702                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu43.dtb.walker          245                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu43.itb.walker          304                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu44.dtb.walker           79                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu44.itb.walker           62                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu45.dtb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu45.itb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu46.dtb.walker          659                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu46.itb.walker          578                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu47.dtb.walker          106                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu47.itb.walker           50                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu48.dtb.walker          106                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu48.itb.walker           90                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu49.dtb.walker          151                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu49.itb.walker          148                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu50.dtb.walker          151                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu50.itb.walker           88                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu51.dtb.walker          147                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu51.itb.walker           70                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu52.dtb.walker          101                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu52.itb.walker           79                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu53.dtb.walker           40                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu53.itb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu54.dtb.walker           40                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu54.itb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu55.dtb.walker          116                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu55.itb.walker           92                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu56.dtb.walker          185                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu56.itb.walker          107                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu57.dtb.walker          484                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu57.itb.walker          521                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu58.dtb.walker           46                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu58.itb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu59.dtb.walker          166                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu59.itb.walker          120                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu60.dtb.walker          397                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu60.itb.walker          376                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu61.dtb.walker           87                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu61.itb.walker           85                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu62.dtb.walker           98                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu62.itb.walker           98                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu63.dtb.walker          389                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu63.itb.walker          287                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu64.dtb.walker           58                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu64.itb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 31302                       # number of ReadReq misses
system.l2.ReadReq_accesses::.cpu00.dtb.walker        63857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu00.itb.walker       307919                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu01.dtb.walker         2953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu01.itb.walker        44624                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu02.dtb.walker         3521                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu02.itb.walker        84514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu03.dtb.walker         1544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu03.itb.walker        12821                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu04.dtb.walker         2555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu04.itb.walker        68065                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu05.dtb.walker         3069                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu05.itb.walker        49407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu06.dtb.walker         1790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu06.itb.walker        48730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu07.dtb.walker         4003                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu07.itb.walker        31408                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu08.dtb.walker       394663                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu08.itb.walker       929085                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu09.dtb.walker        13846                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu09.itb.walker        87833                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu10.dtb.walker        16765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu10.itb.walker        84021                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu11.dtb.walker         9769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu11.itb.walker        46828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu12.dtb.walker        19619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu12.itb.walker        82328                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu13.dtb.walker        17968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu13.itb.walker       103597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu14.dtb.walker       141570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu14.itb.walker       449166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu15.dtb.walker        17540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu15.itb.walker        75656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu16.dtb.walker        49425                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu16.itb.walker       145448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu17.dtb.walker        16812                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu17.itb.walker       101570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu18.dtb.walker        23032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu18.itb.walker       106460                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu19.dtb.walker        32817                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu19.itb.walker       242583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu20.dtb.walker        16118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu20.itb.walker        74918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu21.dtb.walker        10995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu21.itb.walker        44416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu22.dtb.walker         9455                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu22.itb.walker        43575                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu23.dtb.walker       110905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu23.itb.walker       491059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu24.dtb.walker        10656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu24.itb.walker        55824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu25.dtb.walker        39389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu25.itb.walker       135053                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu26.dtb.walker         8071                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu26.itb.walker        37174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu27.dtb.walker        14904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu27.itb.walker        56776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu28.dtb.walker         7587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu28.itb.walker        68873                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu29.dtb.walker         4248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu29.itb.walker        27086                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu30.dtb.walker         6824                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu30.itb.walker        35907                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu31.dtb.walker         3216                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu31.itb.walker        25612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu32.dtb.walker        40621                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu32.itb.walker       183256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu33.dtb.walker        16357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu33.itb.walker       169531                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu34.dtb.walker        39220                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu34.itb.walker       144950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu35.dtb.walker        13276                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu35.itb.walker        61595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu36.dtb.walker         7586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu36.itb.walker        35257                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu37.dtb.walker          564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu37.itb.walker        27685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu38.dtb.walker        12954                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu38.itb.walker        52352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu39.dtb.walker         6123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu39.itb.walker        57131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu40.dtb.walker         6681                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu40.itb.walker        25960                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu41.dtb.walker         5788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu41.itb.walker        25110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu42.dtb.walker        37133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu42.itb.walker       128321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu43.dtb.walker         6951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu43.itb.walker        46676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu44.dtb.walker         5158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu44.itb.walker        20453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu45.dtb.walker         3959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu45.itb.walker        15591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu46.dtb.walker        36750                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu46.itb.walker       108975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu47.dtb.walker         6233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu47.itb.walker        29643                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu48.dtb.walker         7442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu48.itb.walker        32517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu49.dtb.walker        12031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu49.itb.walker        43420                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu50.dtb.walker         7085                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu50.itb.walker        56872                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu51.dtb.walker         9862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu51.itb.walker        43445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu52.dtb.walker         7544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu52.itb.walker        29987                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu53.dtb.walker         4051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu53.itb.walker        17569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu54.dtb.walker         3012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu54.itb.walker        15453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu55.dtb.walker         7642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu55.itb.walker        31495                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu56.dtb.walker        10142                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu56.itb.walker        60772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu57.dtb.walker        31014                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu57.itb.walker       105239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu58.dtb.walker         3114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu58.itb.walker        17730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu59.dtb.walker         5853                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu59.itb.walker        26029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu60.dtb.walker        23142                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu60.itb.walker        76643                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu61.dtb.walker         2778                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu61.itb.walker        17250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu62.dtb.walker         4283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu62.itb.walker        21724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu63.dtb.walker        21888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu63.itb.walker        61183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu64.dtb.walker         2567                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu64.itb.walker        14046                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             7490486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu00.dtb.walker     0.021595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu00.itb.walker     0.001647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu01.dtb.walker     0.027430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu01.itb.walker     0.001905                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu02.dtb.walker     0.013632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu02.itb.walker     0.000024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu03.dtb.walker     0.033679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu03.itb.walker     0.001092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu04.dtb.walker     0.010176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu04.itb.walker     0.000029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu05.dtb.walker     0.023460                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu05.itb.walker     0.001255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu06.dtb.walker     0.020670                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu06.itb.walker     0.000431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu07.dtb.walker     0.023982                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu07.itb.walker     0.002674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu08.dtb.walker     0.004873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu08.itb.walker     0.002014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu09.dtb.walker     0.008883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu09.itb.walker     0.000603                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu10.dtb.walker     0.011333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu10.itb.walker     0.001369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu11.dtb.walker     0.014331                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu11.itb.walker     0.001879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu12.dtb.walker     0.008155                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu12.itb.walker     0.001239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu13.dtb.walker     0.014025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu13.itb.walker     0.001265                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu14.dtb.walker     0.005467                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu14.itb.walker     0.000786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu15.dtb.walker     0.014538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu15.itb.walker     0.002696                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu16.dtb.walker     0.011088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu16.itb.walker     0.002750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu17.dtb.walker     0.010528                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu17.itb.walker     0.001191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu18.dtb.walker     0.015500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu18.itb.walker     0.003344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu19.dtb.walker     0.011183                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu19.itb.walker     0.000672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu20.dtb.walker     0.019047                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu20.itb.walker     0.003697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu21.dtb.walker     0.013552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu21.itb.walker     0.003512                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu22.dtb.walker     0.009519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu22.itb.walker     0.001652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu23.dtb.walker     0.008999                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu23.itb.walker     0.003215                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu24.dtb.walker     0.016704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu24.itb.walker     0.002347                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu25.dtb.walker     0.019447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu25.itb.walker     0.004828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu26.dtb.walker     0.018585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu26.itb.walker     0.002825                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu27.dtb.walker     0.014291                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu27.itb.walker     0.003910                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu28.dtb.walker     0.019507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu28.itb.walker     0.001437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu29.dtb.walker     0.017891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu29.itb.walker     0.001698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu30.dtb.walker     0.016266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu30.itb.walker     0.002200                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu31.dtb.walker     0.017413                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu31.itb.walker     0.000976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu32.dtb.walker     0.013171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu32.itb.walker     0.002827                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu33.dtb.walker     0.020419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu33.itb.walker     0.001970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu34.dtb.walker     0.015808                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu34.itb.walker     0.005333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu35.dtb.walker     0.011148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu35.itb.walker     0.001234                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu36.dtb.walker     0.015819                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu36.itb.walker     0.000737                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu37.dtb.walker     0.019504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu38.dtb.walker     0.016829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu38.itb.walker     0.002178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu39.dtb.walker     0.016005                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu39.itb.walker     0.000893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu40.dtb.walker     0.022751                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu40.itb.walker     0.005508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu41.dtb.walker     0.018314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu41.itb.walker     0.002788                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu42.dtb.walker     0.014677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu42.itb.walker     0.005471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu43.dtb.walker     0.035247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu43.itb.walker     0.006513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu44.dtb.walker     0.015316                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu44.itb.walker     0.003031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu45.dtb.walker     0.013640                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu45.itb.walker     0.001475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu46.dtb.walker     0.017932                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu46.itb.walker     0.005304                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu47.dtb.walker     0.017006                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu47.itb.walker     0.001687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu48.dtb.walker     0.014243                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu48.itb.walker     0.002768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu49.dtb.walker     0.012551                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu49.itb.walker     0.003409                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu50.dtb.walker     0.021313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu50.itb.walker     0.001547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu51.dtb.walker     0.014906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu51.itb.walker     0.001611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu52.dtb.walker     0.013388                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu52.itb.walker     0.002634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu53.dtb.walker     0.009874                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu53.itb.walker     0.000455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu54.dtb.walker     0.013280                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu54.itb.walker     0.000582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu55.dtb.walker     0.015179                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu55.itb.walker     0.002921                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu56.dtb.walker     0.018241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu56.itb.walker     0.001761                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu57.dtb.walker     0.015606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu57.itb.walker     0.004951                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu58.dtb.walker     0.014772                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu58.itb.walker     0.000959                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu59.dtb.walker     0.028362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu59.itb.walker     0.004610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu60.dtb.walker     0.017155                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu60.itb.walker     0.004906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu61.dtb.walker     0.031317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu61.itb.walker     0.004928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu62.dtb.walker     0.022881                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu62.itb.walker     0.004511                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu63.dtb.walker     0.017772                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu63.itb.walker     0.004691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu64.dtb.walker     0.022594                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu64.itb.walker     0.001068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004179                       # miss rate for ReadReq accesses
system.l2.WritebackDirty_hits::.writebacks     16294641                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16294641                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     16294641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16294641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10380051                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10380051                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10380051                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10380051                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks         945913                       # number of WriteClean hits
system.l2.WriteClean_hits::total               945913                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks       945913                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total           945913                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu00.data          13702                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu01.data           1612                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu02.data           4616                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu03.data            870                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu04.data           3243                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu05.data           1925                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu06.data           1980                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu07.data           2381                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu08.data          10460                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu09.data           6688                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu10.data           5811                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu11.data           3498                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu12.data           5933                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu13.data           7971                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu14.data           8205                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu15.data           7126                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu16.data           3543                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu17.data           7449                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu18.data           6882                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu19.data           5753                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu20.data           3860                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu21.data           3625                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu22.data           3925                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu23.data           5663                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu24.data           4707                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu25.data           2355                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu26.data           3373                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu27.data           2291                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu28.data           4274                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu29.data           2021                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu30.data           1697                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu31.data           1638                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu32.data           4177                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu33.data           3229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu34.data           3094                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu35.data           5828                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu36.data           3257                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu37.data           3183                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu38.data           5728                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu39.data           2560                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu40.data           1862                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu41.data           2425                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu42.data           2587                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu43.data           2416                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu44.data           1454                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu45.data           1671                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu46.data           2690                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu47.data           3317                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu48.data           2861                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu49.data           6602                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu50.data           2550                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu51.data           4369                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu52.data           2475                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu53.data           1791                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu54.data           1559                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu55.data           2727                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu56.data           3792                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu57.data           2552                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu58.data           1300                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu59.data           2128                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu60.data           1686                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu61.data           1090                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu62.data           1920                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu63.data           1883                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu64.data           1341                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               241181                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu00.data         3606                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu01.data          768                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu02.data          812                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu03.data          619                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu04.data          749                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu05.data         1170                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu06.data         1001                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu07.data          893                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu08.data         5414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu09.data         3169                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu10.data         2637                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu11.data         1927                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu12.data         2188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu13.data         2646                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu14.data         4375                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu15.data         3945                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu16.data         1827                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu17.data         2137                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu18.data         4336                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu19.data         3271                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu20.data         1680                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu21.data         2201                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu22.data         1907                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu23.data         4301                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu24.data         2125                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu25.data         1654                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu26.data         2275                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu27.data         1026                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu28.data         2655                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu29.data          922                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu30.data         1425                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu31.data          897                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu32.data         3391                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu33.data         2527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu34.data         1656                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu35.data         2511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu36.data         2566                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu37.data         2129                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu38.data         3340                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu39.data          932                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu40.data         2447                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu41.data         1460                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu42.data         1042                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu43.data         2537                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu44.data          918                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu45.data          778                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu46.data         1164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu47.data         2604                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu48.data         3383                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu49.data         4262                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu50.data         2970                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu51.data         2196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu52.data         2414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu53.data         1333                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu54.data          733                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu55.data         1666                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu56.data         3414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu57.data         1223                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu58.data         1805                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu59.data         1388                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu60.data          705                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu61.data          815                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu62.data         2139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu63.data          981                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu64.data          737                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             134724                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu00.data        17308                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu01.data         2380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu02.data         5428                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu03.data         1489                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu04.data         3992                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu05.data         3095                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu06.data         2981                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu07.data         3274                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu08.data        15874                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu09.data         9857                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu10.data         8448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu11.data         5425                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu12.data         8121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu13.data        10617                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu14.data        12580                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu15.data        11071                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu16.data         5370                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu17.data         9586                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu18.data        11218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu19.data         9024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu20.data         5540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu21.data         5826                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu22.data         5832                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu23.data         9964                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu24.data         6832                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu25.data         4009                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu26.data         5648                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu27.data         3317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu28.data         6929                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu29.data         2943                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu30.data         3122                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu31.data         2535                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu32.data         7568                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu33.data         5756                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu34.data         4750                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu35.data         8339                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu36.data         5823                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu37.data         5312                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu38.data         9068                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu39.data         3492                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu40.data         4309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu41.data         3885                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu42.data         3629                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu43.data         4953                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu44.data         2372                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu45.data         2449                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu46.data         3854                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu47.data         5921                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu48.data         6244                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu49.data        10864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu50.data         5520                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu51.data         6565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu52.data         4889                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu53.data         3124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu54.data         2292                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu55.data         4393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu56.data         7206                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu57.data         3775                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu58.data         3105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu59.data         3516                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu60.data         2391                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu61.data         1905                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu62.data         4059                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu63.data         2864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu64.data         2078                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           375905                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu00.data     0.208343                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu01.data     0.322689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu02.data     0.149595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu03.data     0.415715                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu04.data     0.187625                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu05.data     0.378029                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu06.data     0.335793                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu07.data     0.272755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu08.data     0.341061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu09.data     0.321497                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu10.data     0.312145                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu11.data     0.355207                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu12.data     0.269425                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu13.data     0.249223                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu14.data     0.347774                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu15.data     0.356336                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu16.data     0.340223                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu17.data     0.222929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu18.data     0.386522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu19.data     0.362478                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu20.data     0.303249                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu21.data     0.377789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu22.data     0.326989                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu23.data     0.431654                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu24.data     0.311036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu25.data     0.412572                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu26.data     0.402797                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu27.data     0.309316                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu28.data     0.383172                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu29.data     0.313286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu30.data     0.456438                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu31.data     0.353846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu32.data     0.448071                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu33.data     0.439020                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu34.data     0.348632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu35.data     0.301115                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu36.data     0.440666                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu37.data     0.400791                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu38.data     0.368328                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu39.data     0.266896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu40.data     0.567881                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu41.data     0.375804                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu42.data     0.287131                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu43.data     0.512215                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu44.data     0.387015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu45.data     0.317681                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu46.data     0.302024                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu47.data     0.439791                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu48.data     0.541800                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu49.data     0.392305                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu50.data     0.538043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu51.data     0.334501                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu52.data     0.493762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu53.data     0.426697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu54.data     0.319808                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu55.data     0.379240                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu56.data     0.473772                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu57.data     0.323974                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu58.data     0.581320                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu59.data     0.394767                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu60.data     0.294856                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu61.data     0.427822                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu62.data     0.526977                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu63.data     0.342528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu64.data     0.354668                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.358399                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_hits::.cpu00.data           65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu01.data           43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu02.data           48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu03.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu04.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu05.data           37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu06.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu07.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu08.data          215                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu09.data           56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu10.data           70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu11.data           55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu12.data           59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu13.data           63                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu14.data          105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu15.data           72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu16.data           97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu17.data           55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu18.data           81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu19.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu20.data           62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu21.data           61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu22.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu23.data           52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu24.data           71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu25.data           81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu26.data           77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu27.data           48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu28.data           44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu29.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu30.data           54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu31.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu32.data           83                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu33.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu34.data           63                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu35.data           80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu36.data           49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu37.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu38.data           56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu39.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu40.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu41.data           37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu42.data           79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu43.data           46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu44.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu45.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu46.data           71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu47.data           45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu48.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu49.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu50.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu51.data           46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu52.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu53.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu54.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu55.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu56.data           44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu57.data           98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu58.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu59.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu60.data           43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu61.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu62.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu63.data           66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu64.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3489                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu00.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu01.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu02.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu03.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu04.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu05.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu06.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu07.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu08.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu09.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu10.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu11.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu12.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu13.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu14.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu15.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu16.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu17.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu18.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu19.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu20.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu21.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu22.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu23.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu24.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu25.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu26.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu27.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu28.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu29.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu30.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu31.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu32.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu33.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu34.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu35.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu36.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu37.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu38.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu39.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu40.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu41.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu42.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu43.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu44.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu45.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu46.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu47.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu48.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu49.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu50.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu51.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu52.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu53.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu54.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu55.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu56.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu57.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu58.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu59.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu60.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu61.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu62.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu63.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu64.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1062                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu00.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu01.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu02.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu03.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu04.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu05.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu06.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu07.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu08.data          247                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu09.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu10.data           94                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu11.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu12.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu13.data           85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu14.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu15.data           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu16.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu17.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu18.data          103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu19.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu20.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu21.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu22.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu23.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu24.data           96                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu25.data          104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu26.data           91                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu27.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu28.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu29.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu30.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu31.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu32.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu33.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu34.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu35.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu36.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu37.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu38.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu39.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu40.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu41.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu42.data           89                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu43.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu44.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu45.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu46.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu47.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu48.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu49.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu50.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu51.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu52.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu53.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu54.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu55.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu56.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu57.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu58.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu59.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu60.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu61.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu62.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu63.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu64.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4551                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu00.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu01.data     0.295082                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu02.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu03.data     0.138889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu04.data     0.153846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu05.data     0.119048                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu06.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu07.data     0.173913                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu08.data     0.129555                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu09.data     0.317073                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu10.data     0.255319                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu11.data     0.266667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu12.data     0.243590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu13.data     0.258824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu14.data     0.117647                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu15.data     0.225806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu16.data     0.133929                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu17.data     0.312500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu18.data     0.213592                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu19.data     0.264368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu20.data     0.184211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu21.data     0.265060                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu22.data     0.253968                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu23.data     0.277778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu24.data     0.260417                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu25.data     0.221154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu26.data     0.153846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu27.data     0.186441                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu28.data     0.278689                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu29.data     0.171429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu30.data     0.156250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu31.data     0.194444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu32.data     0.161616                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu33.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu34.data     0.212500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu35.data     0.252336                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu36.data     0.319444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu37.data     0.111111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu38.data     0.325301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu39.data     0.264706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu40.data     0.358491                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu41.data     0.314815                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu42.data     0.112360                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu43.data     0.206897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu44.data     0.350000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu45.data     0.184211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu46.data     0.112500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu47.data     0.318182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu48.data     0.288136                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu49.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu50.data     0.416667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu51.data     0.220339                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu52.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu53.data     0.341463                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu54.data     0.363636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu55.data     0.308824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu56.data     0.435897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu57.data     0.196721                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu58.data     0.243902                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu59.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu60.data     0.140000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu61.data     0.229508                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu62.data     0.340426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu63.data     0.120000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu64.data     0.466667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.233355                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_hits::.cpu00.data          151498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu01.data            2828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu02.data           14255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu03.data            1877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu04.data            9955                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu05.data            6264                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu06.data            5179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu07.data            6659                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu08.data          122843                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu09.data           22016                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu10.data           17896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu11.data            8314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu12.data           19108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu13.data           19695                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu14.data           52954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu15.data           19750                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu16.data           18965                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu17.data           22783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu18.data           23647                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu19.data           31540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu20.data           14593                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu21.data           10824                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu22.data           11625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu23.data           51277                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu24.data           10770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu25.data           21368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu26.data            7262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu27.data            9186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu28.data           14130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu29.data            4397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu30.data            5546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu31.data            3840                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu32.data           16666                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu33.data           26960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu34.data           22461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu35.data           15956                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu36.data            7256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu37.data           10299                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu38.data           12343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu39.data            7563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu40.data            4912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu41.data            5343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu42.data           19625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu43.data            6797                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu44.data            4204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu45.data            4356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu46.data           13491                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu47.data            7015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu48.data            8237                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu49.data            6669                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu50.data            6889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu51.data            9879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu52.data            6588                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu53.data            4553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu54.data            3542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu55.data            7061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu56.data           11055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu57.data           13577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu58.data            2849                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu59.data            4405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu60.data            9399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu61.data            1810                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu62.data            4096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu63.data            7819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu64.data            2357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1038876                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu00.data       8883989                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu01.data          7695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu02.data         29162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu03.data          3076                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu04.data         23932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu05.data          6662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu06.data         12945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu07.data         12506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu08.data         96881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu09.data         20151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu10.data         26645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu11.data         16722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu12.data         27987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu13.data         24386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu14.data         57696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu15.data         25120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu16.data         17051                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu17.data         33937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu18.data         31584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu19.data         27876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu20.data         18318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu21.data         17695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu22.data         13744                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu23.data         18570                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu24.data         17132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu25.data         18780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu26.data         14695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu27.data          9882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu28.data         24669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu29.data          6307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu30.data          8986                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu31.data          5888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu32.data         19115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu33.data         13366                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu34.data         19999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu35.data         21017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu36.data         11969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu37.data          4857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu38.data         24578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu39.data          8189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu40.data          9376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu41.data          8799                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu42.data         16481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu43.data         10631                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu44.data          7735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu45.data          5202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu46.data         14253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu47.data          8782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu48.data         11036                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu49.data         11202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu50.data          8208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu51.data         17200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu52.data         10973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu53.data          6663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu54.data          3338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu55.data          9419                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu56.data         10669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu57.data         14346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu58.data          4991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu59.data          7304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu60.data         10560                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu61.data          4471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu62.data          6219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu63.data          9922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu64.data          4919                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9916458                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.cpu00.data      9035487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu01.data        10523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu02.data        43417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu03.data         4953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu04.data        33887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu05.data        12926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu06.data        18124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu07.data        19165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu08.data       219724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu09.data        42167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu10.data        44541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu11.data        25036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu12.data        47095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu13.data        44081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu14.data       110650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu15.data        44870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu16.data        36016                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu17.data        56720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu18.data        55231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu19.data        59416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu20.data        32911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu21.data        28519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu22.data        25369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu23.data        69847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu24.data        27902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu25.data        40148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu26.data        21957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu27.data        19068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu28.data        38799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu29.data        10704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu30.data        14532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu31.data         9728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu32.data        35781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu33.data        40326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu34.data        42460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu35.data        36973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu36.data        19225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu37.data        15156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu38.data        36921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu39.data        15752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu40.data        14288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu41.data        14142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu42.data        36106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu43.data        17428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu44.data        11939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu45.data         9558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu46.data        27744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu47.data        15797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu48.data        19273                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu49.data        17871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu50.data        15097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu51.data        27079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu52.data        17561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu53.data        11216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu54.data         6880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu55.data        16480                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu56.data        21724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu57.data        27923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu58.data         7840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu59.data        11709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu60.data        19959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu61.data         6281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu62.data        10315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu63.data        17741                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu64.data         7276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10955334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu00.data     0.983233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu01.data     0.731255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu02.data     0.671672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu03.data     0.621038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu04.data     0.706230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu05.data     0.515395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu06.data     0.714246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu07.data     0.652544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu08.data     0.440921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu09.data     0.477886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu10.data     0.598213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu11.data     0.667918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu12.data     0.594267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu13.data     0.553209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu14.data     0.521428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu15.data     0.559840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu16.data     0.473428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu17.data     0.598325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu18.data     0.571853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu19.data     0.469167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu20.data     0.556592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu21.data     0.620464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu22.data     0.541764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu23.data     0.265867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu24.data     0.614006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu25.data     0.467769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu26.data     0.669263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu27.data     0.518250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu28.data     0.635815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu29.data     0.589219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu30.data     0.618359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu31.data     0.605263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu32.data     0.534222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu33.data     0.331449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu34.data     0.471008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu35.data     0.568442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu36.data     0.622575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu37.data     0.320467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu38.data     0.665692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu39.data     0.519870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu40.data     0.656215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu41.data     0.622189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu42.data     0.456462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu43.data     0.609995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu44.data     0.647877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu45.data     0.544256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu46.data     0.513733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu47.data     0.555928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu48.data     0.572615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu49.data     0.626826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu50.data     0.543684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu51.data     0.635179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu52.data     0.624851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu53.data     0.594062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu54.data     0.485174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu55.data     0.571541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu56.data     0.491116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu57.data     0.513770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu58.data     0.636607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu59.data     0.623794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu60.data     0.529085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu61.data     0.711829                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu62.data     0.602908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu63.data     0.559269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu64.data     0.676058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905172                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.cpu00.inst      1738837                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu01.inst       159072                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu02.inst       363172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu03.inst        80062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu04.inst       289313                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu05.inst       182662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu06.inst       184591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu07.inst       172197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu08.inst      3074987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu09.inst       361332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu10.inst       435409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu11.inst       208277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu12.inst       343291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu13.inst       418492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu14.inst      1338186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu15.inst       325231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu16.inst       633795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu17.inst       475843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu18.inst       434879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu19.inst       948821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu20.inst       306309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu21.inst       197066                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu22.inst       189000                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu23.inst      1669114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu24.inst       246133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu25.inst       500272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu26.inst       173906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu27.inst       226400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu28.inst       273668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu29.inst       122632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu30.inst       169968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu31.inst       110155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu32.inst       601834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu33.inst       555145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu34.inst       532026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu35.inst       269206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu36.inst       157633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu37.inst       198184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu38.inst       229806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu39.inst       207200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu40.inst       134753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu41.inst       120649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu42.inst       459115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu43.inst       190636                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu44.inst        99053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu45.inst        78897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu46.inst       447218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu47.inst       132292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu48.inst       140921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu49.inst       185379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu50.inst       214988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu51.inst       193062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu52.inst       142871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu53.inst        88145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu54.inst        76907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu55.inst       150942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu56.inst       235091                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu57.inst       379569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu58.inst        78599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu59.inst       111839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu60.inst       272768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu61.inst        74316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu62.inst        97065                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu63.inst       275212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu64.inst        63441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23547834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu00.inst        32488                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu01.inst         6272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu02.inst         3183                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu03.inst         2164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu04.inst         2083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu05.inst         3107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu06.inst         5012                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu07.inst         6257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu08.inst       120502                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu09.inst        15638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu10.inst        14755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu11.inst        10668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu12.inst        16399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu13.inst        17850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu14.inst        21430                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu15.inst        16325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu16.inst        14726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu17.inst        17812                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu18.inst        16705                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu19.inst        15150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu20.inst         8940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu21.inst        10767                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu22.inst        10541                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu23.inst        32827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu24.inst         9659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu25.inst         9813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu26.inst         8462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu27.inst         3916                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu28.inst         5073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu29.inst         2284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu30.inst         6069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu31.inst         2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu32.inst        23625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu33.inst        10383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu34.inst         7281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu35.inst        11237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu36.inst         7079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu37.inst         7410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu38.inst        16711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu39.inst         2775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu40.inst         9404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu41.inst         5119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu42.inst         6549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu43.inst        10450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu44.inst         4673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu45.inst         4178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu46.inst         7831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu47.inst         6573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu48.inst         7817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu49.inst         9210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu50.inst         5874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu51.inst        10069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu52.inst         6878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu53.inst         3113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu54.inst         2383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu55.inst         5998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu56.inst         5367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu57.inst         3402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu58.inst         1622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu59.inst         8888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu60.inst         2069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu61.inst          748                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu62.inst         4811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu63.inst         4580                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu64.inst         4157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           697247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.cpu00.inst      1771325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu01.inst       165344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu02.inst       366355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu03.inst        82226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu04.inst       291396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu05.inst       185769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu06.inst       189603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu07.inst       178454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu08.inst      3195489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu09.inst       376970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu10.inst       450164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu11.inst       218945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu12.inst       359690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu13.inst       436342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu14.inst      1359616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu15.inst       341556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu16.inst       648521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu17.inst       493655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu18.inst       451584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu19.inst       963971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu20.inst       315249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu21.inst       207833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu22.inst       199541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu23.inst      1701941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu24.inst       255792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu25.inst       510085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu26.inst       182368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu27.inst       230316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu28.inst       278741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu29.inst       124916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu30.inst       176037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu31.inst       112261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu32.inst       625459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu33.inst       565528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu34.inst       539307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu35.inst       280443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu36.inst       164712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu37.inst       205594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu38.inst       246517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu39.inst       209975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu40.inst       144157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu41.inst       125768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu42.inst       465664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu43.inst       201086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu44.inst       103726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu45.inst        83075                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu46.inst       455049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu47.inst       138865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu48.inst       148738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu49.inst       194589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu50.inst       220862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu51.inst       203131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu52.inst       149749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu53.inst        91258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu54.inst        79290                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu55.inst       156940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu56.inst       240458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu57.inst       382971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu58.inst        80221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu59.inst       120727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu60.inst       274837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu61.inst        75064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu62.inst       101876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu63.inst       279792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu64.inst        67598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24245081                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu00.inst     0.018341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu01.inst     0.037933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu02.inst     0.008688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu03.inst     0.026318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu04.inst     0.007148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu05.inst     0.016725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu06.inst     0.026434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu07.inst     0.035062                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu08.inst     0.037710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu09.inst     0.041483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu10.inst     0.032777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu11.inst     0.048725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu12.inst     0.045592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu13.inst     0.040908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu14.inst     0.015762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu15.inst     0.047796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu16.inst     0.022707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu17.inst     0.036082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu18.inst     0.036992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu19.inst     0.015716                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu20.inst     0.028359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu21.inst     0.051806                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu22.inst     0.052826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu23.inst     0.019288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu24.inst     0.037761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu25.inst     0.019238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu26.inst     0.046401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu27.inst     0.017003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu28.inst     0.018200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu29.inst     0.018284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu30.inst     0.034476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu31.inst     0.018760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu32.inst     0.037772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu33.inst     0.018360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu34.inst     0.013501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu35.inst     0.040069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu36.inst     0.042978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu37.inst     0.036042                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu38.inst     0.067788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu39.inst     0.013216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu40.inst     0.065234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu41.inst     0.040702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu42.inst     0.014064                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu43.inst     0.051968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu44.inst     0.045051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu45.inst     0.050292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu46.inst     0.017209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu47.inst     0.047334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu48.inst     0.052556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu49.inst     0.047331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu50.inst     0.026596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu51.inst     0.049569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu52.inst     0.045930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu53.inst     0.034112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu54.inst     0.030054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu55.inst     0.038218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu56.inst     0.022320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu57.inst     0.008883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu58.inst     0.020219                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu59.inst     0.073621                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu60.inst     0.007528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu61.inst     0.009965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu62.inst     0.047224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu63.inst     0.016369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu64.inst     0.061496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028758                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.cpu00.data       692385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu01.data        21047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu02.data       103428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu03.data        14274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu04.data        89602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu05.data        33575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu06.data        51276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu07.data        48219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu08.data       634777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu09.data       112257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu10.data       106589                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu11.data        59872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu12.data       110359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu13.data       120994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu14.data       285575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu15.data       119387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu16.data       106044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu17.data       143555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu18.data       125512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu19.data       163867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu20.data        81886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu21.data        72103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu22.data        63846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu23.data       207859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu24.data        75572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu25.data       116424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu26.data        50585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu27.data        49960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu28.data        98332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu29.data        31088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu30.data        40103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu31.data        26690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu32.data       103255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu33.data        90330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu34.data       113012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu35.data        97166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu36.data        52483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu37.data        69693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu38.data        79635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu39.data        39789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu40.data        35379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu41.data        40398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu42.data        94449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu43.data        47453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu44.data        29766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu45.data        28283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu46.data        75478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu47.data        45389                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu48.data        47119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu49.data        50126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu50.data        45725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu51.data        64603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu52.data        45537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu53.data        30944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu54.data        26887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu55.data        52001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu56.data        62679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu57.data        84907                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu58.data        23389                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu59.data        28684                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu60.data        55653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu61.data        18270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu62.data        25141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu63.data        42718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu64.data        19602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5822985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu00.data       340854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu01.data         8315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu02.data         7958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu03.data         4188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu04.data         6166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu05.data         7362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu06.data         8956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu07.data        16700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu08.data       254513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu09.data        31722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu10.data        39880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu11.data        27454                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu12.data        39519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu13.data        39809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu14.data        81360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu15.data        34756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu16.data        25756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu17.data        37165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu18.data        40921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu19.data        48965                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu20.data        19477                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu21.data        19852                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu22.data        20137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu23.data        28939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu24.data        22511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu25.data        24828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu26.data        23127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu27.data         9847                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu28.data        10550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu29.data         7085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu30.data        12601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu31.data         5182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu32.data        32526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu33.data        19435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu34.data        24197                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu35.data        31731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu36.data        14571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu37.data        12421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu38.data        42306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu39.data         9315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu40.data        12837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu41.data         9195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu42.data        22044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu43.data        18457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu44.data         8480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu45.data         4950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu46.data        18701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu47.data        12208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu48.data        17649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu49.data        16152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu50.data        15561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu51.data        21251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu52.data        12371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu53.data         5670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu54.data         3167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu55.data        13621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu56.data        13861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu57.data        16148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu58.data         4429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu59.data        20122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu60.data        12157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu61.data         6193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu62.data        10892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu63.data        14547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu64.data         6378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1809998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu00.data      1033239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu01.data        29362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu02.data       111386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu03.data        18462                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu04.data        95768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu05.data        40937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu06.data        60232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu07.data        64919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu08.data       889290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu09.data       143979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu10.data       146469                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu11.data        87326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu12.data       149878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu13.data       160803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu14.data       366935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu15.data       154143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu16.data       131800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu17.data       180720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu18.data       166433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu19.data       212832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu20.data       101363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu21.data        91955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu22.data        83983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu23.data       236798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu24.data        98083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu25.data       141252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu26.data        73712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu27.data        59807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu28.data       108882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu29.data        38173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu30.data        52704                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu31.data        31872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu32.data       135781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu33.data       109765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu34.data       137209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu35.data       128897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu36.data        67054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu37.data        82114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu38.data       121941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu39.data        49104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu40.data        48216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu41.data        49593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu42.data       116493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu43.data        65910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu44.data        38246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu45.data        33233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu46.data        94179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu47.data        57597                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu48.data        64768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu49.data        66278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu50.data        61286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu51.data        85854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu52.data        57908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu53.data        36614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu54.data        30054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu55.data        65622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu56.data        76540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu57.data       101055                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu58.data        27818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu59.data        48806                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu60.data        67810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu61.data        24463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu62.data        36033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu63.data        57265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu64.data        25980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7632983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu00.data     0.329889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu01.data     0.283189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu02.data     0.071445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu03.data     0.226844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu04.data     0.064385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu05.data     0.179837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu06.data     0.148692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu07.data     0.257244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu08.data     0.286198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu09.data     0.220324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu10.data     0.272276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu11.data     0.314385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu12.data     0.263674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu13.data     0.247564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu14.data     0.221729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu15.data     0.225479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu16.data     0.195417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu17.data     0.205650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu18.data     0.245871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu19.data     0.230064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu20.data     0.192151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu21.data     0.215888                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu22.data     0.239775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu23.data     0.122210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu24.data     0.229510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu25.data     0.175771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu26.data     0.313748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu27.data     0.164646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu28.data     0.096894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu29.data     0.185602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu30.data     0.239090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu31.data     0.162588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu32.data     0.239548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu33.data     0.177060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu34.data     0.176351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu35.data     0.246173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu36.data     0.217302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu37.data     0.151265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu38.data     0.346938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu39.data     0.189699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu40.data     0.266239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu41.data     0.185409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu42.data     0.189230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu43.data     0.280033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu44.data     0.221723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu45.data     0.148948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu46.data     0.198569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu47.data     0.211955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu48.data     0.272496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu49.data     0.243701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu50.data     0.253908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu51.data     0.247525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu52.data     0.213632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu53.data     0.154859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu54.data     0.105377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu55.data     0.207568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu56.data     0.181095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu57.data     0.159794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu58.data     0.159213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu59.data     0.412285                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu60.data     0.179280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu61.data     0.253158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu62.data     0.302278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu63.data     0.254030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu64.data     0.245497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.237129                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_hits::.cpu00.data        38640                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu01.data           32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu02.data         2441                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu03.data           98                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu04.data         2149                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu05.data          731                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu06.data         2872                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu07.data         1173                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu08.data         8455                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu09.data        12400                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu10.data         5973                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu11.data         1379                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu12.data         7008                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu13.data         6882                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu14.data        35389                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu15.data         9903                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu16.data         4642                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu17.data         7673                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu18.data        10590                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu19.data        15093                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu20.data         6548                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu21.data         4007                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu22.data         4715                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu23.data        15532                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu24.data         3875                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu25.data         9686                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu26.data         1653                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu27.data         4878                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu28.data         4688                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu29.data          705                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu30.data          998                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu31.data          482                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu32.data         5561                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu33.data         1994                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu34.data         9402                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu35.data         5586                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu36.data         1380                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu37.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu38.data         2959                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu39.data          965                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu40.data          860                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu41.data         1325                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu42.data         9923                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu43.data         1365                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu44.data         1095                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu45.data         1599                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu46.data         5394                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu47.data         2183                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu48.data         1567                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu49.data         2534                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu50.data         2328                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu51.data         3286                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu52.data         2135                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu53.data         1540                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu54.data         1780                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu55.data         2021                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu56.data         4271                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu57.data         6501                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu58.data          691                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu59.data         1229                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu60.data         5243                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu61.data          198                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu62.data         1259                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu63.data         1187                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu64.data          564                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            321218                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu00.data      1834246                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu01.data         6120                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu02.data        91251                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu03.data         1847                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu04.data        77010                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu05.data         6591                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu06.data        28962                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu07.data        17212                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu08.data       102871                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu09.data        15764                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu10.data        15171                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu11.data        13715                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu12.data        16039                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu13.data        15334                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu14.data        50247                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu15.data        19765                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu16.data        14713                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu17.data        46408                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu18.data        20664                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu19.data        27601                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu20.data        16560                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu21.data        18171                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu22.data        13428                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu23.data        15444                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu24.data        15630                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu25.data        18265                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu26.data        13081                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu27.data        11871                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu28.data        59987                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu29.data         3522                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu30.data         8926                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu31.data         4355                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu32.data        17151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu33.data         5101                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu34.data        14370                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu35.data        16697                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu36.data        10878                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu37.data          422                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu38.data        18713                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu39.data         4532                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu40.data        11590                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu41.data         9891                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu42.data        15671                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu43.data        11214                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu44.data         7066                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu45.data         4703                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu46.data        10481                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu47.data        11204                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu48.data        15105                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu49.data        11336                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu50.data        10633                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu51.data        12750                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu52.data        12726                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu53.data         7179                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu54.data         2577                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu55.data         8999                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu56.data        12425                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu57.data        12912                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu58.data         5307                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu59.data         7689                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu60.data         9462                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu61.data         3979                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu62.data         7384                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu63.data         7094                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu64.data         3647                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2941659                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu00.data      1872886                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu01.data         6152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu02.data        93692                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu03.data         1945                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu04.data        79159                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu05.data         7322                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu06.data        31834                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu07.data        18385                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu08.data       111326                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu09.data        28164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu10.data        21144                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu11.data        15094                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu12.data        23047                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu13.data        22216                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu14.data        85636                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu15.data        29668                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu16.data        19355                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu17.data        54081                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu18.data        31254                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu19.data        42694                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu20.data        23108                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu21.data        22178                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu22.data        18143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu23.data        30976                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu24.data        19505                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu25.data        27951                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu26.data        14734                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu27.data        16749                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu28.data        64675                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu29.data         4227                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu30.data         9924                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu31.data         4837                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu32.data        22712                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu33.data         7095                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu34.data        23772                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu35.data        22283                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu36.data        12258                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu37.data          425                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu38.data        21672                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu39.data         5497                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu40.data        12450                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu41.data        11216                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu42.data        25594                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu43.data        12579                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu44.data         8161                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu45.data         6302                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu46.data        15875                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu47.data        13387                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu48.data        16672                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu49.data        13870                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu50.data        12961                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu51.data        16036                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu52.data        14861                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu53.data         8719                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu54.data         4357                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu55.data        11020                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu56.data        16696                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu57.data        19413                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu58.data         5998                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu59.data         8918                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu60.data        14705                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu61.data         4177                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu62.data         8643                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu63.data         8281                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu64.data         4211                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       3262877                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu00.data     0.979369                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu01.data     0.994798                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu02.data     0.973947                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu03.data     0.949614                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu04.data     0.972852                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu05.data     0.900164                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu06.data     0.909782                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu07.data     0.936198                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu08.data     0.924052                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu09.data     0.559722                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu10.data     0.717509                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu11.data     0.908639                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu12.data     0.695926                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu13.data     0.690223                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu14.data     0.586751                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu15.data     0.666206                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu16.data     0.760165                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu17.data     0.858120                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu18.data     0.661163                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu19.data     0.646484                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu20.data     0.716635                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu21.data     0.819325                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu22.data     0.740120                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu23.data     0.498580                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu24.data     0.801333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu25.data     0.653465                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu26.data     0.887811                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu27.data     0.708759                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu28.data     0.927514                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu29.data     0.833215                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu30.data     0.899436                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu31.data     0.900351                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu32.data     0.755151                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu33.data     0.718957                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu34.data     0.604493                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu35.data     0.749316                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu36.data     0.887420                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu37.data     0.992941                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu38.data     0.863464                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu39.data     0.824450                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu40.data     0.930924                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu41.data     0.881865                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu42.data     0.612292                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu43.data     0.891486                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu44.data     0.865825                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu45.data     0.746271                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu46.data     0.660220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu47.data     0.836931                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu48.data     0.906010                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu49.data     0.817304                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu50.data     0.820384                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu51.data     0.795086                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu52.data     0.856335                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu53.data     0.823374                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu54.data     0.591462                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu55.data     0.816606                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu56.data     0.744190                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu57.data     0.665121                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu58.data     0.884795                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu59.data     0.862189                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu60.data     0.643455                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu61.data     0.952598                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu62.data     0.854333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu63.data     0.856660                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu64.data     0.866065                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.901554                       # miss rate for InvalidateReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32688.157679                       # Cycle average of tags in use
system.l2.tags.total_refs                    81724747                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16143116                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.062514                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  48731676                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    9913.101408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.inst     848.627668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data   15011.347653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.dtb.walker    19.052830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.itb.walker    21.036585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.inst     132.561821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data     146.041597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.dtb.walker     1.318220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.itb.walker     1.617292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.inst      19.248622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.data      73.020511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.dtb.walker     0.379313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.itb.walker     0.002261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.inst       8.066647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.data      12.848228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.dtb.walker     0.224779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.itb.walker     0.031294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.inst       7.241962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.data      97.777322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.dtb.walker     0.172193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.itb.walker     0.012005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.inst       4.880181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.data      26.815809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.dtb.walker     0.229178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.itb.walker     0.078907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.inst      32.232793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.data      58.211589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.dtb.walker     0.250330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.itb.walker     0.952385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.inst      29.129167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.data     127.938206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.dtb.walker     0.364619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.itb.walker     0.561689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.inst     481.081164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.data     774.666533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.dtb.walker     7.796370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.itb.walker    10.211437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.inst      46.095022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.data     131.578998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.dtb.walker     0.576522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.itb.walker     0.262735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.inst      75.739959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.data     129.204498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.dtb.walker     0.455537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.itb.walker     0.214597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.inst      37.689847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.data      93.717888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.dtb.walker     0.911957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.itb.walker     3.489674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.inst      55.142241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.data     185.969425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.dtb.walker     0.585961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.itb.walker     0.179184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.inst      50.335410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.data     127.282633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.dtb.walker     0.800955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.itb.walker     0.332040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.inst      62.437273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.data     138.068203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.dtb.walker     1.475080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.itb.walker     0.861863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.inst      42.042260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.data     114.844589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.dtb.walker     0.610232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.itb.walker     0.276612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.inst      23.753019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.data      51.414832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.dtb.walker     0.732160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.itb.walker     0.314011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.inst      58.580456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.data     188.288675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.dtb.walker     0.570829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.itb.walker     0.268588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.inst      65.461921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data     195.970294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.dtb.walker     0.666396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.itb.walker     0.346443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.inst      37.077019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.data     130.904438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.dtb.walker     0.850975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.itb.walker     0.498387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.inst      24.343522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.data      79.212491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.dtb.walker     0.532229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.itb.walker     0.193073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.inst      22.046999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.data      60.750547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.dtb.walker     0.338529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.itb.walker     0.147082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.inst      37.849236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.data      90.913590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.dtb.walker     0.335503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.itb.walker     0.047483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.inst     109.492713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.data      81.815857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.dtb.walker     2.588100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.itb.walker     3.621627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.inst      17.136642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.data      53.439114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.dtb.walker     0.453499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.itb.walker     0.264106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.inst      15.158611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.data      40.696825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.dtb.walker     0.751314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.itb.walker     0.468623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.inst      16.033669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.data      44.121324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.dtb.walker     0.419922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.itb.walker     0.199458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.inst       6.287605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.data      22.604201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.dtb.walker     0.346059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.itb.walker     0.201145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.inst      48.318085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.data      70.080047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.dtb.walker     0.421954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.itb.walker     0.511151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.inst       4.377981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.data      29.485557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.dtb.walker     0.266500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.itb.walker     0.021483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.inst      19.913043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.data      45.788685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.dtb.walker     0.321573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.itb.walker     0.102436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.inst       2.828406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.data      30.474035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.dtb.walker     0.185991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.itb.walker     0.006227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.inst      68.778528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.data     105.170958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.dtb.walker     1.491709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.itb.walker     1.335269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.inst      30.068880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.data      69.623323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.dtb.walker     0.655692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.itb.walker     0.772287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.inst      12.695627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.data      57.947376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.dtb.walker     0.728862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.itb.walker     0.481900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.inst      21.393324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.data      71.884273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.dtb.walker     0.384984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.itb.walker     0.045600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.inst      11.128246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.data      32.021465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.dtb.walker     0.303754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.itb.walker     0.015030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu37.inst      38.646258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu37.data      67.889492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu37.dtb.walker     0.205541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.inst      20.359791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.data      52.845978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.dtb.walker     0.488868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.itb.walker     0.055619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.inst      10.649633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.data      44.073746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.dtb.walker     0.327802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.itb.walker     0.121624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.inst      13.300956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.data      26.489590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.dtb.walker     0.354097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.itb.walker     0.119996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.inst       9.471568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.data      30.807932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.dtb.walker     0.296019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.itb.walker     0.081125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.inst      16.059293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.data      40.993262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.dtb.walker     0.644402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.itb.walker     0.575088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.inst      13.187763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.data      27.940702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.dtb.walker     0.494434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.itb.walker     0.239269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.inst      11.222535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.data      27.512770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.dtb.walker     0.440680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.itb.walker     1.307289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.inst      11.540500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.data      19.575038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.dtb.walker     0.240729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.itb.walker     0.054799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.inst      15.174727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.data      28.409397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.dtb.walker     0.601739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.itb.walker     0.320424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.inst      12.996315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.data      28.775381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.dtb.walker     0.224606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.itb.walker     0.199708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.inst      19.602709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.data      51.400052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.dtb.walker     0.369402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.itb.walker     0.202901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.inst      45.644528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.data      52.339851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.dtb.walker     0.539430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.itb.walker     0.398814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.inst      11.333179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.data      35.646310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.dtb.walker     0.515726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.itb.walker     0.333747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.inst      33.088012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.data      68.992031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.dtb.walker     0.566089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.itb.walker     0.119775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.inst      21.488767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.data      46.188089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.dtb.walker     0.458635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.itb.walker     0.098550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.inst       8.348994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.data      28.471945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.dtb.walker     0.215946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.itb.walker     0.007740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.inst       5.039333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.data      14.506087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.dtb.walker     0.180871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.itb.walker     0.000990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.inst      11.745210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.data      36.160500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.dtb.walker     0.225767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.itb.walker     0.043760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.inst      11.229680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.data      33.668397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.dtb.walker     0.363035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.itb.walker     0.179492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.inst       7.033780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.data      29.248858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.dtb.walker     0.483975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.itb.walker     0.435541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.inst       2.042068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.data      14.098937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.dtb.walker     0.139419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.itb.walker     0.013128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.inst       8.729031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.data      21.072774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.dtb.walker     0.256401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.itb.walker     0.090356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.inst       2.922995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.data      17.416862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.dtb.walker     0.367881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.itb.walker     0.316587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.inst       0.802731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.data       8.496434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.dtb.walker     0.121748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.itb.walker     0.027868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.inst       7.294601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.data      18.314490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.dtb.walker     0.139448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.itb.walker     0.054165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.inst       5.655877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.data      15.106259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.dtb.walker     0.416058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.itb.walker     0.190160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.inst       5.367315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.data       7.497377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.dtb.walker     0.097316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.itb.walker     0.025267                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.302524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.inst      0.025898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.458110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.dtb.walker     0.000581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.itb.walker     0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.inst      0.004045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.004457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.dtb.walker     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.itb.walker     0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.inst      0.000587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.data      0.002228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.inst      0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.data      0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.inst      0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.data      0.002984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.inst      0.000149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.data      0.000818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.inst      0.000984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.data      0.001776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.itb.walker     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.inst      0.000889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.data      0.003904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.inst      0.014681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.data      0.023641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.dtb.walker     0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.itb.walker     0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.inst      0.001407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.data      0.004015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.dtb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.inst      0.002311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.data      0.003943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.dtb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.inst      0.001150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.data      0.002860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.dtb.walker     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.itb.walker     0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.inst      0.001683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.data      0.005675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.dtb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.inst      0.001536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.data      0.003884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.inst      0.001905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.data      0.004214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.dtb.walker     0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.itb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.inst      0.001283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.data      0.003505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.dtb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.inst      0.000725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.data      0.001569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.dtb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.inst      0.001788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.data      0.005746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.dtb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.inst      0.001998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.005981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.dtb.walker     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.itb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.inst      0.001132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.data      0.003995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.dtb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.inst      0.000743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.data      0.002417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.dtb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.inst      0.000673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.data      0.001854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.inst      0.001155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.data      0.002774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.inst      0.003341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.data      0.002497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.dtb.walker     0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.itb.walker     0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.inst      0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.data      0.001631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.dtb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.inst      0.000463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.data      0.001242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.inst      0.000489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.data      0.001346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.inst      0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.data      0.000690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.inst      0.001475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.data      0.002139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.itb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.inst      0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.data      0.000900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.inst      0.000608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.data      0.001397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.inst      0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.data      0.000930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.inst      0.002099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.data      0.003210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.dtb.walker     0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.itb.walker     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.inst      0.000918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.data      0.002125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.dtb.walker     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.itb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.inst      0.000387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.data      0.001768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.dtb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.inst      0.000653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.data      0.002194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.inst      0.000340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.data      0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu37.inst      0.001179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu37.data      0.002072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu37.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.inst      0.000621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.data      0.001613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.dtb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.inst      0.000325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.data      0.001345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.inst      0.000406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.data      0.000808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.inst      0.000289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.data      0.000940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.inst      0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.data      0.001251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.dtb.walker     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.itb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.inst      0.000402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.data      0.000853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.dtb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.inst      0.000342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.data      0.000840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.itb.walker     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.inst      0.000352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.data      0.000597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.inst      0.000463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.data      0.000867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.dtb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.inst      0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.data      0.000878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.inst      0.000598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.data      0.001569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.inst      0.001393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.data      0.001597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.dtb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.itb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.inst      0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.data      0.001088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.dtb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.inst      0.001010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.data      0.002105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.dtb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.inst      0.000656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.data      0.001410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.dtb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.inst      0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.data      0.000869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.inst      0.000154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.data      0.000443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.inst      0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.data      0.001104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.inst      0.000343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.data      0.001027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.inst      0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.data      0.000893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.dtb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.itb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.inst      0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.data      0.000430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.dtb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.inst      0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.data      0.000643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.inst      0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.data      0.000532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.inst      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.data      0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.dtb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.inst      0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.data      0.000559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.dtb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.inst      0.000173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.data      0.000461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.inst      0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.data      0.000229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.dtb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997563                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23434                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.006927                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.987030                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 695042140                       # Number of tag accesses
system.l2.tags.data_accesses                695042140                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu00.inst      2450332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu00.data    588648224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu00.dtb.walker        88256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu00.itb.walker        32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.inst       404292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.data      1020400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.dtb.walker         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.itb.walker         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.inst       206636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.data      2369536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.inst       141460                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.data       461072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.itb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.inst       136316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.data      1923616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.dtb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.inst       201892                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.data       890096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.dtb.walker         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.itb.walker         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.inst       323852                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.data      1400576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.dtb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.itb.walker         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.inst       403572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.data      1864144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.dtb.walker         6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.itb.walker         5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.inst      7715292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.data     22342752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.dtb.walker       123072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.itb.walker       119744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.inst      1004036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.data      3126128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.dtb.walker         7872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.itb.walker         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.inst       947564                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.data      4134720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.dtb.walker        12160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.itb.walker         7360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.inst       686036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.data      2782736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.dtb.walker         8960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.itb.walker         5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.inst      1052860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.data      4200480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.dtb.walker        10240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.itb.walker         6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.inst      1145764                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.data      3987376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.dtb.walker        16128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.itb.walker         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.inst      1374924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.data      8720320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.dtb.walker        49536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.itb.walker        22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.inst      1048244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.data      3638672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.dtb.walker        16320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.itb.walker        13056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.inst       945948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.data      2714464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.dtb.walker        35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.itb.walker        25600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.inst      1143492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.data      4445936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.dtb.walker        11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.itb.walker         7744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.inst      1072684                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.data      4465984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.dtb.walker        22848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.itb.walker        22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.inst       973204                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.data      4799824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.dtb.walker        23488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.itb.walker        10432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.inst       575804                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.data      2333088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.dtb.walker        19648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.itb.walker        17728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.inst       692772                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.data      2347888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.dtb.walker         9536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.itb.walker         9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.inst       678348                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.data      2072064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.dtb.walker         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.itb.walker         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.inst      2104692                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.data      2919888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.dtb.walker        63872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.itb.walker       101056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.inst       621980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.data      2449504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.dtb.walker        11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.itb.walker         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.inst       631876                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.data      2762928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.dtb.walker        49024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.itb.walker        41728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.inst       545452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.data      2366656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.dtb.walker         9600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.itb.walker         6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.inst       254548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.data      1243792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.dtb.walker        13632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.itb.walker        14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.inst       328636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.data      2221664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.dtb.walker         9472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.itb.walker         6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.inst       150180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.data       850800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.dtb.walker         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.itb.walker         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.inst       392460                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.data      1354816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.dtb.walker         7104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.itb.walker         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.inst       138868                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.data       688208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.itb.walker         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.inst      1516124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.data      3236448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.dtb.walker        34240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.itb.walker        33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.inst       668676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.data      2078896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.dtb.walker        21376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.itb.walker        21376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.inst       470188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.data      2809792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.dtb.walker        39680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.itb.walker        49472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.inst       723412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.data      3256656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.dtb.walker         9472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.itb.walker         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.inst       457340                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.data      1653728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.dtb.walker         7680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.itb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu37.inst       478564                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu37.data      1097584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu37.dtb.walker          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.inst      1073868                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.data      4172992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.dtb.walker        13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.itb.walker         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.inst       182004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.data      1106768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.dtb.walker         6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.itb.walker         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.inst       606300                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.data      1391072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.dtb.walker         9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.itb.walker         9152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.inst       332100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.data      1113136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.dtb.walker         6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.itb.walker         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.inst       423660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.data      2444608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.dtb.walker        34880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.itb.walker        44928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.inst       673364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.data      1832208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.dtb.walker        15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.itb.walker        19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.inst       303676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.data      1016224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.dtb.walker         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.itb.walker         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.inst       272036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.data       615536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.dtb.walker         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.itb.walker         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.inst       505868                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.data      2083392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.dtb.walker        42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.itb.walker        36992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.inst       425396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.data      1283856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.dtb.walker         6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.itb.walker         3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.inst       505052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.data      1796832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.dtb.walker         6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.itb.walker         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.inst       594244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.data      1718832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.dtb.walker         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.itb.walker         9472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.inst       380780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.data      1485888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.dtb.walker         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.itb.walker         5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.inst       649300                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.data      2388496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.dtb.walker         9408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.itb.walker         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.inst       445116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.data      1429408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.dtb.walker         6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.itb.walker         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.inst       204196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.data       754288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.inst       157516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.data       385856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.itb.walker          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.inst       388916                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.data      1438352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.dtb.walker         7424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.itb.walker         5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.inst       348572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.data      1515168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.dtb.walker        11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.itb.walker         6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.inst       222852                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.data      1930288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.dtb.walker        30976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.itb.walker        33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.inst       108972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.data       587712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.dtb.walker         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.itb.walker         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.inst       574036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.data      1734928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.dtb.walker        10624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.itb.walker         7680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.inst       137660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.data      1448288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.dtb.walker        25408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.itb.walker        24064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.inst        53156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.data       680112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.dtb.walker         5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.itb.walker         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.inst       313228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.data      1074816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.dtb.walker         6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.itb.walker         6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.inst       298484                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.data      1556368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.dtb.walker        24896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.itb.walker        18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.inst       271452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.data       712736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.dtb.walker         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.itb.walker          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          792643068                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu00.inst      2450332                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu01.inst       404292                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu02.inst       206636                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu03.inst       141460                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu04.inst       136316                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu05.inst       201892                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu06.inst       323852                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu07.inst       403572                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu08.inst      7715292                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu09.inst      1004036                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu10.inst       947564                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu11.inst       686036                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu12.inst      1052860                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu13.inst      1145764                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu14.inst      1374924                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu15.inst      1048244                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu16.inst       945948                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu17.inst      1143492                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu18.inst      1072684                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu19.inst       973204                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu20.inst       575804                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu21.inst       692772                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu22.inst       678348                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu23.inst      2104692                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu24.inst       621980                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu25.inst       631876                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu26.inst       545452                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu27.inst       254548                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu28.inst       328636                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu29.inst       150180                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu30.inst       392460                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu31.inst       138868                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu32.inst      1516124                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu33.inst       668676                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu34.inst       470188                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu35.inst       723412                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu36.inst       457340                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu37.inst       478564                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu38.inst      1073868                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu39.inst       182004                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu40.inst       606300                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu41.inst       332100                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu42.inst       423660                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu43.inst       673364                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu44.inst       303676                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu45.inst       272036                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu46.inst       505868                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu47.inst       425396                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu48.inst       505052                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu49.inst       594244                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu50.inst       380780                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu51.inst       649300                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu52.inst       445116                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu53.inst       204196                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu54.inst       157516                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu55.inst       388916                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu56.inst       348572                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu57.inst       222852                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu58.inst       108972                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu59.inst       574036                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu60.inst       137660                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu61.inst        53156                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu62.inst       313228                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu63.inst       298484                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu64.inst       271452                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      45260124                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    856867200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu00.data        50932                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu01.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu02.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu03.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu04.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu05.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu06.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu07.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu08.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu09.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu10.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu11.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu12.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu13.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu14.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu15.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu16.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu17.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu18.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu19.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu20.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu21.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu22.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu23.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu24.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu25.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu26.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu27.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu28.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu29.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu30.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu31.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu32.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu33.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu34.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu35.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu36.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu37.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu38.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu39.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu40.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu41.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu42.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu43.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu44.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu45.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu46.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu47.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu48.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu49.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu50.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu51.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu52.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu53.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu54.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu55.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu56.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu57.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu58.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu59.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu60.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu61.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu62.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu63.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu64.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       856918900                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu00.inst        125263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu00.data       9206144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu00.dtb.walker         1379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu00.itb.walker          507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.inst          6993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.data         16061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.dtb.walker           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.itb.walker           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.inst          3914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.data         37143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.dtb.walker           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.inst          2905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.data          7325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.dtb.walker           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.itb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.inst          2834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.data         30179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.dtb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.inst          3868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.data         14032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.dtb.walker           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.itb.walker           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.inst          5783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.data         22010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.dtb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.itb.walker           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.inst          7038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.data         29255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.dtb.walker           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.itb.walker           84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.inst        121293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.data        349235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.dtb.walker         1923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.itb.walker         1871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.inst         16439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.data         48977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.dtb.walker          123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.itb.walker           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.inst         15566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.data         64738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.dtb.walker          190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.itb.walker          115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.inst         11489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.data         43615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.dtb.walker          140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.itb.walker           88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.inst         17230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.data         65769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.dtb.walker          160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.itb.walker          102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.inst         18691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.data         62441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.dtb.walker          252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.itb.walker          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.inst         22281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.data        136395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.dtb.walker          774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.itb.walker          353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.inst         17186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.data         56996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.dtb.walker          255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.itb.walker          204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.inst         15597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.data         42557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.dtb.walker          548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.itb.walker          400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.inst         18693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.data         69613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.dtb.walker          177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.itb.walker          121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.inst         17596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.data         69928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.dtb.walker          357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.itb.walker          356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.inst         16051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.data         75146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.dtb.walker          367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.itb.walker          163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.inst          9851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.data         36605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.dtb.walker          307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.itb.walker          277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.inst         11688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.data         36838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.dtb.walker          149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.itb.walker          156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.inst         11472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.data         32530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.dtb.walker           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.itb.walker           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.inst         33768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.data         45779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.dtb.walker          998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.itb.walker         1579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.inst         10610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.data         38431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.dtb.walker          178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.itb.walker          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.inst         10774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.data         43330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.dtb.walker          766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.itb.walker          652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.inst          9433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.data         37140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.dtb.walker          150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.itb.walker          105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.inst          4897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.data         19597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.dtb.walker          213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.itb.walker          222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.inst          6064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.data         34878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.dtb.walker          148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.itb.walker           99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.inst          3285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.data         13460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.dtb.walker           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.itb.walker           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.inst          7080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.data         21337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.dtb.walker          111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.itb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.inst          3127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.data         10923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.dtb.walker           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.itb.walker           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.inst         24656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.data         50741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.dtb.walker          535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.itb.walker          518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.inst         11424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.data         32656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.dtb.walker          334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.itb.walker          334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.inst          8332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.data         44078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.dtb.walker          620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.itb.walker          773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.inst         12298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.data         51062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.dtb.walker          148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.itb.walker           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.inst          8150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.data         26018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.dtb.walker          120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.itb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu37.inst          8491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu37.data         17330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu37.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.inst         17802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.data         65385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.dtb.walker          218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.itb.walker          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.inst          3876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.data         17477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.dtb.walker           98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.itb.walker           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.inst         10515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.data         21921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.dtb.walker          152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.itb.walker          143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.inst          6240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.data         17580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.dtb.walker          106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.itb.walker           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.inst          7680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.data         38386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.dtb.walker          545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.itb.walker          702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.inst         11591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.data         28819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.dtb.walker          245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.itb.walker          304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.inst          5824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.data         16071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.dtb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.itb.walker           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.inst          5339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.data          9812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.dtb.walker           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.itb.walker           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.inst          9002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.data         32749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.dtb.walker          659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.itb.walker          578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.inst          7754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.data         20258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.dtb.walker          106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.itb.walker           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.inst          9008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.data         28275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.dtb.walker          106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.itb.walker           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.inst         10411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.data         27058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.dtb.walker          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.itb.walker          148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.inst          7085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.data         23420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.dtb.walker          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.itb.walker           88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.inst         11290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.data         37525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.dtb.walker          147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.itb.walker           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.inst          8109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.data         22541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.dtb.walker          101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.itb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.inst          4354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.data         11994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.dtb.walker           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.itb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.inst          3634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.data          6239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.dtb.walker           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.itb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.inst          7259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.data         22686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.dtb.walker          116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.itb.walker           92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.inst          6638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.data         23888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.dtb.walker          185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.itb.walker          107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.inst          4683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.data         30376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.dtb.walker          484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.itb.walker          521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.inst          2913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.data          9400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.dtb.walker           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.itb.walker           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.inst         10189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.data         27327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.dtb.walker          166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.itb.walker          120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.inst          3380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.data         22850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.dtb.walker          397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.itb.walker          376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.inst          2069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.data         10849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.dtb.walker           87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.itb.walker           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.inst          6142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.data         17018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.dtb.walker           98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.itb.walker           98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.inst          5921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.data         24544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.dtb.walker          389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.itb.walker          287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.inst          5508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.data         11364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.dtb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.itb.walker           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12553732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     13388550                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu00.data         6367                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu01.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu02.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu03.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu04.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu05.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu06.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu07.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu08.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu09.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu10.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu11.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu12.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu13.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu14.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu15.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu16.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu17.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu18.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu19.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu20.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu21.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu22.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu23.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu24.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu25.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu26.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu27.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu28.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu29.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu30.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu31.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu32.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu33.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu34.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu35.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu36.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu37.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu38.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu39.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu40.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu41.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu42.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu43.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu44.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu45.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu46.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu47.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu48.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu49.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu50.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu51.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu52.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu53.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu54.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu55.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu56.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu57.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu58.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu59.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu60.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu61.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu62.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu63.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu64.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13395045                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu00.inst          346469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu00.data        83232996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu00.dtb.walker        12479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu00.itb.walker         4588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.inst           57166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.data          144281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.dtb.walker          733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.itb.walker          769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.inst           29218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.data          335045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.dtb.walker          434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.itb.walker           18                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.inst           20002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.data           65194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.dtb.walker          471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.itb.walker          127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.inst           19275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.data          271993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.dtb.walker          235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.itb.walker           18                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.inst           28547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.data          125857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.dtb.walker          652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.itb.walker          561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.inst           45792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.data          198037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.dtb.walker          335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.itb.walker          190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.inst           57064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.data          263584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.dtb.walker          869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.itb.walker          760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.inst         1090918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.data         3159194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.dtb.walker        17402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.itb.walker        16931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.inst          141968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.data          442025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.dtb.walker         1113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.itb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.inst          133983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.data          584636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.dtb.walker         1719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.itb.walker         1041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.inst           97003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.data          393470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.dtb.walker         1267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.itb.walker          796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.inst          148871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.data          593935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.dtb.walker         1448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.itb.walker          923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.inst          162007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.data          563802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.dtb.walker         2280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.itb.walker         1185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.inst          194410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.data         1233026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.dtb.walker         7004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.itb.walker         3194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.inst          148218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.data          514497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.dtb.walker         2308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.itb.walker         1846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.inst          133754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.data          383817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.dtb.walker         4959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.itb.walker         3620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.inst          161686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.data          628641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.dtb.walker         1602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.itb.walker         1095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.inst          151674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.data          631476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.dtb.walker         3231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.itb.walker         3222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.inst          137608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.data          678680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.dtb.walker         3321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.itb.walker         1475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.inst           81417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.data          329891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.dtb.walker         2778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.itb.walker         2507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.inst           97956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.data          331984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.dtb.walker         1348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.itb.walker         1412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.inst           95916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.data          292983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.dtb.walker          814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.itb.walker          652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.inst          297597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.data          412863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.dtb.walker         9031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.itb.walker        14289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.inst           87946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.data          346352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.dtb.walker         1611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.itb.walker         1185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.inst           89345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.data          390669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.dtb.walker         6932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.itb.walker         5900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.inst           77125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.data          334638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.dtb.walker         1357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.itb.walker          950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.inst           35992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.data          175868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.dtb.walker         1928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.itb.walker         2009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.inst           46468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.data          314136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.dtb.walker         1339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.itb.walker          896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.inst           21235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.data          120300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.dtb.walker          688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.itb.walker          416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.inst           55493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.data          191567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.dtb.walker         1004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.itb.walker          715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.inst           19635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.data           97310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.dtb.walker          507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.itb.walker          226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.inst          214375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.data          457624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.dtb.walker         4841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.itb.walker         4688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.inst           94549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.data          293949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.dtb.walker         3022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.itb.walker         3022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.inst           66483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.data          397296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.dtb.walker         5611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.itb.walker         6995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.inst          102288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.data          460481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.dtb.walker         1339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.itb.walker          688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.inst           64666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.data          233832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.dtb.walker         1086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.itb.walker          235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu37.inst           67667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu37.data          155195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu37.dtb.walker          100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.inst          151842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.data          590048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.dtb.walker         1973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.itb.walker         1032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.inst           25735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.data          156493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.dtb.walker          887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.itb.walker          462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.inst           85729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.data          196693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.dtb.walker         1376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.itb.walker         1294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.inst           46958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.data          157394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.dtb.walker          959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.itb.walker          633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.inst           59904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.data          345660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.dtb.walker         4932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.itb.walker         6353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.inst           95212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.data          259068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.dtb.walker         2217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.itb.walker         2751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.inst           42939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.data          143691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.dtb.walker          715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.itb.walker          561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.inst           38465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.data           87035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.dtb.walker          489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.itb.walker          208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.inst           71528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.data          294585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.dtb.walker         5964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.itb.walker         5231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.inst           60150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.data          181533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.dtb.walker          959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.itb.walker          452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.inst           71413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.data          254066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.dtb.walker          959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.itb.walker          814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.inst           84024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.data          243037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.dtb.walker         1366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.itb.walker         1339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.inst           53841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.data          210100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.dtb.walker         1366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.itb.walker          796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.inst           91809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.data          337726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.dtb.walker         1330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.itb.walker          633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.inst           62938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.data          202114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.dtb.walker          914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.itb.walker          715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.inst           28873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.data          106654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.dtb.walker          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.itb.walker           72                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.inst           22272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.data           54559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.dtb.walker          362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.itb.walker           81                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.inst           54991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.data          203378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.dtb.walker         1050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.itb.walker          833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.inst           49287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.data          214240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.dtb.walker         1674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.itb.walker          968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.inst           31511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.data          272937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.dtb.walker         4380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.itb.walker         4715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.inst           15408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.data           83101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.dtb.walker          416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.itb.walker          154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.inst           81167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.data          245313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.dtb.walker         1502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.itb.walker         1086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.inst           19465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.data          204783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.dtb.walker         3593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.itb.walker         3403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.inst            7516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.data           96166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.dtb.walker          787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.itb.walker          769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.inst           44289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.data          151976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.dtb.walker          887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.itb.walker          887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.inst           42205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.data          220066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.dtb.walker         3520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.itb.walker         2597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.inst           38382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.data          100779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.dtb.walker          525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.itb.walker          136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112077221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu00.inst       346469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu01.inst        57166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu02.inst        29218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu03.inst        20002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu04.inst        19275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu05.inst        28547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu06.inst        45792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu07.inst        57064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu08.inst      1090918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu09.inst       141968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu10.inst       133983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu11.inst        97003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu12.inst       148871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu13.inst       162007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu14.inst       194410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu15.inst       148218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu16.inst       133754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu17.inst       161686                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu18.inst       151674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu19.inst       137608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu20.inst        81417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu21.inst        97956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu22.inst        95916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu23.inst       297597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu24.inst        87946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu25.inst        89345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu26.inst        77125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu27.inst        35992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu28.inst        46468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu29.inst        21235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu30.inst        55493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu31.inst        19635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu32.inst       214375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu33.inst        94549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu34.inst        66483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu35.inst       102288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu36.inst        64666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu37.inst        67667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu38.inst       151842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu39.inst        25735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu40.inst        85729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu41.inst        46958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu42.inst        59904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu43.inst        95212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu44.inst        42939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu45.inst        38465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu46.inst        71528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu47.inst        60150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu48.inst        71413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu49.inst        84024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu50.inst        53841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu51.inst        91809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu52.inst        62938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu53.inst        28873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu54.inst        22272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu55.inst        54991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu56.inst        49287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu57.inst        31511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu58.inst        15408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu59.inst        81167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu60.inst        19465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu61.inst         7516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu62.inst        44289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu63.inst        42205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu64.inst        38382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6399638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121158310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu00.data           7202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu01.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu02.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu03.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu04.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu05.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu06.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu07.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu08.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu09.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu10.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu11.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu12.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu13.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu14.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu15.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu16.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu17.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu18.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu19.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu20.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu21.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu22.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu23.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu24.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu25.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu26.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu27.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu28.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu29.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu30.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu31.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu32.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu33.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu34.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu35.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu36.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu37.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu38.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu39.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu40.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu41.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu42.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu43.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu44.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu45.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu46.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu47.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu48.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu49.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu50.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu51.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu52.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu53.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu54.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu55.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu56.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu57.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu58.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu59.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu60.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu61.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu62.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu63.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu64.data              2                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121165620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121158310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.inst         346469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.data       83240197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.dtb.walker        12479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.itb.walker         4588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.inst          57166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.data         144283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.dtb.walker          733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.itb.walker          769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.inst          29218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.data         335047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.dtb.walker          434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.itb.walker           18                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.inst          20002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.data          65196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.dtb.walker          471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.itb.walker          127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.inst          19275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.data         271995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.dtb.walker          235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.itb.walker           18                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.inst          28547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.data         125858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.dtb.walker          652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.itb.walker          561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.inst          45792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.data         198039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.dtb.walker          335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.itb.walker          190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.inst          57064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.data         263586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.dtb.walker          869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.itb.walker          760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.inst        1090918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.data        3159196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.dtb.walker        17402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.itb.walker        16931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.inst         141968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.data         442026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.dtb.walker         1113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.itb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.inst         133983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.data         584638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.dtb.walker         1719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.itb.walker         1041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.inst          97003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.data         393472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.dtb.walker         1267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.itb.walker          796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.inst         148871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.data         593936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.dtb.walker         1448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.itb.walker          923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.inst         162007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.data         563804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.dtb.walker         2280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.itb.walker         1185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.inst         194410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.data        1233027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.dtb.walker         7004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.itb.walker         3194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.inst         148218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.data         514498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.dtb.walker         2308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.itb.walker         1846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.inst         133754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.data         383818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.dtb.walker         4959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.itb.walker         3620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.inst         161686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.data         628643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.dtb.walker         1602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.itb.walker         1095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.inst         151674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.data         631478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.dtb.walker         3231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.itb.walker         3222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.inst         137608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.data         678682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.dtb.walker         3321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.itb.walker         1475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.inst          81417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.data         329893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.dtb.walker         2778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.itb.walker         2507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.inst          97956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.data         331986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.dtb.walker         1348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.itb.walker         1412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.inst          95916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.data         292985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.dtb.walker          814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.itb.walker          652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.inst         297597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.data         412865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.dtb.walker         9031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.itb.walker        14289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.inst          87946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.data         346354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.dtb.walker         1611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.itb.walker         1185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.inst          89345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.data         390671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.dtb.walker         6932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.itb.walker         5900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.inst          77125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.data         334639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.dtb.walker         1357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.itb.walker          950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.inst          35992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.data         175870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.dtb.walker         1928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.itb.walker         2009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.inst          46468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.data         314138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.dtb.walker         1339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.itb.walker          896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.inst          21235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.data         120302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.dtb.walker          688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.itb.walker          416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.inst          55493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.data         191568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.dtb.walker         1004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.itb.walker          715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.inst          19635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.data          97312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.dtb.walker          507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.itb.walker          226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.inst         214375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.data         457625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.dtb.walker         4841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.itb.walker         4688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.inst          94549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.data         293951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.dtb.walker         3022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.itb.walker         3022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.inst          66483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.data         397297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.dtb.walker         5611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.itb.walker         6995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.inst         102288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.data         460483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.dtb.walker         1339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.itb.walker          688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.inst          64666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.data         233834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.dtb.walker         1086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.itb.walker          235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu37.inst          67667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu37.data         155197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu37.dtb.walker          100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.inst         151842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.data         590050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.dtb.walker         1973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.itb.walker         1032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.inst          25735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.data         156495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.dtb.walker          887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.itb.walker          462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.inst          85729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.data         196695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.dtb.walker         1376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.itb.walker         1294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.inst          46958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.data         157396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.dtb.walker          959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.itb.walker          633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.inst          59904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.data         345662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.dtb.walker         4932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.itb.walker         6353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.inst          95212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.data         259070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.dtb.walker         2217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.itb.walker         2751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.inst          42939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.data         143693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.dtb.walker          715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.itb.walker          561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.inst          38465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.data          87037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.dtb.walker          489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.itb.walker          208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.inst          71528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.data         294587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.dtb.walker         5964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.itb.walker         5231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.inst          60150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.data         181535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.dtb.walker          959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.itb.walker          452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.inst          71413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.data         254068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.dtb.walker          959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.itb.walker          814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.inst          84024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.data         243039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.dtb.walker         1366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.itb.walker         1339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.inst          53841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.data         210102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.dtb.walker         1366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.itb.walker          796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.inst          91809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.data         337727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.dtb.walker         1330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.itb.walker          633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.inst          62938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.data         202115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.dtb.walker          914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.itb.walker          715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.inst          28873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.data         106656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.dtb.walker          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.itb.walker           72                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.inst          22272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.data          54561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.dtb.walker          362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.itb.walker           81                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.inst          54991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.data         203380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.dtb.walker         1050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.itb.walker          833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.inst          49287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.data         214242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.dtb.walker         1674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.itb.walker          968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.inst          31511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.data         272938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.dtb.walker         4380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.itb.walker         4715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.inst          15408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.data          83102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.dtb.walker          416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.itb.walker          154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.inst          81167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.data         245315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.dtb.walker         1502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.itb.walker         1086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.inst          19465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.data         204785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.dtb.walker         3593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.itb.walker         3403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.inst           7516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.data          96167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.dtb.walker          787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.itb.walker          769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.inst          44289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.data         151977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.dtb.walker          887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.itb.walker          887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.inst          42205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.data         220067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.dtb.walker         3520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.itb.walker         2597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.inst          38382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.data         100780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.dtb.walker          525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.itb.walker          136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            233242841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     2715760930080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2715760930080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 7072294088268                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     2715760930080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2715760930080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 7072294088268                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                46092                       # Transaction distribution
system.iobus.trans_dist::ReadResp               46092                       # Transaction distribution
system.iobus.trans_dist::WriteReq              298603                       # Transaction distribution
system.iobus.trans_dist::WriteResp             298603                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        92596                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.energy_ctrl.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio0.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        80272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       173330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       516060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       516060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  689390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        92616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          411                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.energy_ctrl.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio0.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio1.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        46940                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       140287                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     16388592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     16388592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 16528879                       # Cumulative packet size per connected master and slave (bytes)
system.cpu54.numPwrStateTransitions              2516                       # Number of power state transitions
system.cpu54.pwrStateClkGateDist::samples         1242                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::mean   5658530858.051530                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::stdev  70454278176.460587                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::1000-5e+10         1235     99.44%     99.44% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.52% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::2.5e+11-3e+11            2      0.16%     99.68% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.76% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::4e+11-4.5e+11            1      0.08%     99.84% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::4.5e+11-5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::overflows            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::min_value         5556                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::max_value 2336851294260                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::total          1242                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateResidencyTicks::ON   44398762568                       # Cumulative time (in ticks) in various power states
system.cpu54.pwrStateResidencyTicks::CLK_GATED 7027895325700                       # Cumulative time (in ticks) in various power states
system.cpu54.icache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu54.icache.demand_hits::.cpu54.inst      6763839                       # number of demand (read+write) hits
system.cpu54.icache.demand_hits::total        6763839                       # number of demand (read+write) hits
system.cpu54.icache.overall_hits::.cpu54.inst      6763839                       # number of overall hits
system.cpu54.icache.overall_hits::total       6763839                       # number of overall hits
system.cpu54.icache.demand_misses::.cpu54.inst        79291                       # number of demand (read+write) misses
system.cpu54.icache.demand_misses::total        79291                       # number of demand (read+write) misses
system.cpu54.icache.overall_misses::.cpu54.inst        79291                       # number of overall misses
system.cpu54.icache.overall_misses::total        79291                       # number of overall misses
system.cpu54.icache.demand_accesses::.cpu54.inst      6843130                       # number of demand (read+write) accesses
system.cpu54.icache.demand_accesses::total      6843130                       # number of demand (read+write) accesses
system.cpu54.icache.overall_accesses::.cpu54.inst      6843130                       # number of overall (read+write) accesses
system.cpu54.icache.overall_accesses::total      6843130                       # number of overall (read+write) accesses
system.cpu54.icache.demand_miss_rate::.cpu54.inst     0.011587                       # miss rate for demand accesses
system.cpu54.icache.demand_miss_rate::total     0.011587                       # miss rate for demand accesses
system.cpu54.icache.overall_miss_rate::.cpu54.inst     0.011587                       # miss rate for overall accesses
system.cpu54.icache.overall_miss_rate::total     0.011587                       # miss rate for overall accesses
system.cpu54.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu54.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu54.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu54.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu54.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu54.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu54.icache.writebacks::.writebacks        78767                       # number of writebacks
system.cpu54.icache.writebacks::total           78767                       # number of writebacks
system.cpu54.icache.replacements                78767                       # number of replacements
system.cpu54.icache.ReadReq_hits::.cpu54.inst      6763839                       # number of ReadReq hits
system.cpu54.icache.ReadReq_hits::total       6763839                       # number of ReadReq hits
system.cpu54.icache.ReadReq_misses::.cpu54.inst        79291                       # number of ReadReq misses
system.cpu54.icache.ReadReq_misses::total        79291                       # number of ReadReq misses
system.cpu54.icache.ReadReq_accesses::.cpu54.inst      6843130                       # number of ReadReq accesses(hits+misses)
system.cpu54.icache.ReadReq_accesses::total      6843130                       # number of ReadReq accesses(hits+misses)
system.cpu54.icache.ReadReq_miss_rate::.cpu54.inst     0.011587                       # miss rate for ReadReq accesses
system.cpu54.icache.ReadReq_miss_rate::total     0.011587                       # miss rate for ReadReq accesses
system.cpu54.icache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu54.icache.tags.tagsinuse         211.203868                       # Cycle average of tags in use
system.cpu54.icache.tags.total_refs           6843130                       # Total number of references to valid blocks.
system.cpu54.icache.tags.sampled_refs           79291                       # Sample count of references to valid blocks.
system.cpu54.icache.tags.avg_refs           86.303994                       # Average number of references to valid blocks.
system.cpu54.icache.tags.warmup_cycle    4132608754476                       # Cycle when the warmup percentage was hit.
system.cpu54.icache.tags.occ_blocks::.cpu54.inst   211.203868                       # Average occupied blocks per requestor
system.cpu54.icache.tags.occ_percent::.cpu54.inst     0.412508                       # Average percentage of cache occupancy
system.cpu54.icache.tags.occ_percent::total     0.412508                       # Average percentage of cache occupancy
system.cpu54.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu54.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu54.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu54.icache.tags.tag_accesses        13765551                       # Number of tag accesses
system.cpu54.icache.tags.data_accesses       13765551                       # Number of data accesses
system.cpu54.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu54.itb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu54.dcache.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu54.dcache.demand_hits::.cpu54.data      2508966                       # number of demand (read+write) hits
system.cpu54.dcache.demand_hits::total        2508966                       # number of demand (read+write) hits
system.cpu54.dcache.overall_hits::.cpu54.data      2528378                       # number of overall hits
system.cpu54.dcache.overall_hits::total       2528378                       # number of overall hits
system.cpu54.dcache.demand_misses::.cpu54.data        57742                       # number of demand (read+write) misses
system.cpu54.dcache.demand_misses::total        57742                       # number of demand (read+write) misses
system.cpu54.dcache.overall_misses::.cpu54.data        60753                       # number of overall misses
system.cpu54.dcache.overall_misses::total        60753                       # number of overall misses
system.cpu54.dcache.demand_accesses::.cpu54.data      2566708                       # number of demand (read+write) accesses
system.cpu54.dcache.demand_accesses::total      2566708                       # number of demand (read+write) accesses
system.cpu54.dcache.overall_accesses::.cpu54.data      2589131                       # number of overall (read+write) accesses
system.cpu54.dcache.overall_accesses::total      2589131                       # number of overall (read+write) accesses
system.cpu54.dcache.demand_miss_rate::.cpu54.data     0.022497                       # miss rate for demand accesses
system.cpu54.dcache.demand_miss_rate::total     0.022497                       # miss rate for demand accesses
system.cpu54.dcache.overall_miss_rate::.cpu54.data     0.023465                       # miss rate for overall accesses
system.cpu54.dcache.overall_miss_rate::total     0.023465                       # miss rate for overall accesses
system.cpu54.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu54.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu54.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu54.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu54.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu54.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu54.dcache.writebacks::.writebacks        19256                       # number of writebacks
system.cpu54.dcache.writebacks::total           19256                       # number of writebacks
system.cpu54.dcache.replacements                47109                       # number of replacements
system.cpu54.dcache.ReadReq_hits::.cpu54.data      1609647                       # number of ReadReq hits
system.cpu54.dcache.ReadReq_hits::total       1609647                       # number of ReadReq hits
system.cpu54.dcache.ReadReq_misses::.cpu54.data        42689                       # number of ReadReq misses
system.cpu54.dcache.ReadReq_misses::total        42689                       # number of ReadReq misses
system.cpu54.dcache.ReadReq_accesses::.cpu54.data      1652336                       # number of ReadReq accesses(hits+misses)
system.cpu54.dcache.ReadReq_accesses::total      1652336                       # number of ReadReq accesses(hits+misses)
system.cpu54.dcache.ReadReq_miss_rate::.cpu54.data     0.025836                       # miss rate for ReadReq accesses
system.cpu54.dcache.ReadReq_miss_rate::total     0.025836                       # miss rate for ReadReq accesses
system.cpu54.dcache.WriteReq_hits::.cpu54.data       899055                       # number of WriteReq hits
system.cpu54.dcache.WriteReq_hits::total       899055                       # number of WriteReq hits
system.cpu54.dcache.WriteReq_misses::.cpu54.data        10372                       # number of WriteReq misses
system.cpu54.dcache.WriteReq_misses::total        10372                       # number of WriteReq misses
system.cpu54.dcache.WriteReq_accesses::.cpu54.data       909427                       # number of WriteReq accesses(hits+misses)
system.cpu54.dcache.WriteReq_accesses::total       909427                       # number of WriteReq accesses(hits+misses)
system.cpu54.dcache.WriteReq_miss_rate::.cpu54.data     0.011405                       # miss rate for WriteReq accesses
system.cpu54.dcache.WriteReq_miss_rate::total     0.011405                       # miss rate for WriteReq accesses
system.cpu54.dcache.SoftPFReq_hits::.cpu54.data           73                       # number of SoftPFReq hits
system.cpu54.dcache.SoftPFReq_hits::total           73                       # number of SoftPFReq hits
system.cpu54.dcache.SoftPFReq_misses::.cpu54.data          202                       # number of SoftPFReq misses
system.cpu54.dcache.SoftPFReq_misses::total          202                       # number of SoftPFReq misses
system.cpu54.dcache.SoftPFReq_accesses::.cpu54.data          275                       # number of SoftPFReq accesses(hits+misses)
system.cpu54.dcache.SoftPFReq_accesses::total          275                       # number of SoftPFReq accesses(hits+misses)
system.cpu54.dcache.SoftPFReq_miss_rate::.cpu54.data     0.734545                       # miss rate for SoftPFReq accesses
system.cpu54.dcache.SoftPFReq_miss_rate::total     0.734545                       # miss rate for SoftPFReq accesses
system.cpu54.dcache.SoftPFExReq_hits::.cpu54.data        19339                       # number of SoftPFExReq hits
system.cpu54.dcache.SoftPFExReq_hits::total        19339                       # number of SoftPFExReq hits
system.cpu54.dcache.SoftPFExReq_misses::.cpu54.data         2809                       # number of SoftPFExReq misses
system.cpu54.dcache.SoftPFExReq_misses::total         2809                       # number of SoftPFExReq misses
system.cpu54.dcache.SoftPFExReq_accesses::.cpu54.data        22148                       # number of SoftPFExReq accesses(hits+misses)
system.cpu54.dcache.SoftPFExReq_accesses::total        22148                       # number of SoftPFExReq accesses(hits+misses)
system.cpu54.dcache.SoftPFExReq_miss_rate::.cpu54.data     0.126829                       # miss rate for SoftPFExReq accesses
system.cpu54.dcache.SoftPFExReq_miss_rate::total     0.126829                       # miss rate for SoftPFExReq accesses
system.cpu54.dcache.WriteLineReq_hits::.cpu54.data          264                       # number of WriteLineReq hits
system.cpu54.dcache.WriteLineReq_hits::total          264                       # number of WriteLineReq hits
system.cpu54.dcache.WriteLineReq_misses::.cpu54.data         4681                       # number of WriteLineReq misses
system.cpu54.dcache.WriteLineReq_misses::total         4681                       # number of WriteLineReq misses
system.cpu54.dcache.WriteLineReq_accesses::.cpu54.data         4945                       # number of WriteLineReq accesses(hits+misses)
system.cpu54.dcache.WriteLineReq_accesses::total         4945                       # number of WriteLineReq accesses(hits+misses)
system.cpu54.dcache.WriteLineReq_miss_rate::.cpu54.data     0.946613                       # miss rate for WriteLineReq accesses
system.cpu54.dcache.WriteLineReq_miss_rate::total     0.946613                       # miss rate for WriteLineReq accesses
system.cpu54.dcache.LoadLockedReq_hits::.cpu54.data        22907                       # number of LoadLockedReq hits
system.cpu54.dcache.LoadLockedReq_hits::total        22907                       # number of LoadLockedReq hits
system.cpu54.dcache.LoadLockedReq_misses::.cpu54.data         1051                       # number of LoadLockedReq misses
system.cpu54.dcache.LoadLockedReq_misses::total         1051                       # number of LoadLockedReq misses
system.cpu54.dcache.LoadLockedReq_accesses::.cpu54.data        23958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu54.dcache.LoadLockedReq_accesses::total        23958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu54.dcache.LoadLockedReq_miss_rate::.cpu54.data     0.043868                       # miss rate for LoadLockedReq accesses
system.cpu54.dcache.LoadLockedReq_miss_rate::total     0.043868                       # miss rate for LoadLockedReq accesses
system.cpu54.dcache.StoreCondReq_hits::.cpu54.data        22747                       # number of StoreCondReq hits
system.cpu54.dcache.StoreCondReq_hits::total        22747                       # number of StoreCondReq hits
system.cpu54.dcache.StoreCondReq_misses::.cpu54.data          109                       # number of StoreCondReq misses
system.cpu54.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu54.dcache.StoreCondReq_accesses::.cpu54.data        22856                       # number of StoreCondReq accesses(hits+misses)
system.cpu54.dcache.StoreCondReq_accesses::total        22856                       # number of StoreCondReq accesses(hits+misses)
system.cpu54.dcache.StoreCondReq_miss_rate::.cpu54.data     0.004769                       # miss rate for StoreCondReq accesses
system.cpu54.dcache.StoreCondReq_miss_rate::total     0.004769                       # miss rate for StoreCondReq accesses
system.cpu54.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7072294088268                       # Cumulative time (in ticks) in various power states
system.cpu54.dcache.tags.tagsinuse         307.599278                       # Cycle average of tags in use
system.cpu54.dcache.tags.total_refs           2640543                       # Total number of references to valid blocks.
system.cpu54.dcache.tags.sampled_refs           57411                       # Sample count of references to valid blocks.
system.cpu54.dcache.tags.avg_refs           45.993677                       # Average number of references to valid blocks.
system.cpu54.dcache.tags.warmup_cycle    4132608782256                       # Cycle when the warmup percentage was hit.
system.cpu54.dcache.tags.occ_blocks::.cpu54.data   307.599278                       # Average occupied blocks per requestor
system.cpu54.dcache.tags.occ_percent::.cpu54.data     0.300390                       # Average percentage of cache occupancy
system.cpu54.dcache.tags.occ_percent::total     0.300390                       # Average percentage of cache occupancy
system.cpu54.dcache.tags.occ_task_id_blocks::1024          703                       # Occupied blocks per task id
system.cpu54.dcache.tags.age_task_id_blocks_1024::4          703                       # Occupied blocks per task id
system.cpu54.dcache.tags.occ_task_id_percent::1024     0.686523                       # Percentage of cache occupancy per task id
system.cpu54.dcache.tags.tag_accesses         5340185                       # Number of tag accesses
system.cpu54.dcache.tags.data_accesses        5340185                       # Number of data accesses

---------- End Simulation Statistics   ----------
