EESchema-LIBRARY Version 2.3  Date: dom 01 may 2016 22:12:49 ACST
#encoding utf-8
#
# AR7241
#
DEF AR7241 U 0 40 Y Y 1 F N
F0 "U" 1700 4650 139 H V C CNB
F1 "AR7241" 1700 -3050 139 H V C CNB
F2 "~" 0 0 60 H V C CNN
F3 "~" 0 0 60 H V C CNN
DRAW
T 900 1300 2100 138 0 0 0 Double~Data~~Rate~RAM  Normal 1 C C
T 900 2100 3550 98 0 0 0 General~Purpose~I/O  Normal 1 C C
T 900 2100 -1050 98 0 0 0 JTAG  Normal 1 C C
T 900 2100 350 98 0 0 0 PCI  Normal 1 C C
T 900 1250 -1500 138 0 0 0 Power  Normal 1 C C
T 900 2100 -300 98 0 0 0 USB  Normal 1 C C
P 2 0 0 0  3000 -1250  1700 -1250 N
T 900 2150 2050 98 0 1 0 ETH  Normal 1 C C
T 900 2100 -2150 98 0 1 0 RST  Normal 1 C C
T 900 2100 -1600 98 0 1 0 VREG  Normal 1 C C
S 300 4400 3000 -2800 0 1 0 f
P 2 0 1 0  300 -350  1700 -350 N
P 2 0 1 0  1700 2750  3000 2750 N
P 2 0 1 0  1700 4400  1700 -2800 N
P 2 0 1 0  3000 -2550  1700 -2550 N
P 2 0 1 0  3000 -1950  1700 -1950 N
P 2 0 1 0  3000 -550  1700 -550 N
P 2 0 1 0  3000 -100  1700 -100 N
P 2 0 1 0  3000 650  1700 650 N
X VDD_DDR 1 0 -250 300 R 50 50 1 1 I
X DDR_DQS_0 2 0 1150 300 R 50 50 1 1 I
X DDR_DQM_0 3 0 1350 300 R 50 50 1 1 I
X DDR_DATA_15 4 0 2950 300 R 50 50 1 1 I
X DDR_DATA_14 5 0 2850 300 R 50 50 1 1 I
X DDR_DATA_13 6 0 2750 300 R 50 50 1 1 I
X DDR_DATA_12 7 0 2650 300 R 50 50 1 1 I
X DDR_DATA_11 8 0 2550 300 R 50 50 1 1 I
X DDR_DATA_10 9 0 2450 300 R 50 50 1 1 I
X DDR_DATA_9 10 0 2350 300 R 50 50 1 1 I
X DDR_A_11 20 0 4150 300 R 50 50 1 1 I
X DDR_RAS_L 30 0 250 300 R 50 50 1 1 I
X VDD12 40 0 -500 300 R 50 50 1 1 I
X VDD12 50 0 -400 300 R 50 50 1 1 I
X VDD12 60 0 -600 300 R 50 50 1 1 I
X CTRL2P0 70 3300 -1650 300 L 50 50 1 1 I
X TRST_L 80 3300 -800 300 L 50 50 1 1 I
X GPO_13 90 3300 3900 300 L 50 50 1 1 I
X DDR_DATA_8 11 0 2250 300 R 50 50 1 1 I
X DDR_A_9 21 0 3950 300 R 50 50 1 1 I
X DDR_CS_L 31 0 450 300 R 50 50 1 1 I
X RX4_P 41 3300 2600 300 L 50 50 1 1 I
X RX2_P 51 3300 1800 300 L 50 50 1 1 I
X RX0_P 61 3300 1000 300 L 50 50 1 1 I
X VDD33 71 0 -2650 300 R 50 50 1 1 I
X TDI 81 3300 -1000 300 L 50 50 1 1 I
X GPO_14 91 3300 4000 300 L 50 50 1 1 I
X VDD12CD 12 0 -1250 300 R 50 50 1 1 I
X DDR_A_8 22 0 3850 300 R 50 50 1 1 I
X VDD_DDR 32 0 -50 300 R 50 50 1 1 I
X RX4_N 42 3300 2700 300 L 50 50 1 1 I
X RX2_N 52 3300 1900 300 L 50 50 1 1 I
X RX0_N 62 3300 1100 300 L 50 50 1 1 I
X VDD25 72 0 -2050 300 R 50 50 1 1 I
X TDO 82 3300 -900 300 L 50 50 1 1 I
X GPO_15 92 3300 4100 300 L 50 50 1 1 I
X DDR_DQS_1 13 0 1050 300 R 50 50 1 1 I
X VDD12CD 23 0 -1150 300 R 50 50 1 1 I
X DDR_BA_0 33 0 950 300 R 50 50 1 1 I
X TX4_P 43 3300 2400 300 L 50 50 1 1 I
X TX2_P 53 3300 1600 300 L 50 50 1 1 I
X TX0_P 63 3300 800 300 L 50 50 1 1 I
X USB_DN 73 3300 -350 300 L 50 50 1 1 I
X VDD25 83 0 -2150 300 R 50 50 1 1 I
X RST_L 93 3300 -2200 300 L 50 50 1 1 I
X DDR_VREF 14 0 50 300 R 50 50 1 1 I
X DDR_A_7 24 0 3750 300 R 50 50 1 1 I
X DDR_BA_1 34 0 850 300 R 50 50 1 1 I
X TX4_N 44 3300 2500 300 L 50 50 1 1 I
X TX2_N 54 3300 1700 300 L 50 50 1 1 I
X TX0_N 64 3300 900 300 L 50 50 1 1 I
X USB_DP 74 3300 -250 300 L 50 50 1 1 I
X TMS 84 3300 -1100 300 L 50 50 1 1 I
X REFCLKIN 94 3300 -2000 300 L 50 50 1 1 I
X DDR_DQM_1 15 0 1250 300 R 50 50 1 1 I
X DDR_A_6 25 0 3650 300 R 50 50 1 1 I
X DDR_A_10 35 0 4050 300 R 50 50 1 1 I
X VDD25 45 0 -1850 300 R 50 50 1 1 W
X VDD25 55 0 -1750 300 R 50 50 1 1 W
X VDD25 65 0 -1950 300 R 50 50 1 1 I
X GPIO2/SPI_CS0 75 3300 3100 300 L 50 50 1 1 I
X TCK 85 3300 -700 300 L 50 50 1 1 I
X VDD12 95 0 -800 300 R 50 50 1 1 W
X DDR_CK_N 16 0 750 300 R 50 50 1 1 I
X DDR_A_5 26 0 3550 300 R 50 50 1 1 I
X DDR_A_0 36 0 3050 300 R 50 50 1 1 I
X TX3_P 46 3300 2000 300 L 50 50 1 1 I
X TX1_P 56 3300 1200 300 L 50 50 1 1 I
X RBIAS 66 3300 -1850 300 L 50 50 1 1 I
X GPIO_3/SPI_CLK 76 3300 3200 300 L 50 50 1 1 I
X GPIO_9/UART_RX 86 3300 3500 300 L 50 50 1 1 I
X VDD25 96 0 -2250 300 R 50 50 1 1 W
X DDR_CK_P 17 0 650 300 R 50 50 1 1 I
X DDR_A_4 27 0 3450 300 R 50 50 1 1 I
X DDR_A_1 37 0 3150 300 R 50 50 1 1 I
X TX3_N 47 3300 2100 300 L 50 50 1 1 I
X TX1_N 57 3300 1300 300 L 50 50 1 1 I
X VDD12 67 0 -700 300 R 50 50 1 1 I
X GPIO_4/SPI_MISO 77 3300 3300 300 L 50 50 1 1 I
X GPIO_10/UART_TX 87 3300 3600 300 L 50 50 1 1 I
X AVDD12 97 0 -900 300 R 50 50 1 1 I
X DDR_CKE 18 0 550 300 R 50 50 1 1 I
X DDR_WE_L 28 0 150 300 R 50 50 1 1 I
X DDR_A_2 38 0 3250 300 R 50 50 1 1 I
X RX3_P 48 3300 2200 300 L 50 50 1 1 I
X RX1_P 58 3300 1400 300 L 50 50 1 1 I
X NC 68 3300 -2650 300 L 50 50 1 1 N
X GPIO_5/SPI_MOSI 78 3300 3400 300 L 50 50 1 1 I
X GPIO_11/UART_RTS 88 3300 3700 300 L 50 50 1 1 I
X PCI_TX_P 98 3300 0 300 L 50 50 1 1 O
X DDR_A_12 19 0 4250 300 R 50 50 1 1 I
X DDR_CAS_L 29 0 350 300 R 50 50 1 1 I
X DDR_A_3 39 0 3350 300 R 50 50 1 1 I
X RX3_N 49 3300 2300 300 L 50 50 1 1 I
X RX1_N 59 3300 1500 300 L 50 50 1 1 I
X AVDD18 69 0 -1550 300 R 50 50 1 1 I
X EJTAG_SEL 79 3300 -600 300 L 50 50 1 1 I
X GPIO_12/USRT_CTS 89 3300 3800 300 L 50 50 1 1 I
X PCI_TX_N 99 3300 100 300 L 50 50 1 1 O
X PCI_RX_P 100 3300 200 300 L 50 50 1 1 I
X GPIO_17 110 3300 4300 300 L 50 50 1 1 I
X DDR_DATA_0 120 0 1450 300 R 50 50 1 1 I
X PCI_RX_N 101 3300 300 300 L 50 50 1 1 I
X SYS_RST_OUT_L 111 3300 -2100 300 L 50 50 1 1 O
X DDR_DATA_1 121 0 1550 300 R 50 50 1 1 I
X PCI_RST_OUT_L 102 3300 400 300 L 50 50 1 1 O
X LDO_DDR_SEL 112 3300 -1750 300 L 50 50 1 1 I
X DDR_DATA_2 122 0 1650 300 R 50 50 1 1 I
X PCI_CLKOUT_P 103 3300 500 300 L 50 50 1 1 O
X VDD12CD 113 0 -1350 300 R 50 50 1 1 I
X DDR_DATA_3 123 0 1750 300 R 50 50 1 1 I
X PCI_CLKOUT_N 104 3300 600 300 L 50 50 1 1 O
X VDD25 114 0 -2350 300 R 50 50 1 1 I
X DDR_DATA_4 124 0 1850 300 R 50 50 1 1 I
X AVDD25 105 0 -2450 300 R 50 50 1 1 I
X CPUREGIN 115 3300 -1450 300 L 50 50 1 1 I
X DDR_DATA_5 125 0 1950 300 R 50 50 1 1 I
X AVDD12 106 0 -1000 300 R 50 50 1 1 I
X CPUREGIN 116 3300 -1350 300 L 50 50 1 1 I
X DDR_DATA_6 126 0 2050 300 R 50 50 1 1 I
X GPIO_0 107 3300 2900 300 L 50 50 1 1 I
X VDD33 117 0 -2750 300 R 50 50 1 1 I
X DDR_DATA_7 127 0 2150 300 R 50 50 1 1 I
X GPIO_1 108 3300 3000 300 L 50 50 1 1 I
X CTLR_DDR_XPNP 118 3300 -1550 300 L 50 50 1 1 I
X VDD12CD 128 0 -1450 300 R 50 50 1 1 I
X GPIO_16 109 3300 4200 300 L 50 50 1 1 I
X VDD_DDR 119 0 -150 300 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
