# vsim -c tb_controller_opt -do "sim.do" 
# Start time: 00:43:41 on Mar 01,2019
# //  Questa Sim-64
# //  Version 10.4c linux_x86_64 Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.tb_controller(fast)
# Loading work.Controller(fast)
# do sim.do
# waveform.wlf
# begin controller test
# 
# LUI:0110111
# ALUSrc:1, MemtoReg:0, RegWrite:1, MemRead:0, MemWrite:0, Branch:0, ALUOp:00
# 
# AUIPC:0010111
# ALUSrc:1, MemtoReg:0, RegWrite:1, MemRead:0, MemWrite:0, Branch:0, ALUOp:00
# 
# JAL:1101111
# ALUSrc:1, MemtoReg:0, RegWrite:1, MemRead:0, MemWrite:0, Branch:1, ALUOp:00
# 
# JALR:1100111
# ALUSrc:1, MemtoReg:0, RegWrite:1, MemRead:0, MemWrite:0, Branch:1, ALUOp:00
# 
# B Type:1100011
# ALUSrc:0, MemtoReg:0, RegWrite:0, MemRead:0, MemWrite:0, Branch:1, ALUOp:01
# 
# Load:0000011
# ALUSrc:1, MemtoReg:1, RegWrite:1, MemRead:1, MemWrite:0, Branch:0, ALUOp:00
# 
# Save:0100011
# ALUSrc:1, MemtoReg:0, RegWrite:0, MemRead:0, MemWrite:1, Branch:0, ALUOp:00
# 
# I Type:0010011
# ALUSrc:1, MemtoReg:0, RegWrite:1, MemRead:0, MemWrite:0, Branch:0, ALUOp:00
# 
# R Type:0110011
# ALUSrc:0, MemtoReg:0, RegWrite:1, MemRead:0, MemWrite:0, Branch:0, ALUOp:10
# 
# ** Note: $stop    : /users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_controller.sv(85)
#    Time: 200 ns  Iteration: 0  Instance: /tb_controller
# Break in Module tb_controller at /users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_controller.sv line 85
# Stopped at /users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_controller.sv line 85
# End time: 00:43:41 on Mar 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
