
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.825461                       # Number of seconds simulated
sim_ticks                                6825461456000                       # Number of ticks simulated
final_tick                               6825461456000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 330032                       # Simulator instruction rate (inst/s)
host_op_rate                                   528653                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2417804185                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661016                       # Number of bytes of host memory used
host_seconds                                  2823.00                       # Real time elapsed on the host
sim_insts                                   931679922                       # Number of instructions simulated
sim_ops                                    1492387812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       106575040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          106597504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    998535168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       998535168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1665235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1665586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15602112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15602112                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15614335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15617626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       146295628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            146295628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       146295628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15614335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            161913254                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684115                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342498                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455658                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      13650922912                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679922                       # Number of instructions committed
system.cpu.committedOps                    1492387812                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881098                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881098                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935126                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026611                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342498                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                13650922912                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024162     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387812                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.867006                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026613                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.867006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180048                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180048                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577561                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714937                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714937                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292498                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292498                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292498                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292498                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106554                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627561                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734115                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734115                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1208905966000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1208905966000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3786717168000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3786717168000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4995623134000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4995623134000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4995623134000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4995623134000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026613                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 389146.934513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 389146.934513                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68072.680159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68072.680159                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85054.880524                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85054.880524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85054.880524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85054.880524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       101858                       # number of writebacks
system.cpu.dcache.writebacks::total            101858                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627561                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734115                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734115                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1205799412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1205799412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3731089607000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3731089607000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4936889019000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4936889019000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4936889019000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4936889019000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 388146.934513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 388146.934513                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67072.680159                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67072.680159                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84054.880524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84054.880524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84054.880524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84054.880524                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126310                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.926834                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4129503.299145                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.926834                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911667                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455307                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90520000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90520000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90520000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90520000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90520000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 257891.737892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 257891.737892                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 257891.737892                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 257891.737892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 257891.737892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 257891.737892                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     90169000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90169000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     90169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     90169000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90169000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 256891.737892                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 256891.737892                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 256891.737892                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 256891.737892                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 256891.737892                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 256891.737892                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.090779                       # Cycle average of tags in use
system.l2.tags.total_refs                   119021202                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710853                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     69.568339                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.731833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.358936                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999068                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 953880485                       # Number of tag accesses
system.l2.tags.data_accesses                953880485                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       101858                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           101858                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        57160388                       # number of WriteClean hits
system.l2.WriteClean_hits::total             57160388                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809309                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809309                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1648                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413057                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1414705                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1414705                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1414705                       # number of overall hits
system.l2.overall_hits::total                 1414705                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797984                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797984                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18620                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693497                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1712117                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712468                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data            1712117                       # number of overall misses
system.l2.overall_misses::total               1712468                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3344320053500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3344320053500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  11133134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11133134500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89633500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89633500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1186302482000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1186302482000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89633500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1197435616500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1197525250000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89633500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1197435616500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1197525250000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       101858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       101858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     57160388                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         57160388                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607293                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607293                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126822                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127173                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126822                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127173                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.918690                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918690                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547558                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547609                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547558                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547609                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 120308.006994                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 120308.006994                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 597912.701396                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 597912.701396                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 255366.096866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 255366.096866                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 700504.625636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 700504.625636                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 255366.096866                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 699388.894859                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 699297.884690                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 255366.096866                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 699388.894859                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 699297.884690                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1547683                       # number of writebacks
system.l2.writebacks::total                   1547683                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27797984                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797984                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18620                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693497                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1712117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712468                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1712117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712468                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3066340213500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3066340213500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10946934500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10946934500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     86123500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86123500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1169367512000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1169367512000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     86123500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1180314446500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1180400570000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     86123500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1180314446500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1180400570000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.918690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547609                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547609                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 110308.006994                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 110308.006994                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 587912.701396                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 587912.701396                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 245366.096866                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 245366.096866                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 690504.625636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 690504.625636                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 245366.096866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 689388.894859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 689297.884690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 245366.096866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 689388.894859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 689297.884690                       # average overall mshr miss latency
system.l2.replacements                        1708805                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2045.955574                       # Cycle average of tags in use
system.l3.tags.total_refs                    59127645                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   3275005                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     18.054215                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      718.126746                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.678097                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1327.150731                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.350648                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000331                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.648023                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999002                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          310                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1536                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 240266289                       # Number of tag accesses
system.l3.tags.data_accesses                240266289                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1547683                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1547683                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28028844                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28028844                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13894368                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13894368                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data          45257                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             45257                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 45257                       # number of demand (read+write) hits
system.l3.demand_hits::total                    45257                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                45257                       # number of overall hits
system.l3.overall_hits::total                   45257                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13905241                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13905241                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1648240                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1648591                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1665235                       # number of demand (read+write) misses
system.l3.demand_misses::total                1665586                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                351                       # number of overall misses
system.l3.overall_misses::cpu.data            1665235                       # number of overall misses
system.l3.overall_misses::total               1665586                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2614253995000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2614253995000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  10559053000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10559053000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     82262500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 1150263846500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 1150346109000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      82262500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  1160822899500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1160905162000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     82262500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 1160822899500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1160905162000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1547683                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1547683                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28028844                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28028844                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799609                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799609                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          351                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693497                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693848                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710492                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710843                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710492                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710843                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.500196                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.500196                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.973276                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.973282                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.973542                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.973547                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.973542                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.973547                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 188004.939648                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 188004.939648                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 621303.501030                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 621303.501030                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 234366.096866                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 697874.002876                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 697775.317832                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 234366.096866                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 697092.542194                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 696995.028777                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 234366.096866                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 697092.542194                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 696995.028777                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1707703                       # number of writebacks
system.l3.writebacks::total                   1707703                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks       116036                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        116036                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13905241                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13905241                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1648240                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1648591                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1665235                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1665586                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1665235                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1665586                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2475802177000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2475802177000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  10389103000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10389103000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     78752500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 1133781446500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 1133860199000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     78752500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 1144170549500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1144249302000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     78752500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 1144170549500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1144249302000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.500196                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.500196                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.973276                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.973282                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.973542                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.973547                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.973542                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.973547                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 178048.131420                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 178048.131420                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 611303.501030                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 611303.501030                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 224366.096866                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 687874.002876                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 687775.317832                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 224366.096866                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 687092.542194                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 686995.028777                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 224366.096866                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 687092.542194                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 686995.028777                       # average overall mshr miss latency
system.l3.replacements                        3272957                       # number of replacements
system.membus.snoop_filter.tot_requests      17451624                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15786038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1648591                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1707703                       # Transaction distribution
system.membus.trans_dist::WriteClean         13894409                       # Transaction distribution
system.membus.trans_dist::CleanEvict           116036                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13905241                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1648591                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     32954561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     32954561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32954561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1105132672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1105132672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1105132672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15570827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15570827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15570827                       # Request fanout histogram
system.membus.reqLayer2.occupancy        105707592000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8330286000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61860816                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       43537222                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     43537222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1811850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        99083641                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4750828                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607293                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    177754928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177755670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3864900352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3864925376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45359621                       # Total snoops (count)
system.tol2bus.snoopTraffic                2792527680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        104094087                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.418249                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60556865     58.18%     58.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1               43537222     41.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          104094087                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116772888000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            526500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32493879500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31218977                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29508134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       15621972                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     15621972                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6825461456000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693848                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3255386                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41923253                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1726096                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799609                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799609                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693848                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88758273                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   2002391680                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        17167366                       # Total snoops (count)
system.tol3bus.snoopTraffic                 998535168                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         46677818                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.334677                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471877                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31055846     66.53%     66.53% # Request fanout histogram
system.tol3bus.snoop_fanout::1               15621972     33.47%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           46677818                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        59200437500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16466069000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
