
---------- Begin Simulation Statistics ----------
final_tick                                18592781250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    431                       # Simulator instruction rate (inst/s)
host_mem_usage                                9674696                       # Number of bytes of host memory used
host_op_rate                                      442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32201.06                       # Real time elapsed on the host
host_tick_rate                                 354811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13889792                       # Number of instructions simulated
sim_ops                                      14244096                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011425                       # Number of seconds simulated
sim_ticks                                 11425291250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.021709                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  389990                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               410422                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                783                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5873                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            407509                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6284                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7097                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              813                       # Number of indirect misses.
system.cpu.branchPred.lookups                  459408                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18659                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          728                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2779582                       # Number of instructions committed
system.cpu.committedOps                       2836760                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.152303                       # CPI: cycles per instruction
system.cpu.discardedOps                         14202                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1546438                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            131118                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           731965                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2870876                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317228                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      589                       # number of quiesce instructions executed
system.cpu.numCycles                          8762084                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       589                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1935926     68.24%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2083      0.07%     68.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::MemRead                 140504      4.95%     73.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                758247     26.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2836760                       # Class of committed instruction
system.cpu.quiesceCycles                      9518382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5891208                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          726                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5505                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        676750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              250445                       # Transaction distribution
system.membus.trans_dist::ReadResp             255813                       # Transaction distribution
system.membus.trans_dist::WriteReq              88448                       # Transaction distribution
system.membus.trans_dist::WriteResp             88448                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          550                       # Transaction distribution
system.membus.trans_dist::WriteClean               10                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4927                       # Transaction distribution
system.membus.trans_dist::ReadExReq               299                       # Transaction distribution
system.membus.trans_dist::ReadExResp              300                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           587                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       332800                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        332800                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       668227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       680456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       665600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       665600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1360208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       305984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       305984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        91328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       110278                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21715462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1010292                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000736                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027127                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1009548     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     744      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1010292                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1584387615                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12398000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13576234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2284625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11767175                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1461301500                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           24448750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       165888                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       165888                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       504627                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       504627                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9830                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1331200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1331200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1341030                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21312158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2338625625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1916407633                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1002291000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       249856                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       249856                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        82944                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        82944                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       665600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       665600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       387329                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       387329    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       387329                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    805080125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1332224000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35717120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15990784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33292288                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7768064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       499712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4825088                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2661525499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    464619753                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3126145253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1514316232                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1399595306                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2913911538                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4175841732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1864215059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6040056791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       305984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       307264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       305984                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       305984                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4781                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4801                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26781287                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       112032                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26893319                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26781287                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26781287                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26781287                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       112032                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26893319                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15990784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16046272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5344256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       249856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              250723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              83504                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1399595306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4856594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1404451900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3136900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    464619753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            467756653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3136900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1864215059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4856594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1872208553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    332566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000600011000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           87                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           87                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450458                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88848                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      250722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      83504                       # Number of write requests accepted
system.mem_ctrls.readBursts                    250722                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5218                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8061123795                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1252435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14636407545                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32181.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58431.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       126                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   233560                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77507                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                250722                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83504                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  221229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    263                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.110937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   844.940579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.998951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          654      2.85%      2.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          664      2.90%      5.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          470      2.05%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          280      1.22%      9.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          307      1.34%     10.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          295      1.29%     11.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          411      1.79%     13.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          370      1.61%     15.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19481     84.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22932                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2879.425287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1933.298282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     13.79%     13.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     18.39%     32.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.15%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      2.30%     35.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      3.45%     39.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     33.33%     72.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      3.45%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      8.05%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      6.90%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      8.05%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     959.919540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    785.365133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    256.576305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      5.75%      5.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.15%      6.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      1.15%      8.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.15%      9.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     90.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16031168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5344832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16046208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5344256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1403.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       467.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1404.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11425146875                       # Total gap between requests
system.mem_ctrls.avgGap                      34183.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15975808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5307456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1398284529.508164644241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4845390.702840944752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3271338.925386256538                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 464535729.012597382069                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       249856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14601287970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35119575                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37245090755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 192645408375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58438.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40553.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66509090.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2322596.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6362344210                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    618030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4446007040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1178                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10100548.174873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2000282.130847                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          589    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5782750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11967250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12643558375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5949222875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1336397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1336397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1336397                       # number of overall hits
system.cpu.icache.overall_hits::total         1336397                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4781                       # number of overall misses
system.cpu.icache.overall_misses::total          4781                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208101875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208101875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208101875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208101875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1341178                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1341178                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1341178                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1341178                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003565                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43526.851077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43526.851077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43526.851077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43526.851077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4781                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    200726875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    200726875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    200726875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    200726875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003565                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41984.286760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41984.286760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41984.286760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41984.286760                       # average overall mshr miss latency
system.cpu.icache.replacements                   4590                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1336397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1336397                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4781                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208101875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208101875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1341178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1341178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43526.851077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43526.851077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    200726875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    200726875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41984.286760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41984.286760                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.885889                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2256935                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4590                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            491.706972                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.885889                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.814230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2687137                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2687137                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       228013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           228013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       228013                       # number of overall hits
system.cpu.dcache.overall_hits::total          228013                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1178                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1178                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1178                       # number of overall misses
system.cpu.dcache.overall_misses::total          1178                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86621750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86621750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86621750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86621750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       229191                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       229191                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       229191                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       229191                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005140                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005140                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005140                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005140                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73532.894737                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73532.894737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73532.894737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73532.894737                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          550                       # number of writebacks
system.cpu.dcache.writebacks::total               550                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6093                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6093                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64401750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64401750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64401750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64401750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12706875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12706875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003866                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003866                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72688.205418                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72688.205418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72688.205418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72688.205418                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2085.487445                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2085.487445                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    887                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       141895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          141895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48612000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48612000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       142535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       142535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75956.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75956.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          589                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          589                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44172750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44172750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12706875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12706875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75251.703578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75251.703578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21573.641766                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21573.641766                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        86118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          86118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38009750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38009750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        86656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        86656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70650.092937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70650.092937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5504                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5504                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20229000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20229000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67655.518395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67655.518395                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       332800                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       332800                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3455955375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3455955375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10384.481295                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10384.481295                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        92733                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        92733                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       240067                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       240067                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3362593615                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3362593615                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14006.896471                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14006.896471                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.074719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               19581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               897                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.829431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.074719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3580051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3580051                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18592781250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18592931875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    431                       # Simulator instruction rate (inst/s)
host_mem_usage                                9674696                       # Number of bytes of host memory used
host_op_rate                                      442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32201.16                       # Real time elapsed on the host
host_tick_rate                                 354815                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13889801                       # Number of instructions simulated
sim_ops                                      14244111                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011425                       # Number of seconds simulated
sim_ticks                                 11425441875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.020332                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  389991                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               410429                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                784                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5875                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            407509                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6284                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7097                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              813                       # Number of indirect misses.
system.cpu.branchPred.lookups                  459417                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18661                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          728                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2779591                       # Number of instructions committed
system.cpu.committedOps                       2836775                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.152379                       # CPI: cycles per instruction
system.cpu.discardedOps                         14209                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1546459                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            131118                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           731966                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2871069                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317221                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      589                       # number of quiesce instructions executed
system.cpu.numCycles                          8762325                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       589                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1935934     68.24%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2083      0.07%     68.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.32% # Class of committed instruction
system.cpu.op_class_0::MemRead                 140510      4.95%     73.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                758247     26.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2836775                       # Class of committed instruction
system.cpu.quiesceCycles                      9518382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5891256                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          726                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        676754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              250445                       # Transaction distribution
system.membus.trans_dist::ReadResp             255815                       # Transaction distribution
system.membus.trans_dist::WriteReq              88448                       # Transaction distribution
system.membus.trans_dist::WriteResp             88448                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          552                       # Transaction distribution
system.membus.trans_dist::WriteClean               10                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4927                       # Transaction distribution
system.membus.trans_dist::ReadExReq               299                       # Transaction distribution
system.membus.trans_dist::ReadExResp              300                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           589                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       332800                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        332800                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        14152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        14152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       668233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       680462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       665600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       665600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1360214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       305984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       305984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        91584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       110534                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21715718                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1010294                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000736                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027127                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1009550     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     744      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1010294                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1584401240                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12398000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13576234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2284625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11778675                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1461301500                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           24448750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       165888                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       165888                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       504627                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       504627                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9830                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1331200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1331200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1341030                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21312158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2338625625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1916407633                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1002291000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       249856                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       249856                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        82944                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        82944                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       665600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       665600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21299200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       387329                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       387329    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       387329                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    805080125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1332224000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35717120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15990784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33292288                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7768064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       499712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4825088                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2661490412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    464613628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3126104040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1514296269                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1399576854                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2913873123                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4175786680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1864190482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6039977163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       305984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       307264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       305984                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       305984                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4781                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4801                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26780934                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       112031                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26892964                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26780934                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26780934                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26780934                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       112031                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26892964                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15990784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16046400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5344384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       249856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              250725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          562                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              83506                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1399576854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4867733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1404444587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3148062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    464613628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            467761690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3148062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1864190482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4867733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1872206277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    332566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000600011000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           87                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           87                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88848                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      250724                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      83506                       # Number of write requests accepted
system.mem_ctrls.readBursts                    250724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83506                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5218                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8061123795                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1252445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14636460045                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32181.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58431.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       126                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   233562                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77507                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                250724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83506                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  221229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    263                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.110937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   844.940579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.998951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          654      2.85%      2.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          664      2.90%      5.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          470      2.05%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          280      1.22%      9.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          307      1.34%     10.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          295      1.29%     11.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          411      1.79%     13.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          370      1.61%     15.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19481     84.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22932                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2879.425287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1933.298282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            12     13.79%     13.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     18.39%     32.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.15%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      2.30%     35.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      3.45%     39.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     33.33%     72.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      3.45%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      8.05%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      6.90%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      8.05%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     959.919540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    785.365133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    256.576305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      5.75%      5.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.15%      6.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      1.15%      8.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.15%      9.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           79     90.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16031296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5344832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16046336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5344384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1403.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       467.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1404.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11425473125                       # Total gap between requests
system.mem_ctrls.avgGap                      34184.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15975808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5307456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1398266095.507137775421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4856529.892416086979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3271295.798351781908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 464529604.899854302406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       249856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          562                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14601287970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35172075                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37245090755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 192645408375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58438.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40520.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66272403.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2322596.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6362344210                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    618030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4446157665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1178                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10100548.174873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2000282.130847                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          589    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5782750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11967250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12643709000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5949222875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1336409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1336409                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1336409                       # number of overall hits
system.cpu.icache.overall_hits::total         1336409                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4781                       # number of overall misses
system.cpu.icache.overall_misses::total          4781                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208101875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208101875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208101875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208101875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1341190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1341190                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1341190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1341190                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003565                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43526.851077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43526.851077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43526.851077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43526.851077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4781                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    200726875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    200726875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    200726875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    200726875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003565                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41984.286760                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41984.286760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41984.286760                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41984.286760                       # average overall mshr miss latency
system.cpu.icache.replacements                   4590                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1336409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1336409                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4781                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208101875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208101875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1341190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1341190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43526.851077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43526.851077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    200726875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    200726875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41984.286760                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41984.286760                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.885917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4496639                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            897.711919                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.885917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.814230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2687161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2687161                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       228017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           228017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       228017                       # number of overall hits
system.cpu.dcache.overall_hits::total          228017                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1180                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1180                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1180                       # number of overall misses
system.cpu.dcache.overall_misses::total          1180                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86742375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86742375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86742375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86742375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       229197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       229197                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       229197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       229197                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005148                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005148                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73510.487288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73510.487288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73510.487288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73510.487288                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          552                       # number of writebacks
system.cpu.dcache.writebacks::total               552                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          888                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          888                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          888                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          888                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6093                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6093                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64519125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64519125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64519125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64519125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12706875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12706875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003874                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003874                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003874                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72656.672297                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72656.672297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72656.672297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72656.672297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2085.487445                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2085.487445                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    889                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       141899                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          141899                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48732625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48732625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       142541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       142541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75907.515576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75907.515576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          589                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          589                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44290125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44290125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12706875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12706875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75195.458404                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75195.458404                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21573.641766                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21573.641766                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        86118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          86118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38009750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38009750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        86656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        86656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006208                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70650.092937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70650.092937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5504                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5504                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20229000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20229000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67655.518395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67655.518395                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       332800                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       332800                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3455955375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3455955375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10384.481295                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10384.481295                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        92733                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        92733                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       240067                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       240067                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3362593615                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3362593615                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14006.896471                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14006.896471                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.074599                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              232337                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1401                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            165.836545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.074599                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3580077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3580077                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18592931875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
