#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: ASTR-ETS-001

# Fri Apr 11 16:54:34 2025

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
@N:"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":11:7:11:17|Top entity is set to DMMainPorts.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'.
@N: CD895 :"C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmTypes.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Process completed successfully.
# Fri Apr 11 16:54:34 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\FCCC_C0\FCCC_C0.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\CCC_0\Ux2FPGA_sb_CCC_0_FCCC.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v" (library work)
@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v":532:13:532:25|User defined pragma syn_black_box detected

@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA\Ux2FPGA.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)


Process completed successfully.
# Fri Apr 11 16:54:34 2025

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\FCCC_C0\FCCC_C0.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\CCC_0\Ux2FPGA_sb_CCC_0_FCCC.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v" (library work)
@W: CG100 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v":532:13:532:25|User defined pragma syn_black_box detected

@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v" (library work)
@I::"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA\Ux2FPGA.v" (library work)
Verilog syntax check successful!
File C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synwork\_verilog_hintfile changed - recompiling
File C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA\Ux2FPGA.v changed - recompiling
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v":5:7:5:28|Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\FCCC_C0\FCCC_C0.v":139:7:139:13|Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
Finished optimization stage 1 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG775 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\CCC_0\Ux2FPGA_sb_CCC_0_FCCC.v":5:7:5:27|Synthesizing module Ux2FPGA_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on Ux2FPGA_sb_CCC_0_FCCC .......
Finished optimization stage 1 on Ux2FPGA_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0
@W: CG360 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2_layer0
Running optimization stage 1 on CoreResetP_Z2_layer0 .......
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v":5:7:5:29|Synthesizing module Ux2FPGA_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on Ux2FPGA_sb_FABOSC_0_OSC .......
@W: CL318 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v":15:7:15:24|*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on Ux2FPGA_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v":5:7:5:13|Synthesizing module MSS_025 in library work.
Running optimization stage 1 on MSS_025 .......
Finished optimization stage 1 on MSS_025 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.v":9:7:9:20|Synthesizing module Ux2FPGA_sb_MSS in library work.
Running optimization stage 1 on Ux2FPGA_sb_MSS .......
Finished optimization stage 1 on Ux2FPGA_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v":9:7:9:16|Synthesizing module Ux2FPGA_sb in library work.
Running optimization stage 1 on Ux2FPGA_sb .......
Finished optimization stage 1 on Ux2FPGA_sb (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CG364 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA\Ux2FPGA.v":9:7:9:13|Synthesizing module Ux2FPGA in library work.
@N: CG794 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA\Ux2FPGA.v":183:12:183:24|Using module DMMainPorts from library work
Running optimization stage 1 on Ux2FPGA .......
@W: CL318 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA\Ux2FPGA.v":67:13:67:18|*Output Ux2Jmp has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on Ux2FPGA (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on Ux2FPGA .......
Finished optimization stage 2 on Ux2FPGA (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on Ux2FPGA_sb .......
Finished optimization stage 2 on Ux2FPGA_sb (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on Ux2FPGA_sb_MSS .......
Finished optimization stage 2 on Ux2FPGA_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on MSS_025 .......
Finished optimization stage 2 on MSS_025 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on Ux2FPGA_sb_FABOSC_0_OSC .......
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Finished optimization stage 2 on Ux2FPGA_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on CoreResetP_Z2_layer0 .......
@W: CL177 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on CoreAPB3_Z1_layer0 .......
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":105:18:105:25|Input PRDATAS1 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":106:18:106:25|Input PRDATAS2 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":122:13:122:20|Input PREADYS1 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":123:13:123:20|Input PREADYS2 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":139:13:139:21|Input PSLVERRS1 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on Ux2FPGA_sb_CCC_0_FCCC .......
Finished optimization stage 2 on Ux2FPGA_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on FCCC_C0 .......
Finished optimization stage 2 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 100MB peak: 101MB)


Process completed successfully.
# Fri Apr 11 16:54:44 2025

###########################################################]
###########################################################[
@N:"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":11:7:11:17|Top entity is set to DMMainPorts.
File C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmTypes.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd changed - recompiling
File C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd'.
@N: CD895 :"C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\CGraphDmTypes.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":11:7:11:17|Synthesizing work.dmmainports.dmmain.
@N: CD231 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":479:27:479:28|Using onehot encoding for type dacprotowritestates. For example, enumeration idle is mapped to "100000000000".
@W: CD276 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":83:4:83:14|Map for port adcaspiword of component registerspaceports not found
@W: CD276 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":84:4:84:14|Map for port adcbspiword of component registerspaceports not found
@W: CD276 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":85:4:85:14|Map for port adccspiword of component registerspaceports not found
@W: CD276 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":86:4:86:14|Map for port adcdspiword of component registerspaceports not found
@W: CD276 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":87:4:87:14|Map for port adcespiword of component registerspaceports not found
@W: CD276 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":88:4:88:14|Map for port adcfspiword of component registerspaceports not found
@W: CD730 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":559:2:559:14|Component declaration has 33 ports but entity declares 39 ports
@W: CD326 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":559:2:559:14|Port clkadcwrite of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":559:2:559:14|Port ppscountreset of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":559:2:559:14|Port adcfspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":559:2:559:14|Port adcespiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":559:2:559:14|Port adcdspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":559:2:559:14|Port adccspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":559:2:559:14|Port adcbspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":559:2:559:14|Port adcaspiword of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":690:2:690:10|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD604 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":1213:10:1213:23|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":397:9:397:26|Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":410:9:410:18|Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":422:15:422:33|Signal dacsetpointwriteack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":425:8:425:26|Signal dacasetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":426:8:426:26|Signal dacbsetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":427:8:427:26|Signal daccsetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":428:8:428:26|Signal dacdsetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":429:8:429:26|Signal dacesetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":430:8:430:26|Signal dacfsetpointtowrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":431:8:431:26|Signal dacsetpointfromread is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":432:8:432:26|Signal dacsetpointwritereq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":435:8:435:15|Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":455:8:455:16|Signal ncsadca_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":456:8:456:16|Signal ncsadcb_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":457:8:457:16|Signal ncsadcc_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":458:8:458:16|Signal ncsadcd_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":459:8:459:16|Signal ncsadce_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":460:8:460:16|Signal ncsadcf_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\SpiDac.vhd":44:7:44:17|Synthesizing work.spidacports.spidac.
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\SpiMaster.vhd":38:7:38:20|Synthesizing work.spimasterports.spimaster.
Post processing for work.spimasterports.spimaster
Running optimization stage 1 on SpiMasterPorts .......
Finished optimization stage 1 on SpiMasterPorts (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
Post processing for work.spidacports.spidac
Running optimization stage 1 on SpiDacPorts .......
Finished optimization stage 1 on SpiDacPorts (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\IBufP2.vhd":30:7:30:17|Synthesizing work.ibufp2ports.ibufp2.
Post processing for work.ibufp2ports.ibufp2
Running optimization stage 1 on IBufP2Ports .......
Finished optimization stage 1 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd":33:7:33:22|Synthesizing work.uarttxfifoextclk.implementation.
@N: CD233 :"C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd":122:15:122:16|Using sequential encoding for type states.
@N: CD604 :"C:\Users\SKaye\repos7\firmware\include\fpga\UartTxFifoExtClk.vhd":274:5:274:18|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\UartTx.vhd":30:7:30:12|Synthesizing work.uarttx.behaviour.
Post processing for work.uarttx.behaviour
Running optimization stage 1 on UartTx .......
Finished optimization stage 1 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\gated_fifo.vhd":11:7:11:16|Synthesizing work.gated_fifo.rtl.
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd":11:7:11:10|Synthesizing work.fifo.rtl.
Post processing for work.fifo.rtl
Running optimization stage 1 on fifo .......
@N: CL134 :"C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|Found RAM ram, depth=1024, width=8
@A: CL282 :"C:\Users\SKaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Feedback mux created for signal count_o[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on fifo (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Post processing for work.gated_fifo.rtl
Running optimization stage 1 on gated_fifo .......
Finished optimization stage 1 on gated_fifo (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Post processing for work.uarttxfifoextclk.implementation
Running optimization stage 1 on UartTxFifoExtClk .......
Finished optimization stage 1 on UartTxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\UartRxFifoExtClk.vhd":34:7:34:22|Synthesizing work.uartrxfifoextclk.implementation.
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd":34:7:34:18|Synthesizing work.uartrxextclk.implementation.
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\UartRxRaw.vhd":32:7:32:15|Synthesizing work.uartrxraw.behaviour.
Post processing for work.uartrxraw.behaviour
Running optimization stage 1 on UartRxRaw .......
Finished optimization stage 1 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Post processing for work.uartrxextclk.implementation
Running optimization stage 1 on UartRxExtClk .......
Finished optimization stage 1 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Post processing for work.uartrxfifoextclk.implementation
Running optimization stage 1 on UartRxFifoExtClk .......
Finished optimization stage 1 on UartRxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd":30:7:30:17|Synthesizing work.ibufp3ports.ibufp3.
Post processing for work.ibufp3ports.ibufp3
Running optimization stage 1 on IBufP3Ports .......
Finished optimization stage 1 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\ClockDivider.vhd":30:7:30:23|Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd":30:7:30:31|Synthesizing work.variableclockdividerports.variableclockdivider.
Post processing for work.variableclockdividerports.variableclockdivider
Running optimization stage 1 on VariableClockDividerPorts .......
Finished optimization stage 1 on VariableClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":14:7:14:24|Synthesizing work.registerspaceports.registerspace.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":166:9:166:25|Signal uart0clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":167:9:167:25|Signal uart1clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":169:9:169:25|Signal uart2clkdivider_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":172:9:172:36|Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":173:9:173:34|Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.registerspaceports.registerspace
Running optimization stage 1 on RegisterSpacePorts .......
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":249:6:249:7|Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal PPSCountReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal DataOut[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal WriteUart3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal WriteClkAdc. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal Uart3FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal ReadUart3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal AdcFSpiWord_i[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal AdcESpiWord_i[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal AdcDSpiWord_i[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal AdcCSpiWord_i[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal AdcBSpiWord_i[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal AdcASpiWord_i[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal ClkAdcWrite[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal Uart3TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal nHVEn1_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal Ux2SelJmp_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal Uart3OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal PowernEnHV_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal HVDis2_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal ReadAck. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":242:4:242:5|Feedback mux created for signal WriteAck. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on RegisterSpacePorts (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 110MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\IBufP1.vhd":30:7:30:17|Synthesizing work.ibufp1ports.ibufp1.
Post processing for work.ibufp1ports.ibufp1
Running optimization stage 1 on IBufP1Ports .......
Finished optimization stage 1 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 110MB)
@N: CD630 :"C:\Users\SKaye\repos7\firmware\include\fpga\OneShot.vhd":30:7:30:18|Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 110MB)
Post processing for work.dmmainports.dmmain
Running optimization stage 1 on DMMainPorts .......
@W: CL240 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":460:8:460:16|Signal nCsAdcF_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":459:8:459:16|Signal nCsAdcE_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":458:8:458:16|Signal nCsAdcD_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":457:8:457:16|Signal nCsAdcC_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":456:8:456:16|Signal nCsAdcB_i is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":455:8:455:16|Signal nCsAdcA_i is floating; a simulation mismatch is possible.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 0 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 1 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 2 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 3 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 4 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 5 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 6 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 7 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 8 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 9 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 10 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 11 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 12 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 13 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 14 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 15 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 16 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 17 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 18 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 19 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 20 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 21 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 22 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":868:2:868:10|Bit 23 of input dacwriteout of instance DMDacsF_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 0 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 1 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 2 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 3 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 4 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 5 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 6 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 7 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 8 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 9 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 10 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 11 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 12 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 13 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 14 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 15 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 16 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 17 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 18 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 19 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 20 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 21 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 22 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":845:2:845:10|Bit 23 of input dacwriteout of instance DMDacsE_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 0 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 1 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 2 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 3 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 4 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 5 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 6 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 7 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 8 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 9 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 10 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 11 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 12 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 13 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 14 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 15 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 16 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 17 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 18 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 19 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 20 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 21 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 22 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":822:2:822:10|Bit 23 of input dacwriteout of instance DMDacsD_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 0 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 1 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 2 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 3 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 4 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 5 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 6 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 7 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 8 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 9 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 10 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 11 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 12 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 13 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 14 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 15 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 16 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 17 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 18 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 19 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 20 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 21 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 22 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":799:2:799:10|Bit 23 of input dacwriteout of instance DMDacsC_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":776:2:776:10|Bit 0 of input dacwriteout of instance DMDacsB_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":776:2:776:10|Bit 1 of input dacwriteout of instance DMDacsB_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":776:2:776:10|Bit 2 of input dacwriteout of instance DMDacsB_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":776:2:776:10|Bit 3 of input dacwriteout of instance DMDacsB_i is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synlog\Ux2FPGA_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
@W: CL190 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":925:4:925:5|Optimizing register bit WriteDacs to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":925:4:925:5|Register bit StateOut(4) is always 0.
@W: CL260 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":925:4:925:5|Pruning register bit 4 of StateOut(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":925:4:925:5|Pruning unused register WriteDacs. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on DMMainPorts (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 110MB)
Running optimization stage 2 on OneShotPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on OneShotPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 110MB)
Running optimization stage 2 on IBufP1Ports .......
Finished optimization stage 2 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 110MB)
Running optimization stage 2 on RegisterSpacePorts_14 .......
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\RegisterSpace2.vhd":79:4:79:19|Input Uart3TxFifoCount is unused.
Finished optimization stage 2 on RegisterSpacePorts_14 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 110MB)
Running optimization stage 2 on VariableClockDividerPorts_work_dmmainports_dmmain_0layer1 .......
@W: CL247 :"C:\Users\SKaye\repos7\firmware\include\fpga\VariableClockDivider.vhd":39:2:39:10|Input port bit 7 of rst_count(7 downto 0) is unused 
Finished optimization stage 2 on VariableClockDividerPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on ClockDividerPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on ClockDividerPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on IBufP3Ports .......
@N: CL135 :"C:\Users\SKaye\repos7\firmware\include\fpga\IBufP3.vhd":48:2:48:3|Found sequential shift O with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on UartRxRaw .......
Finished optimization stage 2 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on UartRxExtClk .......
@N: CL159 :"C:\Users\SKaye\repos7\firmware\include\fpga\UartRxExtClk.vhd":37:2:37:4|Input clk is unused.
Finished optimization stage 2 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on UartRxFifoExtClk_10 .......
Finished optimization stage 2 on UartRxFifoExtClk_10 (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on fifo_8_10 .......
Finished optimization stage 2 on fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on gated_fifo_8_10 .......
Finished optimization stage 2 on gated_fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on UartTx .......
Finished optimization stage 2 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on UartTxFifoExtClk_10 .......
Finished optimization stage 2 on UartTxFifoExtClk_10 (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on IBufP2Ports .......
Finished optimization stage 2 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 110MB)
Running optimization stage 2 on SpiMasterPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on SpiMasterPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 110MB)
Running optimization stage 2 on SpiDacPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on SpiDacPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 110MB)
Running optimization stage 2 on DMMainPorts .......
@N: CL201 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":925:4:925:5|Trying to extract state machine for register DacWriteNextState.
Extracted state machine for register DacWriteNextState
State machine has 3 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
@N: CL189 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":925:4:925:5|Register bit StateOut(2) is always 0.
@N: CL189 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":925:4:925:5|Register bit StateOut(3) is always 0.
@W: CL279 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":925:4:925:5|Pruning register bits 3 to 2 of StateOut(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":52:4:52:14|Input RamBusLatch is unused.
@N: CL159 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":68:4:68:6|Input PPS is unused.
@W: CL158 :"C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\hdl\DMMain2.vhd":72:4:72:12|Inout Ux2SelJmp is unused
Finished optimization stage 2 on DMMainPorts (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 110MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synwork\layer1.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 102MB peak: 110MB)


Process completed successfully.
# Fri Apr 11 16:54:55 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
File C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synwork\layer0.srs changed - recompiling
File C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synwork\Ux2FPGA_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 11 16:54:56 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synwork\Ux2FPGA_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 24MB peak: 26MB)

Process took 0h:00m:22s realtime, 0h:00m:21s cputime

Process completed successfully.
# Fri Apr 11 16:54:56 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
File C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synwork\Ux2FPGA_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 11 16:54:57 2025

###########################################################]
Premap Report

# Fri Apr 11 16:54:57 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)

Reading constraint file: C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\designer\Ux2FPGA\synthesis.fdc
@L: C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\Ux2FPGA_scck.rpt 
See clock summary report "C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\Ux2FPGA_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

NConnInternalConnection caching is on
@W: BN132 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\oneshot.vhd":58:2:58:3|User-specified initial value defined for instance DMMainPorts_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\oneshot.vhd":58:2:58:3|User-specified initial value defined for instance DMMainPorts_0.BootupReset.shot_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcFSpiWord_i[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcESpiWord_i[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcDSpiWord_i[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcCSpiWord_i[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcBSpiWord_i[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.AdcASpiWord_i[23:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.Ux2SelJmp_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|User-specified initial value defined for instance DMMainPorts_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_0.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\clockdivider.vhd":55:2:55:3|User-specified initial value defined for instance DMMainPorts_0.Uart3TxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":123:2:123:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\uarttx.vhd":59:2:59:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\uarttx.vhd":59:2:59:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\uarttxfifoextclk.vhd":205:2:205:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\skaye\repos7\firmware\include\fpga\uarttxfifoextclk.vhd":205:2:205:3|User-specified initial value defined for instance DMMainPorts_0.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 181MB)

@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga\ux2fpga.v":67:13:67:18|Tristate driver Ux2Jmp (in view: work.Ux2FPGA(verilog)) on net Ux2Jmp (in view: work.Ux2FPGA(verilog)) has its enable tied to GND.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance Ux2FPGA_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)

@N: BN115 :"c:\users\skaye\repos7\firmware\include\fpga\uarttxfifoextclk.vhd":192:1:192:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10(implementation)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DataToMosiLatched (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|Removing sequential instance AdcASpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|Removing sequential instance AdcBSpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|Removing sequential instance AdcCSpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|Removing sequential instance AdcDSpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|Removing sequential instance AdcESpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|Removing sequential instance AdcFSpiWord_i[23:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|Removing sequential instance ClkAdcWrite[15:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_4(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_4(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_3(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_3(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_2(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_2(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_1(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_1(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_0(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_0(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":776:2:776:10|Removing instance DMDacsB_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":799:2:799:10|Removing instance DMDacsC_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":822:2:822:10|Removing instance DMDacsD_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":845:2:845:10|Removing instance DMDacsE_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":868:2:868:10|Removing instance DMDacsF_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd":86:2:86:3|Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":747:2:747:13|Removing instance IBufMisoDacB (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":748:2:748:13|Removing instance IBufMisoDacC (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":749:2:749:13|Removing instance IBufMisoDacD (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":750:2:750:13|Removing instance IBufMisoDacE (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":751:2:751:13|Removing instance IBufMisoDacF (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.8\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.9\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.10\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.11\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.12\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.13\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.14\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.15\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.16\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.17\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.18\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.21\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\dmmain2.vhd":539:4:539:17|Removing instance GenRamDataBus\.23\.IBUF_RamData_i (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance O (in view: work.IBufP2Ports_9(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance O (in view: work.IBufP2Ports_8(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance O (in view: work.IBufP2Ports_7(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance O (in view: work.IBufP2Ports_6(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance O (in view: work.IBufP2Ports_5(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_31(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_2(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_27(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_25(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_23(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_21(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_19(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_17(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_15(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_13(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_11(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_18(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance O (in view: work.IBufP1Ports_14(ibufp1)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance Temp1 (in view: work.IBufP2Ports_9(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance Temp1 (in view: work.IBufP2Ports_8(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance Temp1 (in view: work.IBufP2Ports_7(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance Temp1 (in view: work.IBufP2Ports_6(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance Temp1 (in view: work.IBufP2Ports_5(ibufp2)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":123:2:123:3|Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=31 on top level netlist Ux2FPGA 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)

@W: MT688 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":10:0:10:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST 
@W: MT688 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":11:0:11:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST 
@W: MT688 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":12:0:12:0|No path from master pin (-source) to source of clock Ux2FPGA_sb_0/CCC_0/GL0 due to black box Ux2FPGA_sb_0.CCC_0.CCC_INST 


Clock Summary
******************

          Start                                             Requested     Requested     Clock                         Clock                Clock
Level     Clock                                             Frequency     Period        Type                          Group                Load 
------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CLK0_PAD                                          51.0 MHz      19.608        declared                      default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                         102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup     298  
2 ..          uart3clk                                      51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     31   
2 ..          uart3txclk                                    51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     9    
1 .         FCCC_C0_0/FCCC_C0_0/GL1                         102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup     0    
2 ..          Ux2FPGA_sb_0/CCC_0/GL0                        204.0 MHz     4.902         generated (from CLK0_PAD)     default_clkgroup     36   
                                                                                                                                                
0 -       Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                      default_clkgroup     15   
================================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                                            Clock Pin                                                 Non-clock Pin                                   Non-clock Pin                                                   
Clock                                             Load      Pin                                                               Seq Example                                               Seq Example                                     Comb Example                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                          0         CLK0_PAD(port)                                                    -                                                         -                                               FCCC_C0_0.FCCC_C0_0.CLK0_PAD_INST.I(IBUF)                       
FCCC_C0_0/FCCC_C0_0/GL0                           298       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                             DMMainPorts_0.DacWriteNextState[0:2].C                    -                                               FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                            
uart3clk                                          31        DMMainPorts_0.Uart3BitClockDiv.clko_i.Q[0](dffre)                 DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[7:0].C             DMMainPorts_0.Uart3BitClockDiv.clko_i.D[0]      DMMainPorts_0.Uart3BitClockDiv.clko_i_2.I[0](inv)               
uart3txclk                                        9         DMMainPorts_0.Uart3TxBitClockDiv.div_i.Q[0](dffre)                DMMainPorts_0.RS433_Tx3.UartTxUart.LastGo.C               DMMainPorts_0.Uart3TxBitClockDiv.div_i.D[0]     DMMainPorts_0.Uart3TxBitClockDiv.div_i_2.I[0](inv)              
FCCC_C0_0/FCCC_C0_0/GL1                           0         FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                             -                                                         -                                               FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)                            
Ux2FPGA_sb_0/CCC_0/GL0                            36        Ux2FPGA_sb_0.CCC_0.CCC_INST.GL0(CCC)                              Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                                               Ux2FPGA_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                        
Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        Ux2FPGA_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     Ux2FPGA_sb_0.CORERESETP_0.release_sdif0_core.C            -                                               Ux2FPGA_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
========================================================================================================================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga\ux2fpga.v":67:13:67:18|Tristate driver Ux2Jmp (in view: work.Ux2FPGA(verilog)) on net Ux2Jmp (in view: work.Ux2FPGA(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\Ux2FPGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 183MB peak: 183MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine DacWriteNextState[0:2] (in view: work.DMMainPorts(dmmain))
original code -> new code
   000000000001 -> 00
   000000000010 -> 01
   000000000100 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 185MB peak: 185MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\Ux2FPGA_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 186MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 95MB peak: 186MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Apr 11 16:55:00 2025

###########################################################]
Map & Optimize Report

# Fri Apr 11 16:55:00 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 139MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 139MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 139MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga\ux2fpga.v":67:13:67:18|Tristate driver Ux2Jmp (in view: work.Ux2FPGA(verilog)) on net Ux2Jmp (in view: work.Ux2FPGA(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN114 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\ux2fpga_sb.v":422:9:422:20|Removing instance Ux2FPGA_sb_0.SYSRESET_POR (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN115 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\ux2fpga_sb.v":338:0:338:11|Removing instance Ux2FPGA_sb_0.CORERESETP_0 (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|Removing sequential instance PPSCountReset (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\hdl\registerspace2.vhd":242:4:242:5|Removing sequential instance WriteClkAdc (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

Encoding state machine DacWriteNextState[0:2] (in view: work.DMMainPorts(dmmain))
original code -> new code
   000000000001 -> 00
   000000000010 -> 01
   000000000100 -> 10
@N: MO231 :"c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider.vhd":57:2:57:3|Found counter in view:work.DMMainPorts(dmmain) instance Uart3BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"c:\users\skaye\repos7\firmware\include\fpga\oneshot.vhd":58:2:58:3|Found counter in view:work.DMMainPorts(dmmain) instance BootupReset.ClkDiv[9:0] 
@N: FX403 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  
@N: MO231 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] 
@N: MO231 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] 
@N: FX403 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1(rtl) instance fifo_i.raddr_r[9:0] 
@W: MO161 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Register bit SpiRst (in view view:work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)

@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_0.GenRamDataBus\.22\.IBUF_RamData_i.O (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance DMMainPorts_0.IBufMisoDacA.O (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Removing sequential instance DMMainPorts_0.IBufMisoDacA.Temp1 (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd":47:2:47:3|Boundary register DMMainPorts_0.IBufMisoDacA.Temp1 (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[0] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.XferComplete_i (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[8] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[7] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[6] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[5] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[4] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.ClkDiv[0] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.SpiBitPos[4] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.Spi.Sck_i (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd":89:2:89:3|Boundary register DMMainPorts_0.DMDacsA_i.Spi.Sck_i (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 186MB peak: 186MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd":141:2:141:3|Removing sequential instance DMMainPorts_0.DMDacsA_i.LastSpiXferComplete (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 187MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 187MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 194MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -3.14ns		 354 /       258
   2		0h:00m:03s		    -3.14ns		 350 /       258
   3		0h:00m:03s		    -2.95ns		 350 /       258

   4		0h:00m:03s		    -2.95ns		 350 /       258


   5		0h:00m:03s		    -2.95ns		 350 /       258
@N: FP130 |Promoting Net DMMainPorts_0.Uart3FifoReset_i_arst on CLKINT  I_83 
@N: FP130 |Promoting Net DMMainPorts_0.UartClk3 on CLKINT  I_84 
@N: FP130 |Promoting Net DMMainPorts_0.shot_i_arst on CLKINT  I_85 
@N: FP130 |Promoting Net DMMainPorts_0.UartTxClk3 on CLKINT  I_86 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 195MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 196MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 196MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 195MB peak: 196MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 163MB peak: 196MB)

Writing Analyst data base C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\synthesis\synwork\Ux2FPGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 196MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 196MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 196MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 192MB peak: 196MB)

@W: MT246 :"c:\users\skaye\repos7\firmware\dminterface\ux2_ver2\component\work\ux2fpga_sb\ccc_0\ux2fpga_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock CLK0_PAD with period 19.61ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 9.80ns 
@N: MT615 |Found clock Ux2FPGA_sb_0/CCC_0/GL0 with period 4.90ns 


##### START OF TIMING REPORT #####[
# Timing report written on Fri Apr 11 16:55:06 2025
#


Top view:               Ux2FPGA
Requested Frequency:    51.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\SKaye\repos7\firmware\DMInterface\Ux2_Ver2\designer\Ux2FPGA\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.102

                            Requested     Estimated     Requested     Estimated                Clock                         Clock           
Starting Clock              Frequency     Frequency     Period        Period        Slack      Type                          Group           
---------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                    51.0 MHz      NA            19.608        NA            NA         declared                      default_clkgroup
FCCC_C0_0/FCCC_C0_0/GL0     102.0 MHz     104.3 MHz     9.804         9.588         1.896      generated (from CLK0_PAD)     default_clkgroup
FCCC_C0_0/FCCC_C0_0/GL1     102.0 MHz     NA            9.804         NA            NA         generated (from CLK0_PAD)     default_clkgroup
Ux2FPGA_sb_0/CCC_0/GL0      204.0 MHz     142.8 MHz     4.902         7.004         -2.102     generated (from CLK0_PAD)     default_clkgroup
System                      100.0 MHz     211.0 MHz     10.000        4.740         5.260      system                        system_clkgroup 
=============================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform
@W: MT548 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":9:0:9:0|Source for clock Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.
@W: MT548 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":13:0:13:0|Source for clock uart3clk not found in netlist.
@W: MT548 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":14:0:14:0|Source for clock uart3txclk not found in netlist.





Clock Relationships
*******************

Clocks                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------
Starting                 Ending                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------
System                   System                   |  10.000      5.260   |  No paths    -      |  No paths    -      |  No paths    -    
System                   FCCC_C0_0/FCCC_C0_0/GL0  |  9.804       9.074   |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0  System                   |  9.804       4.191   |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0  FCCC_C0_0/FCCC_C0_0/GL0  |  9.804       4.191   |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0  Ux2FPGA_sb_0/CCC_0/GL0   |  4.902       1.896   |  No paths    -      |  No paths    -      |  No paths    -    
Ux2FPGA_sb_0/CCC_0/GL0   FCCC_C0_0/FCCC_C0_0/GL0  |  4.902       0.108   |  No paths    -      |  No paths    -      |  No paths    -    
Ux2FPGA_sb_0/CCC_0/GL0   Ux2FPGA_sb_0/CCC_0/GL0   |  4.902       -2.102  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                         Arrival          
Instance                                    Reference                   Type     Pin     Net                                 Time        Slack
                                            Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_0.RegisterSpace.WriteAck        FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       RegisterSpaceWriteAck               0.094       1.896
DMMainPorts_0.RegisterSpace.ReadAck         FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       RegisterSpaceReadAck                0.094       2.003
DMMainPorts_0.RegisterSpace.DataOut[12]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DMMainPorts_0_RamBusDataOut[12]     0.094       2.817
DMMainPorts_0.RegisterSpace.DataOut[17]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DMMainPorts_0_RamBusDataOut[17]     0.094       2.865
DMMainPorts_0.RegisterSpace.DataOut[18]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DMMainPorts_0_RamBusDataOut[18]     0.094       2.865
DMMainPorts_0.RegisterSpace.DataOut[1]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DMMainPorts_0_RamBusDataOut[1]      0.094       2.884
DMMainPorts_0.RegisterSpace.DataOut[5]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DMMainPorts_0_RamBusDataOut[5]      0.094       2.893
DMMainPorts_0.RegisterSpace.DataOut[28]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DMMainPorts_0_RamBusDataOut[28]     0.094       2.893
DMMainPorts_0.RegisterSpace.DataOut[29]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DMMainPorts_0_RamBusDataOut[29]     0.094       2.896
DMMainPorts_0.RegisterSpace.DataOut[16]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DMMainPorts_0_RamBusDataOut[16]     0.094       2.913
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                                          Required          
Instance                                         Reference                   Type        Pin                 Net                                   Time         Slack
                                                 Clock                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_READY         DMMainPorts_0_RamBusAck_i_m_i         3.576        1.896
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_RDATA[12]     DMMainPorts_0_RamBusDataOut_m[12]     4.458        2.817
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_RDATA[17]     DMMainPorts_0_RamBusDataOut_m[17]     4.505        2.865
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_RDATA[18]     DMMainPorts_0_RamBusDataOut_m[18]     4.506        2.865
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_RDATA[1]      DMMainPorts_0_RamBusDataOut_m[1]      4.524        2.884
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_RDATA[5]      DMMainPorts_0_RamBusDataOut_m[5]      4.533        2.893
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_RDATA[28]     N_15_i                                4.533        2.893
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_RDATA[29]     DMMainPorts_0_RamBusDataOut_m[29]     4.536        2.896
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_RDATA[16]     DMMainPorts_0_RamBusDataOut_m[16]     4.554        2.913
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     FCCC_C0_0/FCCC_C0_0/GL0     MSS_025     F_HM0_RDATA[11]     DMMainPorts_0_RamBusDataOut_m[11]     4.568        2.928
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.902
    - Setup time:                            1.326
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.576

    - Propagation time:                      1.680
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.896

    Number of logic level(s):                1
    Starting point:                          DMMainPorts_0.RegisterSpace.WriteAck / Q
    Ending point:                            Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK
    The end   point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE

Instance / Net                                                                        Pin             Pin               Arrival     No. of    
Name                                                                      Type        Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_0.RegisterSpace.WriteAck                                      SLE         Q               Out     0.094     0.094 f     -         
RegisterSpaceWriteAck                                                     Net         -               -       0.432     -           2         
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        C               In      -         0.526 f     -         
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        Y               Out     0.182     0.709 f     -         
DMMainPorts_0_RamBusAck_i_m_i                                             Net         -               -       0.971     -           1         
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_READY     In      -         1.680 f     -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 3.006 is 1.602(53.3%) logic and 1.403(46.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Ux2FPGA_sb_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                                                   Arrival           
Instance                                         Reference                  Type        Pin                 Net                                             Time        Slack 
                                                 Clock                                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[12]      AMBA_SLAVE_0_PADDRS_net_0[12]                   2.723       -2.102
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[14]      AMBA_SLAVE_0_PADDRS_net_0[14]                   2.729       -2.092
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[15]      AMBA_SLAVE_0_PADDRS_net_0[15]                   2.752       -2.077
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[13]      AMBA_SLAVE_0_PADDRS_net_0[13]                   2.758       -1.940
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_SEL           Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     2.803       -1.864
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_WRITE         Ux2FPGA_sb_0_AMBA_SLAVE_0_PWRITES               3.090       1.374 
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_WDATA[30]     Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[30]           3.031       1.433 
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_WDATA[26]     Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[26]           2.989       1.475 
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_WDATA[31]     Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[31]           2.989       1.475 
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_WDATA[29]     Ux2FPGA_sb_0_AMBA_SLAVE_0_PWDATAS[29]           2.988       1.476 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                                         Required           
Instance                                         Reference                  Type        Pin                 Net                                   Time         Slack 
                                                 Clock                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_READY         DMMainPorts_0_RamBusAck_i_m_i         3.576        -2.102
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[12]     DMMainPorts_0_RamBusDataOut_m[12]     4.458        -1.167
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[17]     DMMainPorts_0_RamBusDataOut_m[17]     4.505        -1.119
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[18]     DMMainPorts_0_RamBusDataOut_m[18]     4.506        -1.119
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[1]      DMMainPorts_0_RamBusDataOut_m[1]      4.524        -1.101
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[31]     DMMainPorts_0_RamBusDataOut_m[31]     4.527        -1.097
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[5]      DMMainPorts_0_RamBusDataOut_m[5]      4.533        -1.091
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[28]     N_15_i                                4.533        -1.091
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[23]     DMMainPorts_0_RamBusDataOut_m[23]     4.535        -1.089
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[29]     DMMainPorts_0_RamBusDataOut_m[29]     4.536        -1.089
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.902
    - Setup time:                            1.326
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.576

    - Propagation time:                      5.678
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.102

    Number of logic level(s):                2
    Starting point:                          Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE
    The end   point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_ADDR[12]     Out     2.723     2.723 r     -         
AMBA_SLAVE_0_PADDRS_net_0[12]                                             Net         -                  -       0.432     -           2         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        D                  In      -         3.155 r     -         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        Y                  Out     0.284     3.439 f     -         
Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0                                          Net         -                  -       1.138     -           34        
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        B                  In      -         4.577 f     -         
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        Y                  Out     0.129     4.706 r     -         
DMMainPorts_0_RamBusAck_i_m_i                                             Net         -                  -       0.971     -           1         
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_READY        In      -         5.678 r     -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 7.004 is 4.462(63.7%) logic and 2.542(36.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.902
    - Setup time:                            1.326
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.576

    - Propagation time:                      5.668
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.092

    Number of logic level(s):                3
    Starting point:                          Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE
    The end   point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_ADDR[14]     Out     2.729     2.729 f     -         
AMBA_SLAVE_0_PADDRS_net_0[14]                                             Net         -                  -       0.216     -           1         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS_1_0[0]                                     CFG2        B                  In      -         2.945 f     -         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS_1_0[0]                                     CFG2        Y                  Out     0.129     3.074 r     -         
iPSELS_1[0]                                                               Net         -                  -       0.216     -           1         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        B                  In      -         3.290 r     -         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        Y                  Out     0.143     3.433 r     -         
Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0                                          Net         -                  -       1.138     -           34        
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        B                  In      -         4.572 r     -         
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        Y                  Out     0.125     4.696 f     -         
DMMainPorts_0_RamBusAck_i_m_i                                             Net         -                  -       0.971     -           1         
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_READY        In      -         5.668 f     -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 6.994 is 4.452(63.7%) logic and 2.542(36.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.902
    - Setup time:                            1.326
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.576

    - Propagation time:                      5.653
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.077

    Number of logic level(s):                3
    Starting point:                          Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE
    The end   point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_ADDR[15]     Out     2.752     2.752 r     -         
AMBA_SLAVE_0_PADDRS_net_0[15]                                             Net         -                  -       0.216     -           1         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS_1_0[0]                                     CFG2        A                  In      -         2.968 r     -         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS_1_0[0]                                     CFG2        Y                  Out     0.087     3.055 f     -         
iPSELS_1[0]                                                               Net         -                  -       0.216     -           1         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        B                  In      -         3.272 f     -         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        Y                  Out     0.143     3.414 f     -         
Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0                                          Net         -                  -       1.138     -           34        
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        B                  In      -         4.553 f     -         
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        Y                  Out     0.129     4.682 r     -         
DMMainPorts_0_RamBusAck_i_m_i                                             Net         -                  -       0.971     -           1         
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_READY        In      -         5.653 r     -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 6.979 is 4.437(63.6%) logic and 2.542(36.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.902
    - Setup time:                            1.326
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.576

    - Propagation time:                      5.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.940

    Number of logic level(s):                2
    Starting point:                          Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[13]
    Ending point:                            Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE
    The end   point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_ADDR[13]     Out     2.758     2.758 r     -         
AMBA_SLAVE_0_PADDRS_net_0[13]                                             Net         -                  -       0.432     -           2         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        A                  In      -         3.190 r     -         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        Y                  Out     0.087     3.277 f     -         
Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0                                          Net         -                  -       1.138     -           34        
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        B                  In      -         4.416 f     -         
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        Y                  Out     0.129     4.545 r     -         
DMMainPorts_0_RamBusAck_i_m_i                                             Net         -                  -       0.971     -           1         
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_READY        In      -         5.516 r     -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 6.842 is 4.300(62.8%) logic and 2.542(37.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.902
    - Setup time:                            1.326
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.576

    - Propagation time:                      5.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.864

    Number of logic level(s):                2
    Starting point:                          Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_SEL
    Ending point:                            Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE
    The end   point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=2.451 period=4.902) on pin CLK_BASE

Instance / Net                                                                        Pin             Pin               Arrival     No. of    
Name                                                                      Type        Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_SEL       Out     2.803     2.803 f     -         
Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx                               Net         -               -       0.216     -           1         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        C               In      -         3.019 f     -         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS[0]                                         CFG4        Y               Out     0.182     3.201 f     -         
Ux2FPGA_sb_0_AMBA_SLAVE_0_PSELS0                                          Net         -               -       1.138     -           34        
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        B               In      -         4.340 f     -         
DMMainPorts_0.RS433_Rx3.UartFifo.fifo_i.DMMainPorts_0_RamBusAck_i_m_i     CFG3        Y               Out     0.129     4.469 r     -         
DMMainPorts_0_RamBusAck_i_m_i                                             Net         -               -       0.971     -           1         
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                              MSS_025     F_HM0_READY     In      -         5.440 r     -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 6.766 is 4.440(65.6%) logic and 2.326(34.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                        Arrival          
Instance                                           Reference     Type     Pin     Net              Time        Slack
                                                   Clock                                                            
--------------------------------------------------------------------------------------------------------------------
DMMainPorts_0.RS433_Rx3.Uart.Uart.bitpos[0]        System        SLE      Q       bitpos[0]        0.094       5.260
DMMainPorts_0.RS433_Rx3.Uart.Uart.bitpos[1]        System        SLE      Q       bitpos[1]        0.094       5.342
DMMainPorts_0.RS433_Rx3.Uart.Uart.bitpos[2]        System        SLE      Q       bitpos[2]        0.094       5.414
DMMainPorts_0.RS433_Rx3.Uart.Uart.bitpos[3]        System        SLE      Q       bitpos[3]        0.094       5.706
DMMainPorts_0.Uart3TxBitClockDiv.div_i             System        SLE      Q       div_i            0.094       5.718
DMMainPorts_0.RS433_Tx3.UartTxUart.BitCnt[1]       System        SLE      Q       BitCnt[1]        0.076       6.069
DMMainPorts_0.RS433_Tx3.UartTxUart.BitCnt[3]       System        SLE      Q       BitCnt[3]        0.094       6.188
DMMainPorts_0.RS433_Tx3.UartTxUart.BitCnt[0]       System        SLE      Q       BitCnt[0]        0.076       6.299
DMMainPorts_0.RS433_Tx3.UartTxUart.BitCnt[2]       System        SLE      Q       BitCnt[2]        0.076       6.336
DMMainPorts_0.RS433_Rx3.Uart.Uart.samplecnt[0]     System        SLE      Q       samplecnt[0]     0.094       6.710
====================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                        Required          
Instance                                        Reference     Type     Pin     Net              Time         Slack
                                                Clock                                                             
------------------------------------------------------------------------------------------------------------------
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[0]       System        SLE      EN      RReg_1           9.707        5.260
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[1]       System        SLE      EN      RReg_2           9.707        5.260
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[2]       System        SLE      EN      RReg_3           9.707        5.260
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[3]       System        SLE      EN      RReg_4           9.707        5.260
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[4]       System        SLE      EN      RReg_5           9.707        5.260
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[5]       System        SLE      EN      RReg_6           9.707        5.260
DMMainPorts_0.RS433_Rx3.Uart.Uart.bitpos[3]     System        SLE      D       bitpos_10[3]     9.778        5.286
DMMainPorts_0.RS433_Rx3.Uart.Uart.bitpos[1]     System        SLE      D       bitpos_10[1]     9.778        5.308
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[6]       System        SLE      EN      RReg_7           9.707        5.328
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[7]       System        SLE      EN      RReg_8           9.707        5.328
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.707

    - Propagation time:                      4.447
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.260

    Number of logic level(s):                4
    Starting point:                          DMMainPorts_0.RS433_Rx3.Uart.Uart.bitpos[0] / Q
    Ending point:                            DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[0] / EN
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
DMMainPorts_0.RS433_Rx3.Uart.Uart.bitpos[0]               SLE      Q        Out     0.094     0.094 f     -         
bitpos[0]                                                 Net      -        -       0.965     -           12        
DMMainPorts_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.060 f     -         
DMMainPorts_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.276     1.335 r     -         
bitpos_1_sqmuxa                                           Net      -        -       0.744     -           5         
DMMainPorts_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.079 r     -         
DMMainPorts_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.143     2.222 r     -         
un21_enable                                               Net      -        -       0.779     -           6         
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.001 r     -         
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.125     3.126 f     -         
RReg_1_sqmuxa                                             Net      -        -       0.849     -           8         
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg_1_0                CFG4     D        In      -         3.975 f     -         
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.250     4.225 f     -         
RReg_1                                                    Net      -        -       0.221     -           1         
DMMainPorts_0.RS433_Rx3.Uart.Uart.RReg[0]                 SLE      EN       In      -         4.447 f     -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.740 is 1.181(24.9%) logic and 3.558(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":15:0:15:0|Timing constraint (through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.ddr_settled Ux2FPGA_sb_0.CORERESETP_0.count_ddr_enable Ux2FPGA_sb_0.CORERESETP_0.release_sdif*_core Ux2FPGA_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":16:0:16:0|Timing constraint (from [get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { Ux2FPGA_sb_0.CORERESETP_0.sm0_areset_n_rcosc Ux2FPGA_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":17:0:17:0|Timing constraint (from [get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { Ux2FPGA_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":18:0:18:0|Timing constraint (through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PSEL Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PWRITE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Ux2FPGA_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Ux2FPGA_sb_0.CORERESETP_0.SOFT_RESET_F2M Ux2FPGA_sb_0.CORERESETP_0.SOFT_M3_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":19:0:19:0|Timing constraint (through [get_pins { Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/skaye/repos7/firmware/dminterface/ux2_ver2/designer/ux2fpga/synthesis.fdc":20:0:20:0|Timing constraint (through [get_pins { Ux2FPGA_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 193MB peak: 196MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 193MB peak: 196MB)

---------------------------------------
Resource Usage Report for Ux2FPGA 

Mapping to part: m2s025vf400-1
Cell usage:
CCC             2 uses
CLKINT          7 uses
MSS_025         1 use
CFG1           12 uses
CFG2           86 uses
CFG3           73 uses
CFG4           103 uses

Carry cells:
ARI1            90 uses - used for arithmetic functions
ARI1            5 uses - used for Wide-Mux implementation
Total ARI1      95 uses


Sequential Cells: 
SLE            277 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 34
I/O primitives: 26
INBUF          2 uses
OUTBUF         23 uses
TRIBUFF        1 use


Global Clock Buffers: 7

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 2 of 31 (6%)

Total LUTs:    369

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 72; LUTs = 72;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  277 + 0 + 72 + 0 = 349;
Total number of LUTs after P&R:  369 + 0 + 72 + 0 = 441;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 70MB peak: 196MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Fri Apr 11 16:55:06 2025

###########################################################]
