* ******************************************************************************

* iCEcube Placer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:12:22

* File Generated:     Sep 18 2020 18:19:48

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	823
    Number of DFFs      	:	564
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	823/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	230
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	9
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	240
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1064
    Number of DFFs      	:	573
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	445
        LUT, DFF and CARRY	:	128
    Combinational LogicCells
        Only LUT         	:	379
        CARRY Only       	:	72
        LUT with CARRY   	:	112
    LogicCells                  :	1136
    PLBs                        :	173/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	30/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 2.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1064
    Number of DFFs      	:	573
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	1136
    PLBs                        :	225/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	30/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: SPI|CLK | Frequency: 63.78 MHz | Target: 88.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 53.1 sec.

