
synthesis -f "lab2_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec 02 18:11:03 2022


Command Line:  synthesis -f lab2_impl1_lattice.synproj -gui -msgset D:/Common_File/Hardware/Lab2/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p D:/Common_File/Hardware/Lab2/impl1 (searchpath added)
-p D:/Common_File/Hardware/Lab2 (searchpath added)
VHDL library = work
VHDL design file = D:/Common_File/Hardware/Lab2/impl1/source/main.vhd
NGD file = lab2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Diamond/Install/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/Common_File/Hardware/Lab2/impl1"  />
Analyzing VHDL file d:/common_file/hardware/lab2/impl1/source/main.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/common_file/hardware/lab2/impl1/source/main.vhd(5): " arg1="main" arg2="d:/common_file/hardware/lab2/impl1/source/main.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/common_file/hardware/lab2/impl1/source/main.vhd(16): " arg1="main_arch" arg2="d:/common_file/hardware/lab2/impl1/source/main.vhd" arg3="16"  />
unit main is not yet analyzed. VHDL-1485
unit main is not yet analyzed. VHDL-1485
d:/common_file/hardware/lab2/impl1/source/main.vhd(5): executing main(main_arch)

    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="d:/common_file/hardware/lab2/impl1/source/main.vhd(139): " arg1="tri_cnt" arg2="d:/common_file/hardware/lab2/impl1/source/main.vhd" arg3="139"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="d:/common_file/hardware/lab2/impl1/source/main.vhd(139): " arg1="saw_cnt" arg2="d:/common_file/hardware/lab2/impl1/source/main.vhd" arg3="139"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="d:/common_file/hardware/lab2/impl1/source/main.vhd(144): " arg1="d:/common_file/hardware/lab2/impl1/source/main.vhd" arg2="144"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/common_file/hardware/lab2/impl1/source/main.vhd(14): " arg1="main" arg2="main_arch" arg3="d:/common_file/hardware/lab2/impl1/source/main.vhd" arg4="14"  />
Top module name (VHDL): main
Last elaborated design is main(main_arch)
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/Diamond/Install/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = main.
######## Converting I/O port rck to output.
######## Converting I/O port sck to output.
######## Converting I/O port data to output.



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="data_reg"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="data_reg"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="data_reg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="baseboard_state"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="baseboard_state"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/common_file/hardware/lab2/impl1/source/main.vhd(197): " arg1="r2_i0" arg2="d:/common_file/hardware/lab2/impl1/source/main.vhd" arg3="197"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/common_file/hardware/lab2/impl1/source/main.vhd(133): " arg1="flag_i1" arg2="d:/common_file/hardware/lab2/impl1/source/main.vhd" arg3="133"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="select_segment_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="speed_i1"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="duty_i1"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="duty_i2"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="clk_input_290"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="clk_output_292"  />
Duplicate register/latch removal. r3_i0 is a one-to-one match with r2_i3.
Duplicate register/latch removal. r4_i0 is a one-to-one match with r3_i2.
Duplicate register/latch removal. r5_i0 is a one-to-one match with menu_279.
Duplicate register/latch removal. r2_i2 is a one-to-one match with r5_i0.
Duplicate register/latch removal. r3_i1 is a one-to-one match with r3_i0.
Duplicate register/latch removal. r3_i3 is a one-to-one match with r2_i2.
Duplicate register/latch removal. r4_i1 is a one-to-one match with r3_i1.
Duplicate register/latch removal. r4_i2 is a one-to-one match with r4_i0.
Duplicate register/latch removal. r4_i3 is a one-to-one match with r3_i3.
Duplicate register/latch removal. r5_i1 is a one-to-one match with r4_i2.
Duplicate register/latch removal. r5_i2 is a one-to-one match with r5_i1.
Duplicate register/latch removal. r5_i3 is a one-to-one match with r4_i3.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    956 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab2_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 235 of 4635 (5 % )
CCU2D => 383
FD1P3AX => 19
FD1P3AY => 8
FD1P3IX => 102
FD1P3JX => 11
FD1S3AX => 24
FD1S3AY => 4
FD1S3IX => 66
FD1S3JX => 1
GSR => 1
IB => 5
L6MUX21 => 2
LUT4 => 296
OB => 4
PFUMX => 27
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 211
  Net : clk_input, loads : 24
Clock Enable Nets
Number of Clock Enables: 19
Top 10 highest fanout Clock Enables:
  Net : clk_c_enable_121, loads : 32
  Net : clk_c_enable_100, loads : 32
  Net : clk_c_enable_52, loads : 31
  Net : clk_c_enable_106, loads : 13
  Net : clk_input_enable_17, loads : 7
  Net : clk_input_enable_12, loads : 4
  Net : clk_input_enable_5, loads : 4
  Net : clk_c_enable_14, loads : 3
  Net : clk_input_enable_14, loads : 3
  Net : clk_input_enable_16, loads : 3
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : duty_2, loads : 71
  Net : duty_1, loads : 51
  Net : duty_0, loads : 51
  Net : n14757, loads : 50
  Net : speed_1, loads : 45
  Net : speed_0, loads : 40
  Net : speed_2, loads : 39
  Net : flag_0, loads : 34
  Net : n187, loads : 34
  Net : n14425, loads : 33
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |  200.000 MHz|   73.823 MHz|    36 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_input]               |  200.000 MHz|  116.320 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 105.855  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.344  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 5 -oc Commercial   "lab2_impl1.ngd" -o "lab2_impl1_map.ncd" -pr "lab2_impl1.prf" -mp "lab2_impl1.mrp" -lpf "D:/Common_File/Hardware/Lab2/impl1/lab2_impl1.lpf" -lpf "D:/Common_File/Hardware/Lab2/lab2.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lab2_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 5.

Loading device for application map from file 'xo2c4000.nph' in environment: D:/Diamond/Install/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    235 out of  4635 (5%)
      PFU registers:          235 out of  4320 (5%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       534 out of  2160 (25%)
      SLICEs as Logic/ROM:    534 out of  2160 (25%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        383 out of  2160 (18%)
   Number of LUT4s:        1063 out of  4320 (25%)
      Number used as logic LUTs:        297
      Number used as distributed RAM:     0
      Number used as ripple logic:      766
      Number used as shift registers:     0
   Number of PIO sites used: 9 + 4(JTAG) out of 105 (12%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk_input: 17 loads, 17 rising, 0 falling (Driver: clk_input_290 )
     Net clk_c: 119 loads, 119 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  19
     Net baseboard_state_1: 17 loads, 17 LSLICEs
     Net clk_c_enable_100: 16 loads, 16 LSLICEs
     Net clk_input_enable_14: 2 loads, 2 LSLICEs
     Net clk_c_enable_1: 1 loads, 1 LSLICEs
     Net clk_c_enable_14: 2 loads, 2 LSLICEs
     Net clk_c_enable_106: 10 loads, 10 LSLICEs
     Net clk_c_enable_116: 1 loads, 1 LSLICEs
     Net clk_c_enable_10: 1 loads, 1 LSLICEs
     Net clk_c_enable_12: 2 loads, 2 LSLICEs
     Net clk_input_enable_5: 4 loads, 4 LSLICEs
     Net clk_input_enable_17: 2 loads, 2 LSLICEs
     Net clk_input_enable_16: 2 loads, 2 LSLICEs
     Net clk_input_enable_12: 3 loads, 3 LSLICEs
     Net clk_input_N_1071: 1 loads, 1 LSLICEs
     Net clk_c_enable_19: 1 loads, 1 LSLICEs
     Net clk_c_enable_52: 17 loads, 17 LSLICEs
     Net clk_c_enable_67: 1 loads, 1 LSLICEs
     Net clk_output_N_1074: 1 loads, 1 LSLICEs
     Net clk_c_enable_84: 1 loads, 1 LSLICEs
   Number of LSRs:  12
     Net button_record_0: 2 loads, 2 LSLICEs
     Net n10953: 5 loads, 5 LSLICEs
     Net n10959: 17 loads, 17 LSLICEs
     Net n10920: 17 loads, 17 LSLICEs
     Net n14757: 28 loads, 28 LSLICEs
     Net n11919: 1 loads, 1 LSLICEs
     Net saw_cnt_31__N_507: 17 loads, 17 LSLICEs
     Net n4584: 8 loads, 8 LSLICEs
     Net n10992: 1 loads, 1 LSLICEs
     Net n11923: 2 loads, 2 LSLICEs
     Net n10956: 1 loads, 1 LSLICEs
     Net n10955: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net duty_2: 71 loads
     Net duty_0: 51 loads
     Net duty_1: 51 loads
     Net speed_1: 45 loads
     Net speed_0: 40 loads
     Net speed_2: 39 loads
     Net flag_0: 34 loads
     Net n187: 34 loads
     Net n14425: 33 loads
     Net n8533: 32 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 54 MB

Dumping design to file lab2_impl1_map.ncd.

ncd2vdb "lab2_impl1_map.ncd" ".vdbs/lab2_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: D:/Diamond/Install/diamond/3.12/ispfpga.

mpartrce -p "lab2_impl1.p2t" -f "lab2_impl1.p3t" -tf "lab2_impl1.pt" "lab2_impl1_map.ncd" "lab2_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lab2_impl1_map.ncd"
Fri Dec 02 18:11:07 2022

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/Common_File/Hardware/Lab2/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 lab2_impl1_map.ncd lab2_impl1.dir/5_1.ncd lab2_impl1.prf
Preference file: lab2_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lab2_impl1_map.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application par from file 'xo2c4000.nph' in environment: D:/Diamond/Install/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    9+4(JTAG)/280     5% used
                   9+4(JTAG)/105     12% bonded

   SLICE            534/2160         24% used



Number of Signals: 1310
Number of Connections: 3423

Pin Constraint Summary:
   9 out of 9 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 119)
    clk_input (driver: SLICE_390, clk load #: 17)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="C1" arg4="Primary"  />

The following 8 signals are selected to use the secondary clock routing resources:
    n14757 (driver: SLICE_464, clk load #: 0, sr load #: 28, ce load #: 0)
    baseboard_state_1 (driver: SLICE_383, clk load #: 0, sr load #: 0, ce load #: 17)
    n10959 (driver: SLICE_516, clk load #: 0, sr load #: 17, ce load #: 0)
    n10920 (driver: SLICE_522, clk load #: 0, sr load #: 17, ce load #: 0)
    saw_cnt_31__N_507 (driver: SLICE_127, clk load #: 0, sr load #: 17, ce load #: 0)
    clk_c_enable_52 (driver: SLICE_480, clk load #: 0, sr load #: 0, ce load #: 17)
    clk_c_enable_100 (driver: SLICE_516, clk load #: 0, sr load #: 0, ce load #: 16)
    clk_c_enable_106 (driver: SLICE_490, clk load #: 0, sr load #: 0, ce load #: 10)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 170780.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  168770
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "C1 (PL4A)", clk load = 119
  PRIMARY "clk_input" from Q0 on comp "SLICE_390" on site "R2C16B", clk load = 17
  SECONDARY "n14757" from F0 on comp "SLICE_464" on site "R12C17D", clk load = 0, ce load = 0, sr load = 28
  SECONDARY "baseboard_state_1" from Q1 on comp "SLICE_383" on site "R12C17A", clk load = 0, ce load = 17, sr load = 0
  SECONDARY "n10959" from F1 on comp "SLICE_516" on site "R12C15C", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "n10920" from F0 on comp "SLICE_522" on site "R12C17B", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "saw_cnt_31__N_507" from F0 on comp "SLICE_127" on site "R20C21D", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "clk_c_enable_52" from F1 on comp "SLICE_480" on site "R12C15A", clk load = 0, ce load = 17, sr load = 0
  SECONDARY "clk_c_enable_100" from F0 on comp "SLICE_516" on site "R12C15C", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "clk_c_enable_106" from F1 on comp "SLICE_490" on site "R12C17C", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   9 + 4(JTAG) out of 280 (4.6%) PIO sites used.
   9 + 4(JTAG) out of 105 (12.4%) bonded PIO sites used.
   Number of PIO comps: 9; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 0 / 26 (  0%) | -          | -         |
| 1        | 4 / 26 ( 15%) | 2.5V       | -         |
| 2        | 1 / 28 (  3%) | 2.5V       | -         |
| 3        | 0 / 7 (  0%)  | -          | -         |
| 4        | 3 / 8 ( 37%)  | 2.5V       | -         |
| 5        | 1 / 10 ( 10%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file lab2_impl1.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 3423 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 5 secs 

Start NBR router at 18:11:12 12/02/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 18:11:12 12/02/22

Start NBR section for initial routing at 18:11:12 12/02/22
Level 4, iteration 1
114(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 18:11:12 12/02/22
Level 4, iteration 1
53(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 2
14(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 

Start NBR section for re-routing at 18:11:13 12/02/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 6 secs 

Start NBR section for post-routing at 18:11:13 12/02/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 5 secs 
Total REAL time: 6 secs 
Completely routed.
End of route.  3423 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file lab2_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 6 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "lab2_impl1.pt" -o "lab2_impl1.twr" "lab2_impl1.ncd" "lab2_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file lab2_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Diamond/Install/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Dec 02 18:11:14 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lab2_impl1.twr -gui -msgset D:/Common_File/Hardware/Lab2/promote.xml lab2_impl1.ncd lab2_impl1.prf 
Design file:     lab2_impl1.ncd
Preference file: lab2_impl1.prf
Device,speed:    LCMXO2-4000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4573  Score: 4294967295
Cumulative negative slack: 4294967295

Constraints cover 2147483647 paths, 2 nets, and 3335 connections (97.43% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Dec 02 18:11:15 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lab2_impl1.twr -gui -msgset D:/Common_File/Hardware/Lab2/promote.xml lab2_impl1.ncd lab2_impl1.prf 
Design file:     lab2_impl1.ncd
Preference file: lab2_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 3335 connections (97.43% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4573 (setup), 0 (hold)
Score: 4294967295 (setup), 0 (hold)
Cumulative negative slack: 4294967295 (4294967295+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 69 MB


tmcheck -par "lab2_impl1.par" 

bitgen -f "lab2_impl1.t2b" -w "lab2_impl1.ncd"  -jedec "lab2_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lab2_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/Diamond/Install/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lab2_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "lab2_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 275 MB
