Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Aug 24 10:25:36 2021
| Host         : DESKTOP-G5MGV6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CatchMeIfYouCan_timing_summary_routed.rpt -pb CatchMeIfYouCan_timing_summary_routed.pb -rpx CatchMeIfYouCan_timing_summary_routed.rpx -warn_on_violation
| Design       : CatchMeIfYouCan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (78)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (18)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (78)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[4]_inv/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: clkDiv/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkDiv2/sclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mode/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s_seg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.613        0.000                      0                  136        0.101        0.000                      0                  136        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.613        0.000                      0                  136        0.101        0.000                      0                  136        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.777ns (48.597%)  route 2.937ns (51.403%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.274    10.803    clkDiv/clear
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[0]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y47         FDRE (Setup_fdre_C_R)       -0.637    14.416    clkDiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.777ns (48.597%)  route 2.937ns (51.403%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.274    10.803    clkDiv/clear
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y47         FDRE (Setup_fdre_C_R)       -0.637    14.416    clkDiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.777ns (48.597%)  route 2.937ns (51.403%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.274    10.803    clkDiv/clear
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[2]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y47         FDRE (Setup_fdre_C_R)       -0.637    14.416    clkDiv/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.777ns (48.597%)  route 2.937ns (51.403%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          1.274    10.803    clkDiv/clear
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[3]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y47         FDRE (Setup_fdre_C_R)       -0.637    14.416    clkDiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 2.777ns (51.096%)  route 2.658ns (48.904%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          0.995    10.523    clkDiv/clear
    SLICE_X43Y48         FDRE                                         r  clkDiv/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  clkDiv/count_reg[4]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_R)       -0.637    14.391    clkDiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 2.777ns (51.096%)  route 2.658ns (48.904%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          0.995    10.523    clkDiv/clear
    SLICE_X43Y48         FDRE                                         r  clkDiv/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  clkDiv/count_reg[5]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_R)       -0.637    14.391    clkDiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 2.777ns (51.096%)  route 2.658ns (48.904%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          0.995    10.523    clkDiv/clear
    SLICE_X43Y48         FDRE                                         r  clkDiv/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  clkDiv/count_reg[6]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_R)       -0.637    14.391    clkDiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 2.777ns (51.096%)  route 2.658ns (48.904%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          0.995    10.523    clkDiv/clear
    SLICE_X43Y48         FDRE                                         r  clkDiv/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.789    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  clkDiv/count_reg[7]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_R)       -0.637    14.391    clkDiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 2.777ns (52.714%)  route 2.491ns (47.286%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          0.828    10.356    clkDiv/clear
    SLICE_X43Y54         FDRE                                         r  clkDiv/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  clkDiv/count_reg[28]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.637    14.285    clkDiv/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 2.777ns (52.714%)  route 2.491ns (47.286%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.088    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  clkDiv/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clkDiv/count_reg[1]/Q
                         net (fo=2, routed)           0.578     6.123    clkDiv/count_reg[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.779 r  clkDiv/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.779    clkDiv/i__carry_i_7_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  clkDiv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.893    clkDiv/i__carry_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  clkDiv/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.001     7.007    clkDiv/i__carry_i_5_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  clkDiv/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.121    clkDiv/i__carry__0_i_7_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clkDiv/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.235    clkDiv/i__carry__0_i_6_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clkDiv/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.349    clkDiv/i__carry__0_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 r  clkDiv/i__carry__1_i_4/O[1]
                         net (fo=1, routed)           1.084     8.767    clkSpeedAccum/count_reg[29]_0[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I1_O)        0.303     9.070 r  clkSpeedAccum/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.070    clkDiv/count_reg[29]_2[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.528 r  clkDiv/count0_inferred__0/i__carry__1/CO[1]
                         net (fo=31, routed)          0.828    10.356    clkDiv/clear
    SLICE_X43Y54         FDRE                                         r  clkDiv/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.778    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  clkDiv/count_reg[29]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.637    14.285    clkDiv/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  3.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  clkDiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.706    clkDiv/count_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clkDiv/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    clkDiv/count_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  clkDiv/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.921    clkDiv/count_reg[12]_i_1__1_n_7
    SLICE_X43Y50         FDRE                                         r  clkDiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  clkDiv/count_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clkDiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clkDiv2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.707    clkDiv2/count_reg[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDiv2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDiv2/count_reg[8]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clkDiv2/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.922    clkDiv2/count_reg[12]_i_1__0_n_7
    SLICE_X37Y50         FDRE                                         r  clkDiv2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.958    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clkDiv2/count_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clkDiv2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  clkDiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.706    clkDiv/count_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clkDiv/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    clkDiv/count_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  clkDiv/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.932    clkDiv/count_reg[12]_i_1__1_n_5
    SLICE_X43Y50         FDRE                                         r  clkDiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  clkDiv/count_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clkDiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clkDiv2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.707    clkDiv2/count_reg[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDiv2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDiv2/count_reg[8]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clkDiv2/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.933    clkDiv2/count_reg[12]_i_1__0_n_5
    SLICE_X37Y50         FDRE                                         r  clkDiv2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.958    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clkDiv2/count_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clkDiv2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  clkDiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.706    clkDiv/count_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clkDiv/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    clkDiv/count_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  clkDiv/count_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.957    clkDiv/count_reg[12]_i_1__1_n_6
    SLICE_X43Y50         FDRE                                         r  clkDiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  clkDiv/count_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clkDiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  clkDiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.706    clkDiv/count_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clkDiv/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    clkDiv/count_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.957 r  clkDiv/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.957    clkDiv/count_reg[12]_i_1__1_n_4
    SLICE_X43Y50         FDRE                                         r  clkDiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  clkDiv/count_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clkDiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clkDiv2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.707    clkDiv2/count_reg[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDiv2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDiv2/count_reg[8]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clkDiv2/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.958    clkDiv2/count_reg[12]_i_1__0_n_6
    SLICE_X37Y50         FDRE                                         r  clkDiv2/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.958    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clkDiv2/count_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clkDiv2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clkDiv2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.707    clkDiv2/count_reg[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDiv2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDiv2/count_reg[8]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  clkDiv2/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.958    clkDiv2/count_reg[12]_i_1__0_n_4
    SLICE_X37Y50         FDRE                                         r  clkDiv2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.958    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  clkDiv2/count_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clkDiv2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.834%)  route 0.119ns (23.166%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  clkDiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.706    clkDiv/count_reg[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clkDiv/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    clkDiv/count_reg[8]_i_1__1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  clkDiv/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.906    clkDiv/count_reg[12]_i_1__1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  clkDiv/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.960    clkDiv/count_reg[16]_i_1__0_n_7
    SLICE_X43Y51         FDRE                                         r  clkDiv/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    clkDiv/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  clkDiv/count_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clkDiv/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  clkDiv2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.707    clkDiv2/count_reg[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clkDiv2/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    clkDiv2/count_reg[8]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clkDiv2/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    clkDiv2/count_reg[12]_i_1__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  clkDiv2/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    clkDiv2/count_reg[16]_i_1_n_7
    SLICE_X37Y51         FDRE                                         r  clkDiv2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.830     1.958    clkDiv2/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  clkDiv2/count_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clkDiv2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y47   clkDiv/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y49   clkDiv/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y49   clkDiv/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y50   clkDiv/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y50   clkDiv/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y50   clkDiv/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y50   clkDiv/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y51   clkDiv/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y51   clkDiv/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   clkDiv/sclk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkDiv2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clkDiv2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clkDiv2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkDiv2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkDiv2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clkDiv2/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clkDiv2/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clkDiv2/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   clkDiv2/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   clkDiv/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   clkDiv/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   clkDiv/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   clkDiv/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   clkDiv/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   clkDiv/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   clkDiv/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   clkDiv/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   clkDiv/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   clkDiv/count_reg[21]/C



