// Seed: 308498631
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd84
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_3 : -1] id_5;
  ;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wand id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_5 = id_4++;
  final $clog2(11);
  ;
  module_0 modCall_1 ();
  always @(posedge -1) begin : LABEL_0
    wait (id_3);
  end
endmodule
