Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: avr_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "avr_interface.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "avr_interface"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : avr_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\MyDocs\Documents\GitHub\SeniorDesign\src\spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "D:\MyDocs\Documents\GitHub\SeniorDesign\src\serial_tx.v" into library work
Parsing module <serial_tx>.
Analyzing Verilog file "D:\MyDocs\Documents\GitHub\SeniorDesign\src\serial_rx.v" into library work
Parsing module <serial_rx>.
Analyzing Verilog file "D:\MyDocs\Documents\GitHub\SeniorDesign\src\cclk_detector.v" into library work
Parsing module <cclk_detector>.
Analyzing Verilog file "D:\MyDocs\Documents\GitHub\SeniorDesign\src\avr_interface.v" into library work
Parsing module <avr_interface>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <avr_interface>.

Elaborating module <cclk_detector>.

Elaborating module <spi_slave>.

Elaborating module <serial_rx(CLK_PER_BIT=100,CTR_SIZE=7)>.

Elaborating module <serial_tx(CLK_PER_BIT=100,CTR_SIZE=7)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <avr_interface>.
    Related source file is "D:\MyDocs\Documents\GitHub\SeniorDesign\src\avr_interface.v".
    Found 10-bit register for signal <sample>.
    Found 1-bit register for signal <new_sample>.
    Found 4-bit register for signal <sample_channel>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 83
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 83
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 83
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 83
    Found 1-bit tristate buffer for signal <spi_miso> created at line 84
    Found 1-bit tristate buffer for signal <tx> created at line 85
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "D:\MyDocs\Documents\GitHub\SeniorDesign\src\cclk_detector.v".
    Found 1-bit register for signal <ready_q>.
    Found 9-bit register for signal <ctr_q>.
    Found 9-bit adder for signal <ctr_q[8]_GND_2_o_add_2_OUT> created at line 18.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "D:\MyDocs\Documents\GitHub\SeniorDesign\src\spi_slave.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_3_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "D:\MyDocs\Documents\GitHub\SeniorDesign\src\serial_rx.v".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_4_o_add_7_OUT> created at line 52.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_4_o_add_9_OUT> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "D:\MyDocs\Documents\GitHub\SeniorDesign\src\serial_tx.v".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_5_o_add_13_OUT> created at line 71.
    Found 7-bit adder for signal <ctr_q[6]_GND_5_o_add_19_OUT> created at line 80.
    Found 1-bit 8-to-1 multiplexer for signal <bit_ctr_q[2]_data_q[7]_Mux_10_o> created at line 67.
    Found 7-bit 4-to-1 multiplexer for signal <ctr_d> created at line 39.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 3
 7-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 26
 1-bit register                                        : 14
 10-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 4
 9-bit register                                        : 1
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 7-bit adder                                           : 2
# Counters                                             : 4
 3-bit up counter                                      : 3
 9-bit up counter                                      : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <serial_tx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <avr_interface> ...

Optimizing unit <serial_tx> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block avr_interface, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : avr_interface.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 143
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 8
#      LUT2                        : 11
#      LUT3                        : 21
#      LUT4                        : 25
#      LUT5                        : 13
#      LUT6                        : 39
#      MUXCY                       : 8
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 96
#      FD                          : 20
#      FDE                         : 20
#      FDR                         : 9
#      FDRE                        : 37
#      FDS                         : 2
#      FDSE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 20
#      OBUF                        : 25
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  11440     0%  
 Number of Slice LUTs:                  120  out of   5720     2%  
    Number used as Logic:               120  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    149
   Number with an unused Flip Flop:      53  out of    149    35%  
   Number with an unused LUT:            29  out of    149    19%  
   Number of fully used LUT-FF pairs:    67  out of    149    44%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          52
 Number of bonded IOBs:                  52  out of    102    50%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 96    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.558ns (Maximum Frequency: 219.394MHz)
   Minimum input arrival time before clock: 3.869ns
   Maximum output required time after clock: 6.202ns
   Maximum combinational path delay: 6.045ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.558ns (frequency: 219.394MHz)
  Total number of paths / destination ports: 857 / 195
-------------------------------------------------------------------------
Delay:               4.558ns (Levels of Logic = 2)
  Source:            serial_rx/ctr_q_3 (FF)
  Destination:       serial_rx/data_q_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: serial_rx/ctr_q_3 to serial_rx/data_q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.525   1.172  serial_rx/ctr_q_3 (serial_rx/ctr_q_3)
     LUT4:I1->O           14   0.235   1.127  serial_rx/GND_4_o_GND_4_o_equal_5_o<6>11 (serial_rx/GND_4_o_GND_4_o_equal_5_o<6>1)
     LUT6:I5->O            8   0.254   0.943  serial_rx/_n0093_inv11 (serial_rx/_n0093_inv1)
     FDE:CE                    0.302          serial_rx/data_q_0
    ----------------------------------------
    Total                      4.558ns (1.316ns logic, 3.242ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 44 / 34
-------------------------------------------------------------------------
Offset:              3.869ns (Levels of Logic = 2)
  Source:            new_tx_data (PAD)
  Destination:       serial_tx/data_q_7 (FF)
  Destination Clock: clk rising

  Data Path: new_tx_data to serial_tx/data_q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.042  new_tx_data_IBUF (new_tx_data_IBUF)
     LUT4:I0->O            8   0.254   0.943  serial_tx/_n0088_inv1 (serial_tx/_n0088_inv)
     FDE:CE                    0.302          serial_tx/data_q_0
    ----------------------------------------
    Total                      3.869ns (1.884ns logic, 1.985ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 31
-------------------------------------------------------------------------
Offset:              6.202ns (Levels of Logic = 2)
  Source:            cclk_detector/ready_q (FF)
  Destination:       spi_channel<3> (PAD)
  Source Clock:      clk rising

  Data Path: cclk_detector/ready_q to spi_channel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   0.840  cclk_detector/ready_q (cclk_detector/ready_q)
     INV:I->O             41   0.255   1.670  n_rdy1_INV_0 (n_rdy)
     OBUFT:T->O                2.912          spi_channel_3_OBUFT (spi_channel<3>)
    ----------------------------------------
    Total                      6.202ns (3.692ns logic, 2.510ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               6.045ns (Levels of Logic = 3)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  spi_ss_IBUF (spi_ss_IBUF)
     LUT2:I0->O            1   0.250   0.681  ready_spi_ss_AND_3_o_inv1 (ready_spi_ss_AND_3_o_inv)
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.045ns (4.490ns logic, 1.555ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.558|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.40 secs
 
--> 

Total memory usage is 259816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

