Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Apr 11 10:17:49 2020
| Host         : yamada-VirtualBox running 64-bit Linux Lite 4.8
| Command      : report_timing_summary -max_paths 10 -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.050        0.000                      0                   26        0.263        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_ipn  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_ipn         5.050        0.000                      0                   26        0.263        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_ipn
  To Clock:  sys_clk_ipn

Setup :            0  Failing Endpoints,  Worst Slack        5.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 cnt23_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.766ns (26.245%)  route 2.153ns (73.755%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740     5.409    CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  cnt23_reg[19]/Q
                         net (fo=2, routed)           1.138     7.065    cnt23_reg[19]
    SLICE_X43Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.189 r  cnt3[2]_i_4/O
                         net (fo=3, routed)           1.015     8.203    cnt3[2]_i_4_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I2_O)        0.124     8.327 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     8.327    cnt3[1]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.029    13.377    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 cnt23_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.766ns (27.816%)  route 1.988ns (72.184%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.410    CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  cnt23_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  cnt23_reg[9]/Q
                         net (fo=2, routed)           1.162     7.090    cnt23_reg[9]
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.214 r  cnt3[2]_i_5/O
                         net (fo=3, routed)           0.825     8.040    cnt3[2]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.164 r  cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     8.164    cnt3[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.031    13.379    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 cnt23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.766ns (28.428%)  route 1.929ns (71.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.410    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  cnt23_reg[3]/Q
                         net (fo=2, routed)           1.138     7.066    cnt23_reg[3]
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  cnt3[2]_i_6/O
                         net (fo=3, routed)           0.790     7.980    cnt3[2]_i_6_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.104 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     8.104    cnt3[2]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.031    13.379    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 1.966ns (75.432%)  route 0.640ns (24.568%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.410    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.640     6.568    cnt23_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.225 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cnt23_reg[0]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    cnt23_reg[4]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    cnt23_reg[8]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnt23_reg[12]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    cnt23_reg[16]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.016 r  cnt23_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.016    cnt23_reg[20]_i_1_n_6
    SLICE_X42Y55         FDRE                                         r  cnt23_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  cnt23_reg[21]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.109    13.457    cnt23_reg[21]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 1.882ns (74.614%)  route 0.640ns (25.386%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.410    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.640     6.568    cnt23_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.225 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cnt23_reg[0]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    cnt23_reg[4]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    cnt23_reg[8]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnt23_reg[12]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    cnt23_reg[16]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.932 r  cnt23_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.932    cnt23_reg[20]_i_1_n_5
    SLICE_X42Y55         FDRE                                         r  cnt23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  cnt23_reg[22]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.109    13.457    cnt23_reg[22]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 1.862ns (74.411%)  route 0.640ns (25.589%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.410    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.640     6.568    cnt23_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.225 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cnt23_reg[0]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    cnt23_reg[4]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    cnt23_reg[8]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnt23_reg[12]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.693 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    cnt23_reg[16]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.912 r  cnt23_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.912    cnt23_reg[20]_i_1_n_7
    SLICE_X42Y55         FDRE                                         r  cnt23_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  cnt23_reg[20]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.109    13.457    cnt23_reg[20]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 1.849ns (74.277%)  route 0.640ns (25.723%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.410    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.640     6.568    cnt23_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.225 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cnt23_reg[0]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    cnt23_reg[4]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    cnt23_reg[8]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnt23_reg[12]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.899 r  cnt23_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.899    cnt23_reg[16]_i_1_n_6
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[17]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.109    13.457    cnt23_reg[17]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.841ns (74.194%)  route 0.640ns (25.806%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.410    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.640     6.568    cnt23_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.225 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cnt23_reg[0]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    cnt23_reg[4]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    cnt23_reg[8]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnt23_reg[12]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.891 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.891    cnt23_reg[16]_i_1_n_4
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.109    13.457    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.765ns (73.379%)  route 0.640ns (26.621%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.410    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.640     6.568    cnt23_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.225 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cnt23_reg[0]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    cnt23_reg[4]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    cnt23_reg[8]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnt23_reg[12]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.815    cnt23_reg[16]_i_1_n_5
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.109    13.457    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_ipn rise@8.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.745ns (73.156%)  route 0.640ns (26.844%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.741     5.410    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.640     6.568    cnt23_reg[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.225 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    cnt23_reg[0]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.342 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    cnt23_reg[4]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.459 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.459    cnt23_reg[8]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnt23_reg[12]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.795 r  cnt23_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.795    cnt23_reg[16]_i_1_n_7
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.955    CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[16]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.109    13.457    cnt23_reg[16]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  5.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cnt3_reg[1]/Q
                         net (fo=8, routed)           0.168     1.810    cnt3[1]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    cnt3[1]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091     1.591    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.501    CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.791    cnt23_reg[10]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  cnt23_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    cnt23_reg[8]_i_1_n_5
    SLICE_X42Y52         FDRE                                         r  cnt23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  cnt23_reg[10]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     1.635    cnt23_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.125     1.790    cnt23_reg[14]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  cnt23_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    cnt23_reg[12]_i_1_n_5
    SLICE_X42Y53         FDRE                                         r  cnt23_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  cnt23_reg[14]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.134     1.634    cnt23_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.501    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.125     1.791    cnt23_reg[2]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  cnt23_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    cnt23_reg[0]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.635    cnt23_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt23_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  cnt23_reg[18]/Q
                         net (fo=2, routed)           0.126     1.790    cnt23_reg[18]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    cnt23_reg[16]_i_1_n_5
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.134     1.634    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.501    CLK_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  cnt23_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  cnt23_reg[6]/Q
                         net (fo=2, routed)           0.127     1.792    cnt23_reg[6]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  cnt23_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    cnt23_reg[4]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  cnt23_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  cnt23_reg[6]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.635    cnt23_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  cnt23_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  cnt23_reg[22]/Q
                         net (fo=2, routed)           0.127     1.791    cnt23_reg[22]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  cnt23_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    cnt23_reg[20]_i_1_n_5
    SLICE_X42Y55         FDRE                                         r  cnt23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    CLK_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  cnt23_reg[22]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.134     1.634    cnt23_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.501    CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.125     1.791    cnt23_reg[10]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.937 r  cnt23_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    cnt23_reg[8]_i_1_n_4
    SLICE_X42Y52         FDRE                                         r  cnt23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  cnt23_reg[11]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     1.635    cnt23_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.125     1.790    cnt23_reg[14]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.936 r  cnt23_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    cnt23_reg[12]_i_1_n_4
    SLICE_X42Y53         FDRE                                         r  cnt23_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    CLK_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  cnt23_reg[15]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.134     1.634    cnt23_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_ipn  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_ipn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_ipn rise@0.000ns - sys_clk_ipn rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.501    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.125     1.791    cnt23_reg[2]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.937 r  cnt23_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    cnt23_reg[0]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_ipn rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     2.018    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  cnt23_reg[3]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.635    cnt23_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_ipn
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    cnt23_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    cnt23_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    cnt23_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    cnt23_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    cnt23_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    cnt23_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    cnt23_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    cnt23_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    cnt23_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    cnt23_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    cnt23_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    cnt23_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    cnt23_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    cnt23_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    cnt23_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    cnt23_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    cnt23_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    cnt23_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    cnt23_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    cnt23_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    cnt23_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    cnt23_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    cnt23_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    cnt23_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    cnt23_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    cnt23_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    cnt23_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    cnt23_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    cnt23_reg[18]/C



