Analysis & Synthesis report for fir8bit
Fri Nov 08 19:52:13 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|uart_transmitter:uart_transmitter_1|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: signal_i2s:i2s_gen|i2s_transceiver:i2s_inst
 19. Parameter Settings for User Entity Instance: aekfifo:fifo|scfifo:scfifo_component
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. altpll Parameter Settings by Entity Instance
 22. scfifo Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "aekfifo:fifo"
 24. Port Connectivity Checks: "ThresholdFilter:treshold_filter_inst"
 25. Port Connectivity Checks: "signal_i2s:i2s_gen|pll:pll_inst"
 26. Port Connectivity Checks: "signal_i2s:i2s_gen"
 27. Signal Tap Logic Analyzer Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 08 19:52:13 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; fir8bit                                     ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1107                                        ;
; Total pins                      ; 7                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,490,368                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top                ; fir8bit            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; signal_i2s.vhd                                                     ; yes             ; User VHDL File                               ; D:/New_Asgard/vs_code/signal_project/fir16bit/signal_i2s.vhd                                                     ;             ;
; i2s_transceiver.vhd                                                ; yes             ; User VHDL File                               ; D:/New_Asgard/vs_code/signal_project/fir16bit/i2s_transceiver.vhd                                                ;             ;
; uart_transmitter.vhd                                               ; yes             ; User VHDL File                               ; D:/New_Asgard/vs_code/signal_project/fir16bit/uart_transmitter.vhd                                               ;             ;
; top.vhd                                                            ; yes             ; User VHDL File                               ; D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd                                                            ;             ;
; baudrate_generator.vhd                                             ; yes             ; User VHDL File                               ; D:/New_Asgard/vs_code/signal_project/fir16bit/baudrate_generator.vhd                                             ;             ;
; pll.vhd                                                            ; yes             ; User Wizard-Generated File                   ; D:/New_Asgard/vs_code/signal_project/fir16bit/pll.vhd                                                            ;             ;
; aekfifo.vhd                                                        ; yes             ; User Wizard-Generated File                   ; D:/New_Asgard/vs_code/signal_project/fir16bit/aekfifo.vhd                                                        ;             ;
; treshold_filter.vhd                                                ; yes             ; User VHDL File                               ; D:/New_Asgard/vs_code/signal_project/fir16bit/treshold_filter.vhd                                                ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                            ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                           ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;             ;
; db/pll_altpll1.v                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/pll_altpll1.v                                                   ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                             ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                              ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                              ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                              ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                              ;             ;
; db/scfifo_6j91.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/scfifo_6j91.tdf                                                 ;             ;
; db/a_dpfifo_dp91.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/a_dpfifo_dp91.tdf                                               ;             ;
; db/altsyncram_drn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/altsyncram_drn1.tdf                                             ;             ;
; db/decode_417.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/decode_417.tdf                                                  ;             ;
; db/mux_kr7.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/mux_kr7.tdf                                                     ;             ;
; db/cmpr_mm8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cmpr_mm8.tdf                                                    ;             ;
; db/cntr_3ib.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_3ib.tdf                                                    ;             ;
; db/cntr_gi7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_gi7.tdf                                                    ;             ;
; db/cntr_4ib.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_4ib.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                              ;             ;
; db/altsyncram_9l84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/altsyncram_9l84.tdf                                             ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/decode_dla.tdf                                                  ;             ;
; db/mux_8hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/mux_8hb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                              ;             ;
; db/mux_flc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/mux_flc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                           ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                   ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_24j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_24j.tdf                                                    ;             ;
; db/cntr_79i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_79i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                               ; altera_sld  ;
; db/ip/sldb2886bd5/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 663         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 718         ;
;     -- 7 input functions                    ; 3           ;
;     -- 6 input functions                    ; 195         ;
;     -- 5 input functions                    ; 133         ;
;     -- 4 input functions                    ; 61          ;
;     -- <=3 input functions                  ; 326         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1107        ;
;                                             ;             ;
; I/O pins                                    ; 7           ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 2490368     ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 855         ;
; Total fan-out                               ; 15873       ;
; Average fan-out                             ; 7.37        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 718 (3)             ; 1107 (0)                  ; 2490368           ; 0          ; 7    ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |aekfifo:fifo|                                                                                                                       ; 110 (0)             ; 74 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |top|aekfifo:fifo                                                                                                                                                                                                                                                                                                                               ; aekfifo                           ; work         ;
;       |scfifo:scfifo_component|                                                                                                         ; 110 (0)             ; 74 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |top|aekfifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                       ; scfifo                            ; work         ;
;          |scfifo_6j91:auto_generated|                                                                                                   ; 110 (0)             ; 74 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |top|aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_6j91                       ; work         ;
;             |a_dpfifo_dp91:dpfifo|                                                                                                      ; 110 (31)            ; 74 (21)                   ; 524288            ; 0          ; 0    ; 0            ; |top|aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_dp91                     ; work         ;
;                |altsyncram_drn1:FIFOram|                                                                                                ; 32 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |top|aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram                                                                                                                                                                                                                               ; altsyncram_drn1                   ; work         ;
;                   |decode_417:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|decode_417:decode2                                                                                                                                                                                                            ; decode_417                        ; work         ;
;                   |mux_kr7:mux3|                                                                                                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3                                                                                                                                                                                                                  ; mux_kr7                           ; work         ;
;                |cntr_3ib:rd_ptr_msb|                                                                                                    ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|cntr_3ib:rd_ptr_msb                                                                                                                                                                                                                                   ; cntr_3ib                          ; work         ;
;                |cntr_4ib:wr_ptr|                                                                                                        ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|cntr_4ib:wr_ptr                                                                                                                                                                                                                                       ; cntr_4ib                          ; work         ;
;                |cntr_gi7:usedw_counter|                                                                                                 ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|cntr_gi7:usedw_counter                                                                                                                                                                                                                                ; cntr_gi7                          ; work         ;
;    |signal_i2s:i2s_gen|                                                                                                                 ; 91 (1)              ; 98 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|signal_i2s:i2s_gen                                                                                                                                                                                                                                                                                                                         ; signal_i2s                        ; work         ;
;       |i2s_transceiver:i2s_inst|                                                                                                        ; 90 (90)             ; 98 (98)                   ; 0                 ; 0          ; 0    ; 0            ; |top|signal_i2s:i2s_gen|i2s_transceiver:i2s_inst                                                                                                                                                                                                                                                                                                ; i2s_transceiver                   ; work         ;
;       |pll:pll_inst|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|signal_i2s:i2s_gen|pll:pll_inst                                                                                                                                                                                                                                                                                                            ; pll                               ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;             |pll_altpll1:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated                                                                                                                                                                                                                                                         ; pll_altpll1                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 402 (2)             ; 812 (61)                  ; 1966080           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 400 (0)             ; 751 (0)                   ; 1966080           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 400 (67)            ; 751 (212)                 ; 1966080           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 10 (0)              ; 3 (0)                     ; 1966080           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_9l84:auto_generated|                                                                                         ; 10 (0)              ; 3 (3)                     ; 1966080           ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9l84:auto_generated                                                                                                                                                 ; altsyncram_9l84                   ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9l84:auto_generated|decode_dla:decode2                                                                                                                              ; decode_dla                        ; work         ;
;                   |mux_8hb:mux3|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9l84:auto_generated|mux_8hb:mux3                                                                                                                                    ; mux_8hb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 107 (107)           ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 40 (2)              ; 169 (2)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 30 (0)              ; 150 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 30 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; sld_sbpmg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 133 (10)            ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_u8i:auto_generated                                                             ; cntr_u8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_79i:auto_generated                                                                            ; cntr_79i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 88 (88)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_transmitter:uart_transmitter_1|                                                                                                ; 21 (8)              ; 33 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart_transmitter:uart_transmitter_1                                                                                                                                                                                                                                                                                                        ; uart_transmitter                  ; work         ;
;       |baudrate_generator:baudrate_generator_1|                                                                                         ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart_transmitter:uart_transmitter_1|baudrate_generator:baudrate_generator_1                                                                                                                                                                                                                                                                ; baudrate_generator                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9l84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 30           ; 65536        ; 30           ; 1966080 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |top|aekfifo:fifo                                                                                                                                                                                                                                                        ; aekfifo.vhd     ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|signal_i2s:i2s_gen|pll:pll_inst                                                                                                                                                                                                                                     ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|uart_transmitter:uart_transmitter_1|state                                                                                                                                                               ;
+--------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------------+--------------+
; Name               ; state.stop_s ; state.bit8_s ; state.bit7_s ; state.bit6_s ; state.bit5_s ; state.bit4_s ; state.bit3_s ; state.bit2_s ; state.bit1_s ; state.bit0_s ; state.start_s ; state.data_valid_s ; state.idle_s ;
+--------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------------+--------------+
; state.idle_s       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 0                  ; 0            ;
; state.data_valid_s ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 1                  ; 1            ;
; state.start_s      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1             ; 0                  ; 1            ;
; state.bit0_s       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0             ; 0                  ; 1            ;
; state.bit1_s       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0             ; 0                  ; 1            ;
; state.bit2_s       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0             ; 0                  ; 1            ;
; state.bit3_s       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0             ; 0                  ; 1            ;
; state.bit4_s       ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0             ; 0                  ; 1            ;
; state.bit5_s       ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 0                  ; 1            ;
; state.bit6_s       ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 0                  ; 1            ;
; state.bit7_s       ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 0                  ; 1            ;
; state.bit8_s       ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 0                  ; 1            ;
; state.stop_s       ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 0                  ; 1            ;
+--------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------------+--------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+--------------------------------------------------+----------------------------------------+
; Register name                                    ; Reason for Removal                     ;
+--------------------------------------------------+----------------------------------------+
; uart_transmitter:uart_transmitter_1|state.bit8_s ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1            ;                                        ;
+--------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1107  ;
; Number of registers using Synchronous Clear  ; 219   ;
; Number of registers using Synchronous Load   ; 165   ;
; Number of registers using Asynchronous Clear ; 398   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 610   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 19                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w0_n0_mux_dataout ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|uart_transmitter:uart_transmitter_1|Selector3                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------------------------+
; Parameter Name                ; Value                 ; Type                                         ;
+-------------------------------+-----------------------+----------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                      ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                      ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                      ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                      ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                      ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                      ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                      ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                      ;
; LOCK_HIGH                     ; 1                     ; Untyped                                      ;
; LOCK_LOW                      ; 1                     ; Untyped                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                      ;
; SKIP_VCO                      ; OFF                   ; Untyped                                      ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                      ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                      ;
; BANDWIDTH                     ; 0                     ; Untyped                                      ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                      ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                      ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                      ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                      ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                      ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                      ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                      ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                      ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                      ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                      ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                      ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                      ;
; CLK0_MULTIPLY_BY              ; 1129                  ; Signed Integer                               ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                      ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                      ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                      ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                      ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                      ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                      ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                      ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                      ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                      ;
; CLK0_DIVIDE_BY                ; 5000                  ; Signed Integer                               ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                      ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                      ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                      ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                      ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                      ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                      ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                      ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                      ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                      ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                      ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                      ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                      ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                      ;
; VCO_MIN                       ; 0                     ; Untyped                                      ;
; VCO_MAX                       ; 0                     ; Untyped                                      ;
; VCO_CENTER                    ; 0                     ; Untyped                                      ;
; PFD_MIN                       ; 0                     ; Untyped                                      ;
; PFD_MAX                       ; 0                     ; Untyped                                      ;
; M_INITIAL                     ; 0                     ; Untyped                                      ;
; M                             ; 0                     ; Untyped                                      ;
; N                             ; 1                     ; Untyped                                      ;
; M2                            ; 1                     ; Untyped                                      ;
; N2                            ; 1                     ; Untyped                                      ;
; SS                            ; 1                     ; Untyped                                      ;
; C0_HIGH                       ; 0                     ; Untyped                                      ;
; C1_HIGH                       ; 0                     ; Untyped                                      ;
; C2_HIGH                       ; 0                     ; Untyped                                      ;
; C3_HIGH                       ; 0                     ; Untyped                                      ;
; C4_HIGH                       ; 0                     ; Untyped                                      ;
; C5_HIGH                       ; 0                     ; Untyped                                      ;
; C6_HIGH                       ; 0                     ; Untyped                                      ;
; C7_HIGH                       ; 0                     ; Untyped                                      ;
; C8_HIGH                       ; 0                     ; Untyped                                      ;
; C9_HIGH                       ; 0                     ; Untyped                                      ;
; C0_LOW                        ; 0                     ; Untyped                                      ;
; C1_LOW                        ; 0                     ; Untyped                                      ;
; C2_LOW                        ; 0                     ; Untyped                                      ;
; C3_LOW                        ; 0                     ; Untyped                                      ;
; C4_LOW                        ; 0                     ; Untyped                                      ;
; C5_LOW                        ; 0                     ; Untyped                                      ;
; C6_LOW                        ; 0                     ; Untyped                                      ;
; C7_LOW                        ; 0                     ; Untyped                                      ;
; C8_LOW                        ; 0                     ; Untyped                                      ;
; C9_LOW                        ; 0                     ; Untyped                                      ;
; C0_INITIAL                    ; 0                     ; Untyped                                      ;
; C1_INITIAL                    ; 0                     ; Untyped                                      ;
; C2_INITIAL                    ; 0                     ; Untyped                                      ;
; C3_INITIAL                    ; 0                     ; Untyped                                      ;
; C4_INITIAL                    ; 0                     ; Untyped                                      ;
; C5_INITIAL                    ; 0                     ; Untyped                                      ;
; C6_INITIAL                    ; 0                     ; Untyped                                      ;
; C7_INITIAL                    ; 0                     ; Untyped                                      ;
; C8_INITIAL                    ; 0                     ; Untyped                                      ;
; C9_INITIAL                    ; 0                     ; Untyped                                      ;
; C0_MODE                       ; BYPASS                ; Untyped                                      ;
; C1_MODE                       ; BYPASS                ; Untyped                                      ;
; C2_MODE                       ; BYPASS                ; Untyped                                      ;
; C3_MODE                       ; BYPASS                ; Untyped                                      ;
; C4_MODE                       ; BYPASS                ; Untyped                                      ;
; C5_MODE                       ; BYPASS                ; Untyped                                      ;
; C6_MODE                       ; BYPASS                ; Untyped                                      ;
; C7_MODE                       ; BYPASS                ; Untyped                                      ;
; C8_MODE                       ; BYPASS                ; Untyped                                      ;
; C9_MODE                       ; BYPASS                ; Untyped                                      ;
; C0_PH                         ; 0                     ; Untyped                                      ;
; C1_PH                         ; 0                     ; Untyped                                      ;
; C2_PH                         ; 0                     ; Untyped                                      ;
; C3_PH                         ; 0                     ; Untyped                                      ;
; C4_PH                         ; 0                     ; Untyped                                      ;
; C5_PH                         ; 0                     ; Untyped                                      ;
; C6_PH                         ; 0                     ; Untyped                                      ;
; C7_PH                         ; 0                     ; Untyped                                      ;
; C8_PH                         ; 0                     ; Untyped                                      ;
; C9_PH                         ; 0                     ; Untyped                                      ;
; L0_HIGH                       ; 1                     ; Untyped                                      ;
; L1_HIGH                       ; 1                     ; Untyped                                      ;
; G0_HIGH                       ; 1                     ; Untyped                                      ;
; G1_HIGH                       ; 1                     ; Untyped                                      ;
; G2_HIGH                       ; 1                     ; Untyped                                      ;
; G3_HIGH                       ; 1                     ; Untyped                                      ;
; E0_HIGH                       ; 1                     ; Untyped                                      ;
; E1_HIGH                       ; 1                     ; Untyped                                      ;
; E2_HIGH                       ; 1                     ; Untyped                                      ;
; E3_HIGH                       ; 1                     ; Untyped                                      ;
; L0_LOW                        ; 1                     ; Untyped                                      ;
; L1_LOW                        ; 1                     ; Untyped                                      ;
; G0_LOW                        ; 1                     ; Untyped                                      ;
; G1_LOW                        ; 1                     ; Untyped                                      ;
; G2_LOW                        ; 1                     ; Untyped                                      ;
; G3_LOW                        ; 1                     ; Untyped                                      ;
; E0_LOW                        ; 1                     ; Untyped                                      ;
; E1_LOW                        ; 1                     ; Untyped                                      ;
; E2_LOW                        ; 1                     ; Untyped                                      ;
; E3_LOW                        ; 1                     ; Untyped                                      ;
; L0_INITIAL                    ; 1                     ; Untyped                                      ;
; L1_INITIAL                    ; 1                     ; Untyped                                      ;
; G0_INITIAL                    ; 1                     ; Untyped                                      ;
; G1_INITIAL                    ; 1                     ; Untyped                                      ;
; G2_INITIAL                    ; 1                     ; Untyped                                      ;
; G3_INITIAL                    ; 1                     ; Untyped                                      ;
; E0_INITIAL                    ; 1                     ; Untyped                                      ;
; E1_INITIAL                    ; 1                     ; Untyped                                      ;
; E2_INITIAL                    ; 1                     ; Untyped                                      ;
; E3_INITIAL                    ; 1                     ; Untyped                                      ;
; L0_MODE                       ; BYPASS                ; Untyped                                      ;
; L1_MODE                       ; BYPASS                ; Untyped                                      ;
; G0_MODE                       ; BYPASS                ; Untyped                                      ;
; G1_MODE                       ; BYPASS                ; Untyped                                      ;
; G2_MODE                       ; BYPASS                ; Untyped                                      ;
; G3_MODE                       ; BYPASS                ; Untyped                                      ;
; E0_MODE                       ; BYPASS                ; Untyped                                      ;
; E1_MODE                       ; BYPASS                ; Untyped                                      ;
; E2_MODE                       ; BYPASS                ; Untyped                                      ;
; E3_MODE                       ; BYPASS                ; Untyped                                      ;
; L0_PH                         ; 0                     ; Untyped                                      ;
; L1_PH                         ; 0                     ; Untyped                                      ;
; G0_PH                         ; 0                     ; Untyped                                      ;
; G1_PH                         ; 0                     ; Untyped                                      ;
; G2_PH                         ; 0                     ; Untyped                                      ;
; G3_PH                         ; 0                     ; Untyped                                      ;
; E0_PH                         ; 0                     ; Untyped                                      ;
; E1_PH                         ; 0                     ; Untyped                                      ;
; E2_PH                         ; 0                     ; Untyped                                      ;
; E3_PH                         ; 0                     ; Untyped                                      ;
; M_PH                          ; 0                     ; Untyped                                      ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                      ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                      ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                      ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                      ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                      ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                      ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                      ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                      ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                      ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                      ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                      ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                      ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                      ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                      ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                      ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                      ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                      ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                      ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                      ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                      ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                      ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                      ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                      ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                      ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                      ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                      ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                      ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                      ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                      ;
; CBXI_PARAMETER                ; pll_altpll1           ; Untyped                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                      ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                      ;
; DEVICE_FAMILY                 ; Cyclone V             ; Untyped                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                      ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                               ;
+-------------------------------+-----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signal_i2s:i2s_gen|i2s_transceiver:i2s_inst ;
+-----------------+-------+----------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                           ;
+-----------------+-------+----------------------------------------------------------------+
; mclk_sclk_ratio ; 4     ; Signed Integer                                                 ;
; sclk_ws_ratio   ; 64    ; Signed Integer                                                 ;
; d_width         ; 24    ; Signed Integer                                                 ;
+-----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aekfifo:fifo|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------+
; Parameter Name          ; Value       ; Type                                      ;
+-------------------------+-------------+-------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                            ;
; lpm_width               ; 8           ; Signed Integer                            ;
; LPM_NUMWORDS            ; 65536       ; Signed Integer                            ;
; LPM_WIDTHU              ; 16          ; Signed Integer                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                   ;
; USE_EAB                 ; ON          ; Untyped                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                   ;
; CBXI_PARAMETER          ; scfifo_6j91 ; Untyped                                   ;
+-------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 30                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 30                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 65536                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 65536                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 120                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 30                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                            ;
+-------------------------------+---------------------------------------------------------+
; Name                          ; Value                                                   ;
+-------------------------------+---------------------------------------------------------+
; Number of entity instances    ; 1                                                       ;
; Entity Instance               ; signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
+-------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                      ;
+----------------------------+--------------------------------------+
; Name                       ; Value                                ;
+----------------------------+--------------------------------------+
; Number of entity instances ; 1                                    ;
; Entity Instance            ; aekfifo:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                         ;
;     -- lpm_width           ; 8                                    ;
;     -- LPM_NUMWORDS        ; 65536                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                  ;
;     -- USE_EAB             ; ON                                   ;
+----------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aekfifo:fifo"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; wrreq ; Input  ; Info     ; Stuck at VCC                                                                        ;
; full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ThresholdFilter:treshold_filter_inst"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reset    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "signal_i2s:i2s_gen|pll:pll_inst" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; areset ; Input ; Info     ; Stuck at GND                    ;
+--------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "signal_i2s:i2s_gen"                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset_n   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mclk      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; r_data_rx ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sd_tx     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 30                  ; 30               ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 205                         ;
;     CLR               ; 20                          ;
;     ENA               ; 54                          ;
;     ENA CLR           ; 48                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 42                          ;
;     plain             ; 9                           ;
; arriav_lcell_comb     ; 225                         ;
;     arith             ; 121                         ;
;         1 data inputs ; 106                         ;
;         2 data inputs ; 15                          ;
;     normal            ; 104                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 27                          ;
;         6 data inputs ; 41                          ;
; boundary_port         ; 36                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 5.80                        ;
; Average LUT depth     ; 2.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                               ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; aekfifo:fifo|data[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[16]                                                                                        ; N/A     ;
; aekfifo:fifo|data[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[16]                                                                                        ; N/A     ;
; aekfifo:fifo|data[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[17]                                                                                        ; N/A     ;
; aekfifo:fifo|data[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[17]                                                                                        ; N/A     ;
; aekfifo:fifo|data[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[18]                                                                                        ; N/A     ;
; aekfifo:fifo|data[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[18]                                                                                        ; N/A     ;
; aekfifo:fifo|data[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[19]                                                                                        ; N/A     ;
; aekfifo:fifo|data[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[19]                                                                                        ; N/A     ;
; aekfifo:fifo|data[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[20]                                                                                        ; N/A     ;
; aekfifo:fifo|data[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[20]                                                                                        ; N/A     ;
; aekfifo:fifo|data[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[21]                                                                                        ; N/A     ;
; aekfifo:fifo|data[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[21]                                                                                        ; N/A     ;
; aekfifo:fifo|data[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[22]                                                                                        ; N/A     ;
; aekfifo:fifo|data[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[22]                                                                                        ; N/A     ;
; aekfifo:fifo|data[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[23]                                                                                        ; N/A     ;
; aekfifo:fifo|data[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[23]                                                                                        ; N/A     ;
; aekfifo:fifo|empty                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|empty_dff~_wirecell                                         ; N/A     ;
; aekfifo:fifo|empty                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|empty_dff~_wirecell                                         ; N/A     ;
; aekfifo:fifo|full                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|full_dff                                                    ; N/A     ;
; aekfifo:fifo|full                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|full_dff                                                    ; N/A     ;
; aekfifo:fifo|q[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w0_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w0_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w1_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w1_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w2_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w2_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w3_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w3_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w4_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w4_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w5_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w5_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w6_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w6_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w7_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|q[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3|l3_w7_n0_mux_dataout~2 ; N/A     ;
; aekfifo:fifo|rdreq                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                                                                                           ; N/A     ;
; aekfifo:fifo|rdreq                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~0                                                                                                                                           ; N/A     ;
; aekfifo:fifo|wrreq                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                              ; N/A     ;
; aekfifo:fifo|wrreq                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                              ; N/A     ;
; clock                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock                                                                                                                                            ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[16]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[16]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[17]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[17]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[18]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[18]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[19]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[19]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[20]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[20]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[21]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[21]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[22]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[22]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[23]                                                                                        ; N/A     ;
; signal_i2s:i2s_gen|l_data_rx[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|l_data_rx[23]                                                                                        ; N/A     ;
; uart_rxd_out                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transmitter:uart_transmitter_1|uart_tx                                                                                                      ; N/A     ;
; uart_rxd_out                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transmitter:uart_transmitter_1|uart_tx                                                                                                      ; N/A     ;
; uart_transmitter:uart_transmitter_1|data_valid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_data_valid~0                                                                                                                                ; N/A     ;
; wss                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|ws_int                                                                                               ; N/A     ;
; wss                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_i2s:i2s_gen|i2s_transceiver:i2s_inst|ws_int                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Nov 08 19:51:39 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir8bit -c fir8bit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file signal_i2s.vhd
    Info (12022): Found design unit 1: signal_i2s-behavior File: D:/New_Asgard/vs_code/signal_project/fir16bit/signal_i2s.vhd Line: 21
    Info (12023): Found entity 1: signal_i2s File: D:/New_Asgard/vs_code/signal_project/fir16bit/signal_i2s.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file i2s_transceiver.vhd
    Info (12022): Found design unit 1: i2s_transceiver-logic File: D:/New_Asgard/vs_code/signal_project/fir16bit/i2s_transceiver.vhd Line: 44
    Info (12023): Found entity 1: i2s_transceiver File: D:/New_Asgard/vs_code/signal_project/fir16bit/i2s_transceiver.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file uart_transmitter.vhd
    Info (12022): Found design unit 1: uart_transmitter-rtl File: D:/New_Asgard/vs_code/signal_project/fir16bit/uart_transmitter.vhd Line: 15
    Info (12023): Found entity 1: uart_transmitter File: D:/New_Asgard/vs_code/signal_project/fir16bit/uart_transmitter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-str File: D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd Line: 23
    Info (12023): Found entity 1: top File: D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file tb_top.vhd
    Info (12022): Found design unit 1: tb_top-Behavioral File: D:/New_Asgard/vs_code/signal_project/fir16bit/tb_top.vhd Line: 10
    Info (12023): Found entity 1: tb_top File: D:/New_Asgard/vs_code/signal_project/fir16bit/tb_top.vhd Line: 7
Info (12021): Found 3 design units, including 1 entities, in source file fir_filter.vhd
    Info (12022): Found design unit 1: TYPES File: D:/New_Asgard/vs_code/signal_project/fir16bit/fir_filter.vhd Line: 7
    Info (12022): Found design unit 2: fir_filter-Behavioral File: D:/New_Asgard/vs_code/signal_project/fir16bit/fir_filter.vhd Line: 39
    Info (12023): Found entity 1: fir_filter File: D:/New_Asgard/vs_code/signal_project/fir16bit/fir_filter.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file baudrate_generator.vhd
    Info (12022): Found design unit 1: baudrate_generator-rtl File: D:/New_Asgard/vs_code/signal_project/fir16bit/baudrate_generator.vhd Line: 13
    Info (12023): Found entity 1: baudrate_generator File: D:/New_Asgard/vs_code/signal_project/fir16bit/baudrate_generator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/New_Asgard/vs_code/signal_project/fir16bit/pll.vhd Line: 54
    Info (12023): Found entity 1: pll File: D:/New_Asgard/vs_code/signal_project/fir16bit/pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file aekfifo.vhd
    Info (12022): Found design unit 1: aekfifo-SYN File: D:/New_Asgard/vs_code/signal_project/fir16bit/aekfifo.vhd Line: 58
    Info (12023): Found entity 1: aekfifo File: D:/New_Asgard/vs_code/signal_project/fir16bit/aekfifo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file treshold_filter.vhd
    Info (12022): Found design unit 1: ThresholdFilter-Behavioral File: D:/New_Asgard/vs_code/signal_project/fir16bit/treshold_filter.vhd Line: 14
    Info (12023): Found entity 1: ThresholdFilter File: D:/New_Asgard/vs_code/signal_project/fir16bit/treshold_filter.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(82): object "data_valid_filter" assigned a value but never read File: D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at top.vhd(85): object "fifo_full" assigned a value but never read File: D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at top.vhd(94): object "data_out_na" assigned a value but never read File: D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd Line: 94
Info (12128): Elaborating entity "signal_i2s" for hierarchy "signal_i2s:i2s_gen" File: D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd Line: 122
Info (12128): Elaborating entity "pll" for hierarchy "signal_i2s:i2s_gen|pll:pll_inst" File: D:/New_Asgard/vs_code/signal_project/fir16bit/signal_i2s.vhd Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component" File: D:/New_Asgard/vs_code/signal_project/fir16bit/pll.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component" File: D:/New_Asgard/vs_code/signal_project/fir16bit/pll.vhd Line: 141
Info (12133): Instantiated megafunction "signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/New_Asgard/vs_code/signal_project/fir16bit/pll.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1129"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll1.v
    Info (12023): Found entity 1: pll_altpll1 File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/pll_altpll1.v Line: 30
Info (12128): Elaborating entity "pll_altpll1" for hierarchy "signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "i2s_transceiver" for hierarchy "signal_i2s:i2s_gen|i2s_transceiver:i2s_inst" File: D:/New_Asgard/vs_code/signal_project/fir16bit/signal_i2s.vhd Line: 45
Info (12128): Elaborating entity "ThresholdFilter" for hierarchy "ThresholdFilter:treshold_filter_inst" File: D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd Line: 135
Info (12128): Elaborating entity "aekfifo" for hierarchy "aekfifo:fifo" File: D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd Line: 144
Info (12128): Elaborating entity "scfifo" for hierarchy "aekfifo:fifo|scfifo:scfifo_component" File: D:/New_Asgard/vs_code/signal_project/fir16bit/aekfifo.vhd Line: 96
Info (12130): Elaborated megafunction instantiation "aekfifo:fifo|scfifo:scfifo_component" File: D:/New_Asgard/vs_code/signal_project/fir16bit/aekfifo.vhd Line: 96
Info (12133): Instantiated megafunction "aekfifo:fifo|scfifo:scfifo_component" with the following parameter: File: D:/New_Asgard/vs_code/signal_project/fir16bit/aekfifo.vhd Line: 96
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "65536"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6j91.tdf
    Info (12023): Found entity 1: scfifo_6j91 File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/scfifo_6j91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_6j91" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_dp91.tdf
    Info (12023): Found entity 1: a_dpfifo_dp91 File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/a_dpfifo_dp91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_dp91" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo" File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/scfifo_6j91.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drn1.tdf
    Info (12023): Found entity 1: altsyncram_drn1 File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/altsyncram_drn1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_drn1" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram" File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/a_dpfifo_dp91.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_417.tdf
    Info (12023): Found entity 1: decode_417 File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/decode_417.tdf Line: 23
Info (12128): Elaborating entity "decode_417" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|decode_417:decode2" File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/altsyncram_drn1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kr7.tdf
    Info (12023): Found entity 1: mux_kr7 File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/mux_kr7.tdf Line: 23
Info (12128): Elaborating entity "mux_kr7" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|altsyncram_drn1:FIFOram|mux_kr7:mux3" File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/altsyncram_drn1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mm8.tdf
    Info (12023): Found entity 1: cmpr_mm8 File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cmpr_mm8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_mm8" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|cmpr_mm8:almost_full_comparer" File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/a_dpfifo_dp91.tdf Line: 54
Info (12128): Elaborating entity "cmpr_mm8" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|cmpr_mm8:two_comparison" File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/a_dpfifo_dp91.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3ib.tdf
    Info (12023): Found entity 1: cntr_3ib File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_3ib.tdf Line: 26
Info (12128): Elaborating entity "cntr_3ib" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|cntr_3ib:rd_ptr_msb" File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/a_dpfifo_dp91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gi7.tdf
    Info (12023): Found entity 1: cntr_gi7 File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_gi7.tdf Line: 26
Info (12128): Elaborating entity "cntr_gi7" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|cntr_gi7:usedw_counter" File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/a_dpfifo_dp91.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ib.tdf
    Info (12023): Found entity 1: cntr_4ib File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_4ib.tdf Line: 26
Info (12128): Elaborating entity "cntr_4ib" for hierarchy "aekfifo:fifo|scfifo:scfifo_component|scfifo_6j91:auto_generated|a_dpfifo_dp91:dpfifo|cntr_4ib:wr_ptr" File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/a_dpfifo_dp91.tdf Line: 58
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart_transmitter:uart_transmitter_1" File: D:/New_Asgard/vs_code/signal_project/fir16bit/top.vhd Line: 157
Info (12128): Elaborating entity "baudrate_generator" for hierarchy "uart_transmitter:uart_transmitter_1|baudrate_generator:baudrate_generator_1" File: D:/New_Asgard/vs_code/signal_project/fir16bit/uart_transmitter.vhd Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9l84.tdf
    Info (12023): Found entity 1: altsyncram_9l84 File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/altsyncram_9l84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/decode_dla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/mux_8hb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/mux_flc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_79i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.08.19:51:58 Progress: Loading sldb2886bd5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/ip/sldb2886bd5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 94 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance signal_i2s:i2s_gen|pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/New_Asgard/vs_code/signal_project/fir16bit/db/pll_altpll1.v Line: 63
    Info: Must be connected
Info (21057): Implemented 1792 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1475 logic cells
    Info (21064): Implemented 304 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4980 megabytes
    Info: Processing ended: Fri Nov 08 19:52:13 2024
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:57


