{ "Critical Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 1 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1513783370909 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAX4GALAVAPeripheryTop 5SGXMA5N3F45C4 " "Selected device 5SGXMA5N3F45C4 for design \"MAX4GALAVAPeripheryTop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513783371156 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1513783371191 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1513783371191 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a3 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a6 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a4 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a5 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a16 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a0 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a17 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a1 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a18 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a2 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a19 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a20 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a21 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a22 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a23 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a7 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a24 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a8 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a25 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a9 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a26 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a10 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a27 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a11 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a28 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a12 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a29 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a13 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a30 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a14 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a31 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a15 " "Atom \"StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_1282:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|StratixPCIeBase:PCIeBase_i|TransceiverReconfig:pcie_xcvr_reconfig_i|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1|pcie_reconfig_SV:pcie_reconfig_inst|alt_xcvr_reconfig:pcie_reconfig_sv_inst|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_1282:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a0 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a1 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a2 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a3 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a4 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a5 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a6 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a7 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a8 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a9 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a10 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a11 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a12 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a13 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a14 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a15 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a16 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a17 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a18 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a19 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a20 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a21 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a22 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a23 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a24 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a25 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a26 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a27 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a28 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a29 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a30 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a31 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a32 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a33 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a34 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a35 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a36 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a37 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a38 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a39 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a40 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a41 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a42 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a43 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a44 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a45 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a46 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a47 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a48 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a49 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a50 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a51 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a52 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a53 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a54 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a55 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a56 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a57 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a58 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a59 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a60 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a61 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a62 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a63 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a64 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a64"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a65 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a65"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a66 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a66"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a67 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a67"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a68 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a68"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a69 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a69"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a70 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a70"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a71 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a71"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a72 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a72"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a73 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a73"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a74 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a74"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a75 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a75"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a76 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a76"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a77 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a77"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a78 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a78"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a79 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a79"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a80 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a80\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a80"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a81 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a81\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a81"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a82 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a82\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a82"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a83 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a83\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a83"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a84 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a84\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a84"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a85 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a85\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a85"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a86 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a86\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a86"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a87 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a87\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a87"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a88 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a88\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a88"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a89 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a89\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a89"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a90 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a90\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a90"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a91 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a91\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a91"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a92 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a92\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a92"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a93 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a93\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a93"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a94 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a94\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a94"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a95 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a95\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a95"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a96 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a96"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a97 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a97\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a97"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a98 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a98\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a98"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a99 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a99\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a99"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a100 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a100\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a100"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a101 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a101\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a101"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a102 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a102\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a102"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a103 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a103\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a103"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a104 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a104\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a104"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a105 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a105\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a105"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a106 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a106\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a106"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a107 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a107\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a107"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a108 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a108\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a108"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a109 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a109\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a109"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a110 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a110\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a110"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a111 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a111\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a111"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a112 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a112\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a112"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a113 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a113\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a113"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a114 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a114\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a114"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a115 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a115\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a115"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a116 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a116\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a116"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a117 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a117\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371550 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a117"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a118 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a118\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a118"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a119 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a119\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a119"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a120 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a120\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a120"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a121 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a121\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a121"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a122 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a122\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a122"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a123 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a123\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a123"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a124 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a124\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a124"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a125 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a125\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a125"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a126 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a126\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a126"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a127 " "Atom \"MAX4FPGATop:MAX4GalavaFabricTop_i\|FPGAWrapperEntity_Manager_CpuStream:wrapper\|PCIeStreaming_2_5:dynpcie\|PCIeStreamToHost:PCIeStreamToHost1\|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer\|scfifo:inst_ln44_mwfifo\|scfifo_a9i1:auto_generated\|a_dpfifo_peb1:dpfifo\|altsyncram_v8j1:FIFOram\|ram_block1a127\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1513783371551 "|MAX4GALAVAPeripheryTop|MAX4FPGATop:MAX4GalavaFabricTop_i|FPGAWrapperEntity_Manager_CpuStream:wrapper|PCIeStreaming_2_5:dynpcie|PCIeStreamToHost:PCIeStreamToHost1|AlteraFifoEntity_128_512_128_afv448_aev2_usedw_fwft:inputBuffer|scfifo:inst_ln44_mwfifo|scfifo_a9i1:auto_generated|a_dpfifo_peb1:dpfifo|altsyncram_v8j1:FIFOram|ram_block1a127"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1513783371550 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513783372381 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CRC_ERROR~ AV37 " "Pin ~ALTERA_CRC_ERROR~ is reserved at location AV37" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CRC_ERROR~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 169144 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513783374702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DEV_CLRn~ BC37 " "Pin ~ALTERA_DEV_CLRn~ is reserved at location BC37" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DEV_CLRn~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DEV_CLRn~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 169146 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513783374702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_INIT_DONE~ BB36 " "Pin ~ALTERA_INIT_DONE~ is reserved at location BB36" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_INIT_DONE~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 169148 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513783374702 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CvP_CONFDONE~ BB35 " "Pin ~ALTERA_CvP_CONFDONE~ is reserved at location BB35" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CvP_CONFDONE~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_CvP_CONFDONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 169150 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1513783374702 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513783374702 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1513783374702 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513783374707 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513783376086 ""}
{ "Warning" "WCUT_CUT_INVALID_INPUT_TERMINATION_ON_XCVR_REFCLK_PIN" "INPUT_TERMINATION maxring_refclk " "Assignment INPUT_TERMINATION on transceiver refclk clk buf/pin maxring_refclk is not supported" {  } {  } 0 12283 "Assignment %1!s! on transceiver refclk clk buf/pin %2!s! is not supported" 0 0 "Fitter" 0 -1 1513783390684 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1513783391110 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "20 " "20 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "left_pll_ref_clk left_pll_ref_clk(n) " "differential I/O pin \"left_pll_ref_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"left_pll_ref_clk(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { left_pll_ref_clk } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "left_pll_ref_clk" } { 0 "left_pll_ref_clk(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 12 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { left_pll_ref_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1218 9662 10382 0} { 0 { 0 ""} 0 1288 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { left_pll_ref_clk(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { left_pll_ref_clk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "right_pll_ref_clk right_pll_ref_clk(n) " "differential I/O pin \"right_pll_ref_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"right_pll_ref_clk(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { right_pll_ref_clk } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "right_pll_ref_clk" } { 0 "right_pll_ref_clk(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 13 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { right_pll_ref_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1219 9662 10382 0} { 0 { 0 ""} 0 1291 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { right_pll_ref_clk(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { right_pll_ref_clk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_out0 tx_out0(n) " "differential I/O pin \"tx_out0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_out0(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out0 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out0" } { 0 "tx_out0(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 28 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1232 9662 10382 0} { 0 { 0 ""} 0 1678 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out0(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out0(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_out1 tx_out1(n) " "differential I/O pin \"tx_out1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_out1(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out1 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out1" } { 0 "tx_out1(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 29 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1233 9662 10382 0} { 0 { 0 ""} 0 1679 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out1(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out1(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_out2 tx_out2(n) " "differential I/O pin \"tx_out2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_out2(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out2 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out2" } { 0 "tx_out2(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 30 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1234 9662 10382 0} { 0 { 0 ""} 0 1680 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out2(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out2(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_out3 tx_out3(n) " "differential I/O pin \"tx_out3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_out3(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out3 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out3" } { 0 "tx_out3(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 31 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1235 9662 10382 0} { 0 { 0 ""} 0 1681 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out3(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out3(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_out4 tx_out4(n) " "differential I/O pin \"tx_out4\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_out4(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out4 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out4" } { 0 "tx_out4(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 32 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1236 9662 10382 0} { 0 { 0 ""} 0 1682 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out4(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out4(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_out5 tx_out5(n) " "differential I/O pin \"tx_out5\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_out5(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out5 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out5" } { 0 "tx_out5(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 33 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1237 9662 10382 0} { 0 { 0 ""} 0 1683 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out5(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out5(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_out6 tx_out6(n) " "differential I/O pin \"tx_out6\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_out6(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out6 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out6" } { 0 "tx_out6(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 34 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1238 9662 10382 0} { 0 { 0 ""} 0 1684 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out6(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out6(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "tx_out7 tx_out7(n) " "differential I/O pin \"tx_out7\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_out7(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out7 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out7" } { 0 "tx_out7(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 35 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1239 9662 10382 0} { 0 { 0 ""} 0 1685 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { tx_out7(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tx_out7(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "pcie_ref_clk pcie_ref_clk(n) " "differential I/O pin \"pcie_ref_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"pcie_ref_clk(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { pcie_ref_clk } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pcie_ref_clk" } { 0 "pcie_ref_clk(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 10 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pcie_ref_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1216 9662 10382 0} { 0 { 0 ""} 0 1290 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { pcie_ref_clk(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pcie_ref_clk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "maxring_refclk maxring_refclk(n) " "differential I/O pin \"maxring_refclk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"maxring_refclk(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { maxring_refclk } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "maxring_refclk" } { 0 "maxring_refclk(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 14 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { maxring_refclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1220 9662 10382 0} { 0 { 0 ""} 0 1289 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { maxring_refclk(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { maxring_refclk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_in0 rx_in0(n) " "differential I/O pin \"rx_in0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_in0(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in0 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in0" } { 0 "rx_in0(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 15 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1221 9662 10382 0} { 0 { 0 ""} 0 1292 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in0(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in0(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_in1 rx_in1(n) " "differential I/O pin \"rx_in1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_in1(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in1 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in1" } { 0 "rx_in1(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 16 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1222 9662 10382 0} { 0 { 0 ""} 0 1293 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in1(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in1(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_in2 rx_in2(n) " "differential I/O pin \"rx_in2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_in2(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in2 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in2" } { 0 "rx_in2(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 17 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1223 9662 10382 0} { 0 { 0 ""} 0 1294 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in2(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in2(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_in3 rx_in3(n) " "differential I/O pin \"rx_in3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_in3(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in3 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in3" } { 0 "rx_in3(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 18 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1224 9662 10382 0} { 0 { 0 ""} 0 1295 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in3(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in3(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_in4 rx_in4(n) " "differential I/O pin \"rx_in4\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_in4(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in4 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in4" } { 0 "rx_in4(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 19 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1225 9662 10382 0} { 0 { 0 ""} 0 1296 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in4(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in4(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_in5 rx_in5(n) " "differential I/O pin \"rx_in5\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_in5(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in5 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in5" } { 0 "rx_in5(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 20 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1226 9662 10382 0} { 0 { 0 ""} 0 1297 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in5(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in5(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_in6 rx_in6(n) " "differential I/O pin \"rx_in6\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_in6(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in6 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in6" } { 0 "rx_in6(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 21 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1227 9662 10382 0} { 0 { 0 ""} 0 1298 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in6(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in6(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "rx_in7 rx_in7(n) " "differential I/O pin \"rx_in7\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_in7(n)\"." {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in7 } } } { "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in7" } { 0 "rx_in7(n)" } } } } { "../../../MAX4GALAVAPeripheryTop.vhdl" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MAX4GALAVAPeripheryTop.vhdl" 22 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 0 { 0 ""} 0 1228 9662 10382 0} { 0 { 0 ""} 0 1299 9662 10382 0}  }  } } { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { rx_in7(n) } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rx_in7(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1513783391229 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1513783391229 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1513783391697 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1513783392224 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1513783408209 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1513783408684 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1513783409211 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X210_Y66_N0 " "PLL(s) placed in location FRACTIONALPLL_X210_Y66_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "AlteraClockGenerator_250_100_STREAM:STREAM0_clock_gen_i\|StratixVClockManager_in250_out_f100p0dc50_f100p180dc50:inst_ln11_clockmanager\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL AlteraClockGenerator_250_100_STREAM:STREAM0_clock_gen_i\|StratixVClockManager_in250_out_f100p0dc50_f100p180dc50:inst_ln11_clockmanager\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1513783413069 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1513783413069 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1:pcie_altclkctrl_i\|MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh:MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh_component\|sd1 20207 global CLKCTRL_G2 " "StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1:pcie_altclkctrl_i\|MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh:MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh_component\|sd1 with 20207 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1513783413073 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1513783413073 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "8 s (8 global) " "Automatically promoted 8 clocks (8 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AlteraClockGenerator_250_100_STREAM:STREAM0_clock_gen_i\|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena:clockgen_altclkctrl_i\|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg:MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg_component\|sd1 2292 global CLKCTRL_G9 " "AlteraClockGenerator_250_100_STREAM:STREAM0_clock_gen_i\|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena:clockgen_altclkctrl_i\|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg:MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg_component\|sd1 with 2292 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1513783413073 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AlteraClockGenerator_250_100_STREAM:STREAM0_clock_gen_i\|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena:clockgen_altclkctrl_inv_i\|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg:MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg_component\|sd1 1 global CLKCTRL_G11 " "AlteraClockGenerator_250_100_STREAM:STREAM0_clock_gen_i\|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena:clockgen_altclkctrl_inv_i\|MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg:MWAltClkCtrl_quartusv13_1_0_AUTO_numclk_1_ena_altclkctrl_tmg_component\|sd1 with 1 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1513783413073 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pcie_ref_clk~input~FITTER_INSERTEDCLKENA0 877 global CLKCTRL_G0 " "pcie_ref_clk~input~FITTER_INSERTEDCLKENA0 with 877 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1513783413073 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "cclk~inputCLKENA0 2689 global CLKCTRL_G10 " "cclk~inputCLKENA0 with 2689 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1513783413073 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_rst_n~inputCLKENA0 491 global CLKCTRL_G4 " "sys_rst_n~inputCLKENA0 with 491 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1513783413073 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1513783413073 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 365 global CLKCTRL_G6 " "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 365 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1513783413073 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1513783413073 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\]~CLKENA0 227 global CLKCTRL_G1 " "StratixPCIeBase:PCIeBase_i\|TransceiverReconfig:pcie_xcvr_reconfig_i\|pcie_xcvr_reconfig_SV:inst_ln13_tranceiverreconfigext_v13_1\|pcie_reconfig_SV:pcie_reconfig_inst\|alt_xcvr_reconfig:pcie_reconfig_sv_inst\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\]~CLKENA0 with 227 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1513783413073 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1513783413073 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_reset_n\[0\]~CLKENA0 177 global CLKCTRL_G3 " "StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_reset_n\[0\]~CLKENA0 with 177 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1513783413073 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1513783413073 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1513783413073 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1513783413954 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:06 " "Fitter periphery placement operations ending: elapsed time is 00:00:06" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513783415022 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0q52 " "Entity dcfifo_0q52" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_8f9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_8f9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_7f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_7f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1o62 " "Entity dcfifo_1o62" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8a82 " "Entity dcfifo_8a82" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe11\|dffe12a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ah72 " "Entity dcfifo_ah72" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_eh72 " "Entity dcfifo_eh72" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ge72 " "Entity dcfifo_ge72" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hj62 " "Entity dcfifo_hj62" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6f9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6f9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5f9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5f9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ng72 " "Entity dcfifo_ng72" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vn62 " "Entity dcfifo_vn62" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "reset_control " "Entity reset_control" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*reset_toggle_sync_0\}\] " "set_false_path -to \[get_registers \{*reset_toggle_sync_0\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "vhdl_synchronizer " "Entity vhdl_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers \{*out_sync_reg_0\}\] " "set_false_path -to \[get_registers \{*out_sync_reg_0\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513783420604 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1513783420604 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../pcie_xcvr_reconfig_SV/pcie_reconfig_SV/alt_xcvr_reconfig.sdc " "Reading SDC File: '../../../pcie_xcvr_reconfig_SV/pcie_reconfig_SV/alt_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513783422335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_xcvr_reconfig.sdc 102 *hssi_avmm_interface_inst\|pmatestbussel\[0\] clock " "Ignored filter at alt_xcvr_reconfig.sdc(102): *hssi_avmm_interface_inst\|pmatestbussel\[0\] could not be matched with a clock" {  } { { "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/pcie_xcvr_reconfig_SV/pcie_reconfig_SV/alt_xcvr_reconfig.sdc" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/pcie_xcvr_reconfig_SV/pcie_reconfig_SV/alt_xcvr_reconfig.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513783422445 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../pcie_xcvr_reconfig_SV/pcie_reconfig_SV/altera_reset_controller.sdc " "Reading SDC File: '../../../pcie_xcvr_reconfig_SV/pcie_reconfig_SV/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513783422445 ""}
{ "Info" "ISTA_SDC_FOUND" "MAX4GALAVAPeripheryTop.sdc " "Reading SDC File: 'MAX4GALAVAPeripheryTop.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513783422555 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " " You called derive_pll_clocks. User-defined clock found on pll: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1513783422905 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1513783422905 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1513783422905 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.000 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 4.000 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name \{STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name \{STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1513783422911 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1513783422911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1513783422920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX4GALAVAPeripheryTop.sdc 11 *busy_altgxb_reconfig_r\[0\] register " "Ignored filter at MAX4GALAVAPeripheryTop.sdc(11): *busy_altgxb_reconfig_r\[0\] could not be matched with a register" {  } { { "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513783423022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path MAX4GALAVAPeripheryTop.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at MAX4GALAVAPeripheryTop.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*busy_altgxb_reconfig_r\[0\]\}\] " "set_false_path -to \[get_registers \{*busy_altgxb_reconfig_r\[0\]\}\]" {  } { { "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423022 ""}  } { { "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513783423022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "MAX4GALAVAPeripheryTop.sdc 12 *\|*synchroniser_prim:*:sync_level_src\|dff_ce_asyncsr:\\g_slice_packing:0:i_sync0\|lpm_ff:dff\|dffs\[0\] register " "Ignored filter at MAX4GALAVAPeripheryTop.sdc(12): *\|*synchroniser_prim:*:sync_level_src\|dff_ce_asyncsr:\\g_slice_packing:0:i_sync0\|lpm_ff:dff\|dffs\[0\] could not be matched with a register" {  } { { "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1513783423329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay MAX4GALAVAPeripheryTop.sdc 12 Argument <to> is an empty collection " "Ignored set_max_delay at MAX4GALAVAPeripheryTop.sdc(12): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -to \[get_registers \{*\|*synchroniser_prim:*:sync_level_src\|dff_ce_asyncsr:\\g_slice_packing:0:i_sync0\|lpm_ff:dff\|dffs\[0\]\}\] 8 " "set_max_delay -to \[get_registers \{*\|*synchroniser_prim:*:sync_level_src\|dff_ce_asyncsr:\\g_slice_packing:0:i_sync0\|lpm_ff:dff\|dffs\[0\]\}\] 8" {  } { { "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423329 ""}  } { { "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1513783423329 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "The master clock for this clock assignment could not be derived.  Clock: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "No clocks found on or feeding the specified source node: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1513783423468 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1513783423468 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "The master clock for this clock assignment could not be derived.  Clock: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "No clocks found on or feeding the specified source node: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1513783423468 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1513783423468 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG94 " "From: PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG94" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: AlteraClockGenerator_250_100_STREAM:STREAM0_clock_gen_i\|StratixVClockManager_in250_out_f100p0dc50_f100p180dc50:inst_ln11_clockmanager\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: AlteraClockGenerator_250_100_STREAM:STREAM0_clock_gen_i\|StratixVClockManager_in250_out_f100p0dc50_f100p180dc50:inst_ln11_clockmanager\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout " "Cell: STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: StratixPCIeBase:PCIeBase_i\|StratixVHardIPPCIe:StratixVHardIPPCIe_i\|pcie_SV_hard_ip:pcie_SV_hard_ip_i\|altpcie_sv_hip_ast_hwtcl:pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1513783423622 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1513783423622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513783424312 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1513783424340 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 138 clocks " "Found 138 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         cclk " "  20.000         cclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 maxring_refclk " "   4.000 maxring_refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_coreclkout " "   4.000 pcie_coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.400 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " "   4.000 PCIeBase_i\|StratixVHardIPPCIe_i\|pcie_SV_hard_ip_i\|pcie_sv_hard_ip_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 refclk_pci_express " "  10.000 refclk_pci_express" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 STREAM0_clock_gen_i\|inst_ln11_clockmanager\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 STREAM_clkout0 " "  10.000 STREAM_clkout0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 STREAM_clkout_inv0 " "  10.000 STREAM_clkout_inv0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sv_reconfig_pma_testbus_clk_0 " "  10.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1513783424342 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513783424342 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513783425548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513783425607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513783425707 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513783425766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513783425766 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513783425824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513783433616 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1159 EC " "Packed 1159 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1513783433676 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "5 MLAB cell " "Packed 5 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1513783433676 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513783433676 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1513783435379 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1513783435742 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:03 " "Fitter preparation operations ending: elapsed time is 00:01:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513783437034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513783466083 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1513783466438 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "235 " "Fitter has implemented the following 235 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1513783497150 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1513783497150 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "235 " "Fitter has implemented the following 235 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1513783497150 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1513783497150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513783497150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513783497225 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513783588868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:32 " "Fitter placement operations ending: elapsed time is 00:01:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513783588868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513783626899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X35_Y47 X45_Y58 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X35_Y47 to location X45_Y58" {  } { { "loc" "" { Generic "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X35_Y47 to location X45_Y58"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X35_Y47 to location X45_Y58"} 35 47 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1513783698745 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513783698745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:04 " "Fitter routing operations ending: elapsed time is 00:01:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513783722211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1513783722222 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513783722222 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "65.25 " "Total time spent on timing analysis during the Fitter is 65.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1513783750658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513783750831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513783759120 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513783774419 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1513783775971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.fit.smsg " "Generated suppressed messages file /home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/altera_quartus/ct1/altera_quartus/MAX4GALAVAPeripheryTop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513783778578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513783787066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 16:29:47 2017 " "Processing ended: Wed Dec 20 16:29:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513783787066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:58 " "Elapsed time: 00:06:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513783787066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:58 " "Total CPU time (on all processors): 00:06:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513783787066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513783787066 ""}
