{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 17 17:40:19 2017 " "Info: Processing started: Sat Jun 17 17:40:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gjhjh -c gjhjh " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gjhjh -c gjhjh" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gjhjh.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file gjhjh.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gjhjh " "Info: Found entity 1: gjhjh" {  } { { "gjhjh.bdf" "" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "gjhjh " "Info: Elaborating entity \"gjhjh\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ZHILING.vhd 2 1 " "Warning: Using design file ZHILING.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZHILING-one " "Info: Found design unit 1: ZHILING-one" {  } { { "ZHILING.vhd" "" { Text "G:/计算机组成原理实验/aa/ZHILING.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ZHILING " "Info: Found entity 1: ZHILING" {  } { { "ZHILING.vhd" "" { Text "G:/计算机组成原理实验/aa/ZHILING.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZHILING ZHILING:inst " "Info: Elaborating entity \"ZHILING\" for hierarchy \"ZHILING:inst\"" {  } { { "gjhjh.bdf" "inst" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { { 208 496 688 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst1 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst1\"" {  } { { "gjhjh.bdf" "inst1" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { { 72 560 720 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "altsyncram_component" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.v" "" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fff.mif " "Info: Parameter \"init_file\" = \"fff.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Info: Parameter \"numwords_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Info: Parameter \"widthad_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.v" "" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9q81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9q81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9q81 " "Info: Found entity 1: altsyncram_9q81" {  } { { "db/altsyncram_9q81.tdf" "" { Text "G:/计算机组成原理实验/aa/db/altsyncram_9q81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9q81 lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated " "Info: Elaborating entity \"altsyncram_9q81\" for hierarchy \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9q81.tdf" "" { Text "G:/计算机组成原理实验/aa/db/altsyncram_9q81.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 74 0 0 } } { "gjhjh.bdf" "" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { { 72 560 720 152 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9q81.tdf" "" { Text "G:/计算机组成原理实验/aa/db/altsyncram_9q81.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 74 0 0 } } { "gjhjh.bdf" "" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { { 72 560 720 152 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9q81.tdf" "" { Text "G:/计算机组成原理实验/aa/db/altsyncram_9q81.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 74 0 0 } } { "gjhjh.bdf" "" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { { 72 560 720 152 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9q81.tdf" "" { Text "G:/计算机组成原理实验/aa/db/altsyncram_9q81.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 74 0 0 } } { "gjhjh.bdf" "" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { { 72 560 720 152 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9q81.tdf" "" { Text "G:/计算机组成原理实验/aa/db/altsyncram_9q81.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 74 0 0 } } { "gjhjh.bdf" "" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { { 72 560 720 152 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_9q81:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9q81.tdf" "" { Text "G:/计算机组成原理实验/aa/db/altsyncram_9q81.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom0.v" "" { Text "G:/计算机组成原理实验/aa/lpm_rom0.v" 74 0 0 } } { "gjhjh.bdf" "" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { { 72 560 720 152 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEG\[7\] GND " "Warning (13410): Pin \"SEG\[7\]\" is stuck at GND" {  } { { "gjhjh.bdf" "" { Schematic "G:/计算机组成原理实验/aa/gjhjh.bdf" { { 264 728 904 280 "SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 22 " "Info: 22 registers lost all their fanouts during netlist optimizations. The first 22 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CY\[0\] " "Info: Register \"ZHILING:inst\|CY\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CX\[0\] " "Info: Register \"ZHILING:inst\|CX\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CZ\[0\] " "Info: Register \"ZHILING:inst\|CZ\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CY\[1\] " "Info: Register \"ZHILING:inst\|CY\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CX\[1\] " "Info: Register \"ZHILING:inst\|CX\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CZ\[1\] " "Info: Register \"ZHILING:inst\|CZ\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CY\[2\] " "Info: Register \"ZHILING:inst\|CY\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CX\[2\] " "Info: Register \"ZHILING:inst\|CX\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CZ\[2\] " "Info: Register \"ZHILING:inst\|CZ\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|RX\[1\] " "Info: Register \"ZHILING:inst\|RX\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|RX\[0\] " "Info: Register \"ZHILING:inst\|RX\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CY\[3\] " "Info: Register \"ZHILING:inst\|CY\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|OP\[3\] " "Info: Register \"ZHILING:inst\|OP\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|OP\[2\] " "Info: Register \"ZHILING:inst\|OP\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|OP\[1\] " "Info: Register \"ZHILING:inst\|OP\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|OP\[0\] " "Info: Register \"ZHILING:inst\|OP\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CX\[3\] " "Info: Register \"ZHILING:inst\|CX\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|CZ\[3\] " "Info: Register \"ZHILING:inst\|CZ\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|RZ\[1\] " "Info: Register \"ZHILING:inst\|RZ\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|RZ\[0\] " "Info: Register \"ZHILING:inst\|RZ\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|RY\[1\] " "Info: Register \"ZHILING:inst\|RY\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ZHILING:inst\|RY\[0\] " "Info: Register \"ZHILING:inst\|RY\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Info: Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Info: Implemented 137 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Info: Implemented 10 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 17 17:40:24 2017 " "Info: Processing ended: Sat Jun 17 17:40:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
