<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Vineet Chadalavada | FPGA Security Researcher</title>
  <link rel="stylesheet" href="style.css">
  <script defer src="script.js"></script>
  <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap" rel="stylesheet">
</head>
<body>
  <header id="hero">
    <div class="hero-container">
      <img src="images/vineet.jpg" alt="Vineet Chadalavada" class="profile-pic">
      <div class="hero-text">
        <h1>Vineet Chadalavada</h1>
        <p class="tagline">Ph.D. Student | FPGA Security | Side-Channel Attacks | Machine Learning</p>
        <div class="hero-links">
          <a href="#about">About</a>
          <a href="#projects">Projects</a>
          <a href="#experience">Experience</a>
          <a href="#contact">Contact</a>
          <a href="Vineet_Resume.pdf" target="_blank" class="btn">Resume</a>
        </div>
      </div>
    </div>
  </header>

  <section id="about" class="fade-in">
    <h2>About Me</h2>
    <p>I am a Ph.D. student in Electrical and Computer Engineering at UNC Charlotte, specializing in FPGA-based side-channel attacks and countermeasures. My research focuses on analyzing DDR4 timing side channels in multi-tenant FPGA cloud environments and developing real-time monitoring systems like the Trusted Memory Access Monitor (TMAM).</p>
  </section>

  <section id="research" class="fade-in">
    <h2>Research Interests</h2>
    <ul>
      <li>Side-Channel Attacks and Countermeasures on FPGA and Memory Systems</li>
      <li>Dynamic Partial Reconfiguration and Secure Boot Architectures</li>
      <li>Trusted Memory Access Monitoring (TMAM)</li>
      <li>Machine Learning for Timing and Power Trace Classification</li>
    </ul>
  </section>

  <section id="projects" class="fade-in">
    <h2>Selected Projects</h2>
    <div class="project-grid">
      <div class="project-card">
        <h3>Prime+Probe Attack on DDR4</h3>
        <p>Developed a DDR4-based timing side-channel attack on Xilinx Alveo U250. Measured row buffer timing variations to infer victim memory access patterns.</p>
      </div>
      <div class="project-card">
        <h3>Trusted Memory Access Monitor (TMAM)</h3>
        <p>Designed a hardware IP for detecting DDR4-based side-channel attacks in real-time, integrated into the FPGA shell layer to detect malicious tenants.</p>
      </div>
      <div class="project-card">
        <h3>RO-PUF Secure Boot System</h3>
        <p>Implemented a Ring Oscillator PUF on Zybo Z7 FPGA, improving response stability by 30% and enabling dynamic reconfiguration-based authentication.</p>
      </div>
      <div class="project-card">
        <h3>AES Power Trace Analysis</h3>
        <p>Collected 20K power traces from CW305 Artix-7 FPGA and used CNN and SVM models to recover AES subkeys with high prediction accuracy.</p>
      </div>
    </div>
  </section>

  <section id="experience" class="fade-in">
    <h2>Experience</h2>
    <div class="exp">
      <h3>Graduate Research Assistant — UNC Charlotte</h3>
      <p>Performed side-channel analysis of FPGA-based AES systems, designed PUF-based authentication, and contributed to conference papers at HOST and PAINE.</p>
    </div>
    <div class="exp">
      <h3>Graduate Teaching Assistant — UNC Charlotte</h3>
      <p>Assisted in Computer Architecture, Computer Engineering Programming II, and C++ courses. Designed and graded lab projects for RISC-V simulation and embedded systems.</p>
    </div>
    <div class="exp">
      <h3>SAP Associate Consultant — Unilever (Bangalore, India)</h3>
      <p>Provided SAP landscape support and conducted system health checks globally, handling transport management and RF device integration.</p>
    </div>
  </section>

  <section id="education" class="fade-in">
    <h2>Education</h2>
    <ul>
      <li><b>Ph.D.</b> — Electrical & Computer Engineering, UNC Charlotte (2023–2026)</li>
      <li><b>M.S.</b> — Computer Engineering, UNC Charlotte (2022–2023)</li>
      <li><b>B.E.</b> — Electrical & Electronics Engineering, Sathyabama Institute (2016–2020)</li>
    </ul>
  </section>

  <section id="contact" class="fade-in">
    <h2>Contact</h2>
    <p>Email: <a href="mailto:chvineet10@gmail.com">chvineet10@gmail.com</a></p>
    <p>LinkedIn: <a href="https://www.linkedin.com/in/vineet-chadalavada-651210193" target="_blank">vineet-chadalavada</a></p>
    <p>Phone: +1 (980) 371-5518</p>
  </section>

  <footer>
    <p>© 2025 Vineet Chadalavada | Built with ❤️ using GitHub Pages</p>
  </footer>
</body>
</html>
