{
    "design": {
        "design_info": {
            "boundary_crc": "0xD3F084EF64900981",
            "device": "xc7a35tcsg324-1",
            "name": "design_1",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2019.2",
            "validated": "true",
            "gen_directory": "../../../../MFSK.gen/sources_1/bd/design_1"
        },
        "design_tree": {
            "microblaze_0": "",
            "microblaze_0_local_memory": {
                "dlmb_v10": "",
                "ilmb_v10": "",
                "dlmb_bram_if_cntlr": "",
                "ilmb_bram_if_cntlr": "",
                "lmb_bram": ""
            },
            "mdm_1": "",
            "rst_clk_wiz_1_100M": "",
            "axi_gpio_0": "",
            "microblaze_0_axi_periph": {
                "s00_couplers": {}
            },
            "system_ila_0": ""
        },
        "interface_ports": {
            "gpio_rtl_0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
            }
        },
        "ports": {
            "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "POLARITY": {
                        "value": "ACTIVE_HIGH"
                    }
                }
            },
            "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                    "ASSOCIATED_RESET": {
                        "value": "reset"
                    },
                    "CLK_DOMAIN": {
                        "value": "design_1_clk_in1_0",
                        "value_src": "default"
                    },
                    "FREQ_HZ": {
                        "value": "100000000",
                        "value_src": "default"
                    },
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "PHASE": {
                        "value": "0.000",
                        "value_src": "default"
                    }
                }
            },
            "gpio_io_o_0": {
                "direction": "O",
                "left": "31",
                "right": "0"
            }
        },
        "components": {
            "microblaze_0": {
                "vlnv": "xilinx.com:ip:microblaze:11.0",
                "xci_name": "design_1_microblaze_0_0",
                "parameters": {
                    "C_DEBUG_ENABLED": {
                        "value": "1"
                    },
                    "C_D_AXI": {
                        "value": "1"
                    },
                    "C_D_LMB": {
                        "value": "1"
                    },
                    "C_I_LMB": {
                        "value": "1"
                    }
                },
                "hdl_attributes": {
                    "BMM_INFO_PROCESSOR": {
                        "value": "microblaze-le > design_1 microblaze_0_local_memory/dlmb_bram_if_cntlr",
                        "value_src": "default"
                    },
                    "KEEP_HIERARCHY": {
                        "value": "yes",
                        "value_src": "default"
                    }
                },
                "xci_path": "ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xci"
            },
            "microblaze_0_local_memory": {
                "interface_ports": {
                    "DLMB": {
                        "mode": "MirroredMaster",
                        "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
                    },
                    "ILMB": {
                        "mode": "MirroredMaster",
                        "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
                    }
                },
                "ports": {
                    "LMB_Clk": {
                        "type": "clk",
                        "direction": "I"
                    },
                    "SYS_Rst": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "dlmb_v10": {
                        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                        "xci_name": "design_1_dlmb_v10_0",
                        "xci_path": "ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xci"
                    },
                    "ilmb_v10": {
                        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                        "xci_name": "design_1_ilmb_v10_0",
                        "xci_path": "ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xci"
                    },
                    "dlmb_bram_if_cntlr": {
                        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                        "xci_name": "design_1_dlmb_bram_if_cntlr_0",
                        "parameters": {
                            "C_ECC": {
                                "value": "0"
                            }
                        },
                        "hdl_attributes": {
                            "BMM_INFO_ADDRESS_SPACE": {
                                "value": "byte  0x00000000 32 > design_1 microblaze_0_local_memory/lmb_bram",
                                "value_src": "default"
                            },
                            "KEEP_HIERARCHY": {
                                "value": "yes",
                                "value_src": "default"
                            }
                        },
                        "xci_path": "ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.xci"
                    },
                    "ilmb_bram_if_cntlr": {
                        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                        "xci_name": "design_1_ilmb_bram_if_cntlr_0",
                        "parameters": {
                            "C_ECC": {
                                "value": "0"
                            }
                        },
                        "xci_path": "ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.xci"
                    },
                    "lmb_bram": {
                        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                        "xci_name": "design_1_lmb_bram_0",
                        "parameters": {
                            "Memory_Type": {
                                "value": "True_Dual_Port_RAM"
                            },
                            "use_bram_block": {
                                "value": "BRAM_Controller"
                            }
                        },
                        "xci_path": "ip/design_1_lmb_bram_0/design_1_lmb_bram_0.xci"
                    }
                },
                "interface_nets": {
                    "microblaze_0_ilmb": {
                        "interface_ports": [
                            "ILMB",
                            "ilmb_v10/LMB_M"
                        ]
                    },
                    "microblaze_0_dlmb": {
                        "interface_ports": [
                            "DLMB",
                            "dlmb_v10/LMB_M"
                        ]
                    },
                    "microblaze_0_ilmb_cntlr": {
                        "interface_ports": [
                            "ilmb_bram_if_cntlr/BRAM_PORT",
                            "lmb_bram/BRAM_PORTB"
                        ]
                    },
                    "microblaze_0_ilmb_bus": {
                        "interface_ports": [
                            "ilmb_v10/LMB_Sl_0",
                            "ilmb_bram_if_cntlr/SLMB"
                        ]
                    },
                    "microblaze_0_dlmb_bus": {
                        "interface_ports": [
                            "dlmb_v10/LMB_Sl_0",
                            "dlmb_bram_if_cntlr/SLMB"
                        ]
                    },
                    "microblaze_0_dlmb_cntlr": {
                        "interface_ports": [
                            "dlmb_bram_if_cntlr/BRAM_PORT",
                            "lmb_bram/BRAM_PORTA"
                        ]
                    }
                },
                "nets": {
                    "microblaze_0_Clk": {
                        "ports": [
                            "LMB_Clk",
                            "dlmb_v10/LMB_Clk",
                            "dlmb_bram_if_cntlr/LMB_Clk",
                            "ilmb_v10/LMB_Clk",
                            "ilmb_bram_if_cntlr/LMB_Clk"
                        ]
                    },
                    "SYS_Rst_1": {
                        "ports": [
                            "SYS_Rst",
                            "dlmb_v10/SYS_Rst",
                            "dlmb_bram_if_cntlr/LMB_Rst",
                            "ilmb_v10/SYS_Rst",
                            "ilmb_bram_if_cntlr/LMB_Rst"
                        ]
                    }
                }
            },
            "mdm_1": {
                "vlnv": "xilinx.com:ip:mdm:3.2",
                "xci_name": "design_1_mdm_1_0",
                "xci_path": "ip/design_1_mdm_1_0/design_1_mdm_1_0.xci"
            },
            "rst_clk_wiz_1_100M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "design_1_rst_clk_wiz_1_100M_0",
                "xci_path": "ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xci"
            },
            "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_1_axi_gpio_0_0",
                "parameters": {
                    "C_ALL_INPUTS_2": {
                        "value": "1"
                    },
                    "C_ALL_OUTPUTS": {
                        "value": "1"
                    },
                    "C_GPIO2_WIDTH": {
                        "value": "1"
                    },
                    "C_GPIO_WIDTH": {
                        "value": "32"
                    },
                    "C_IS_DUAL": {
                        "value": "1"
                    }
                },
                "xci_path": "ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci"
            },
            "microblaze_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "design_1_microblaze_0_axi_periph_0",
                "parameters": {
                    "NUM_MI": {
                        "value": "1"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "s00_couplers_to_s00_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "s00_couplers_to_microblaze_0_axi_periph": {
                        "interface_ports": [
                            "M00_AXI",
                            "s00_couplers/M_AXI"
                        ]
                    },
                    "microblaze_0_axi_periph_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    }
                },
                "nets": {
                    "microblaze_0_axi_periph_ACLK_net": {
                        "ports": [
                            "M00_ACLK",
                            "s00_couplers/M_ACLK"
                        ]
                    },
                    "microblaze_0_axi_periph_ARESETN_net": {
                        "ports": [
                            "M00_ARESETN",
                            "s00_couplers/M_ARESETN"
                        ]
                    },
                    "S00_ACLK_1": {
                        "ports": [
                            "S00_ACLK",
                            "s00_couplers/S_ACLK"
                        ]
                    },
                    "S00_ARESETN_1": {
                        "ports": [
                            "S00_ARESETN",
                            "s00_couplers/S_ARESETN"
                        ]
                    }
                },
                "xci_path": "ip/design_1_microblaze_0_axi_periph_0/design_1_microblaze_0_axi_periph_0.xci"
            },
            "system_ila_0": {
                "vlnv": "xilinx.com:ip:system_ila:1.1",
                "xci_name": "design_1_system_ila_0_0",
                "parameters": {
                    "C_MON_TYPE": {
                        "value": "MIX"
                    },
                    "C_NUM_MONITOR_SLOTS": {
                        "value": "1"
                    },
                    "C_NUM_OF_PROBES": {
                        "value": "1"
                    },
                    "C_PROBE0_TYPE": {
                        "value": "0"
                    },
                    "C_SLOT_0_APC_EN": {
                        "value": "0"
                    },
                    "C_SLOT_0_AXI_AR_SEL_DATA": {
                        "value": "1"
                    },
                    "C_SLOT_0_AXI_AR_SEL_TRIG": {
                        "value": "1"
                    },
                    "C_SLOT_0_AXI_AW_SEL_DATA": {
                        "value": "1"
                    },
                    "C_SLOT_0_AXI_AW_SEL_TRIG": {
                        "value": "1"
                    },
                    "C_SLOT_0_AXI_B_SEL_DATA": {
                        "value": "1"
                    },
                    "C_SLOT_0_AXI_B_SEL_TRIG": {
                        "value": "1"
                    },
                    "C_SLOT_0_AXI_R_SEL_DATA": {
                        "value": "1"
                    },
                    "C_SLOT_0_AXI_R_SEL_TRIG": {
                        "value": "1"
                    },
                    "C_SLOT_0_AXI_W_SEL_DATA": {
                        "value": "1"
                    },
                    "C_SLOT_0_AXI_W_SEL_TRIG": {
                        "value": "1"
                    },
                    "C_SLOT_0_INTF_TYPE": {
                        "value": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "interface_ports": {
                    "SLOT_0_AXI": {
                        "mode": "Monitor",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "xci_path": "ip/design_1_system_ila_0_0/design_1_system_ila_0_0.xci"
            }
        },
        "interface_nets": {
            "microblaze_0_M_AXI_DP": {
                "interface_ports": [
                    "microblaze_0/M_AXI_DP",
                    "microblaze_0_axi_periph/S00_AXI"
                ]
            },
            "axi_gpio_0_GPIO2": {
                "interface_ports": [
                    "gpio_rtl_0",
                    "axi_gpio_0/GPIO2"
                ]
            },
            "microblaze_0_dlmb_1": {
                "interface_ports": [
                    "microblaze_0/DLMB",
                    "microblaze_0_local_memory/DLMB"
                ]
            },
            "microblaze_0_axi_periph_M00_AXI": {
                "interface_ports": [
                    "microblaze_0_axi_periph/M00_AXI",
                    "axi_gpio_0/S_AXI",
                    "system_ila_0/SLOT_0_AXI"
                ],
                "hdl_attributes": {
                    "DEBUG": {
                        "value": "true"
                    },
                    "MARK_DEBUG": {
                        "value": "true"
                    }
                }
            },
            "microblaze_0_debug": {
                "interface_ports": [
                    "mdm_1/MBDEBUG_0",
                    "microblaze_0/DEBUG"
                ]
            },
            "microblaze_0_ilmb_1": {
                "interface_ports": [
                    "microblaze_0/ILMB",
                    "microblaze_0_local_memory/ILMB"
                ]
            }
        },
        "nets": {
            "microblaze_0_Clk": {
                "ports": [
                    "clk",
                    "microblaze_0/Clk",
                    "microblaze_0_local_memory/LMB_Clk",
                    "rst_clk_wiz_1_100M/slowest_sync_clk",
                    "microblaze_0_axi_periph/S00_ACLK",
                    "axi_gpio_0/s_axi_aclk",
                    "microblaze_0_axi_periph/M00_ACLK",
                    "microblaze_0_axi_periph/ACLK",
                    "system_ila_0/clk"
                ]
            },
            "rst_clk_wiz_1_100M_mb_reset": {
                "ports": [
                    "rst_clk_wiz_1_100M/mb_reset",
                    "microblaze_0/Reset"
                ]
            },
            "rst_clk_wiz_1_100M_bus_struct_reset": {
                "ports": [
                    "rst_clk_wiz_1_100M/bus_struct_reset",
                    "microblaze_0_local_memory/SYS_Rst"
                ]
            },
            "mdm_1_debug_sys_rst": {
                "ports": [
                    "mdm_1/Debug_SYS_Rst",
                    "rst_clk_wiz_1_100M/mb_debug_sys_rst"
                ]
            },
            "reset_0_1": {
                "ports": [
                    "reset",
                    "rst_clk_wiz_1_100M/ext_reset_in"
                ]
            },
            "rst_clk_wiz_1_100M_peripheral_aresetn": {
                "ports": [
                    "rst_clk_wiz_1_100M/peripheral_aresetn",
                    "microblaze_0_axi_periph/S00_ARESETN",
                    "axi_gpio_0/s_axi_aresetn",
                    "microblaze_0_axi_periph/M00_ARESETN",
                    "microblaze_0_axi_periph/ARESETN",
                    "system_ila_0/resetn"
                ]
            },
            "axi_gpio_0_gpio_io_o": {
                "ports": [
                    "axi_gpio_0/gpio_io_o",
                    "gpio_io_o_0",
                    "system_ila_0/probe0"
                ],
                "hdl_attributes": {
                    "DEBUG": {
                        "value": "true"
                    },
                    "MARK_DEBUG": {
                        "value": "true"
                    }
                }
            }
        },
        "addressing": {
            "/microblaze_0": {
                "address_spaces": {
                    "Data": {
                        "range": "4G",
                        "width": "32",
                        "segments": {
                            "SEG_axi_gpio_0_Reg": {
                                "address_block": "/axi_gpio_0/S_AXI/Reg",
                                "offset": "0x40000000",
                                "range": "64K"
                            },
                            "SEG_dlmb_bram_if_cntlr_Mem": {
                                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                                "offset": "0x00000000",
                                "range": "64K"
                            }
                        }
                    },
                    "Instruction": {
                        "range": "4G",
                        "width": "32",
                        "segments": {
                            "SEG_ilmb_bram_if_cntlr_Mem": {
                                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                                "offset": "0x00000000",
                                "range": "16K"
                            }
                        }
                    }
                }
            }
        }
    }
}