

================================================================
== Vitis HLS Report for 'Primal_Constr'
================================================================
* Date:           Fri Jan  9 14:24:39 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_23 = muxlogic"   --->   Operation 5 'muxlogic' 'muxLogicCE_to_p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 6 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_problem_nEqs_read = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%problem_nEqs_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %problem_nEqs"   --->   Operation 8 'read' 'problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%primalInfeasBound_fifo_i = alloca i64 1"   --->   Operation 9 'alloca' 'primalInfeasBound_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 10 [2/2] (2.02ns)   --->   "%call_ln19 = call void @projNeg28, i32 %problem_nEqs_read, i512 %primalInfeasConstr_SVfifo_i, i512 %primalInfeasBound_fifo_i, i32 %p_read_23" [./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 10 'call' 'call_ln19' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln19 = call void @projNeg28, i32 %problem_nEqs_read, i512 %primalInfeasConstr_SVfifo_i, i512 %primalInfeasBound_fifo_i, i32 %p_read_23" [./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 11 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 12 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled"   --->   Operation 13 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_rowScale_read = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_rowScale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%rowScale_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rowScale"   --->   Operation 15 'read' 'rowScale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (2.11ns)   --->   "%call_ln21 = call void @scale_and_twoNormSquared29, i512 %gmem8, i64 %rowScale_read, i512 %primalInfeasBound_fifo_i, i64 %pConstrResSq_i, i32 %p_read_23, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:21->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 16 'call' 'call_ln21' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln14 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./Compute_Dual_Infeasibility.hpp:14->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 17 'specdataflowpipeline' 'specdataflowpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem8, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_37, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_fifo_i, i512 %primalInfeasBound_fifo_i"   --->   Operation 20 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln21 = call void @scale_and_twoNormSquared29, i512 %gmem8, i64 %rowScale_read, i512 %primalInfeasBound_fifo_i, i64 %pConstrResSq_i, i32 %p_read_23, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:21->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 22 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln174 = ret" [./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 23 'ret' 'ret_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.027ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_p_read_23') [10]  (0.000 ns)
	wire read operation ('p_read_23') on port 'p_read' [11]  (0.000 ns)
	'call' operation 0 bit ('call_ln19', ./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) to 'projNeg28' [22]  (2.027 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 2.111ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_ifScaled_read') [8]  (0.000 ns)
	wire read operation ('ifScaled_read') on port 'ifScaled' [9]  (0.000 ns)
	'call' operation 0 bit ('call_ln21', ./Compute_Dual_Infeasibility.hpp:21->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111) to 'scale_and_twoNormSquared29' [23]  (2.111 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
