{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575437259491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575437259491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 02:27:39 2019 " "Processing started: Wed Dec 04 02:27:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575437259491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575437259491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjFinal -c ProjFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjFinal -c ProjFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575437259491 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575437259991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 3 3 " "Found 3 design units, including 3 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260054 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260054 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somasub8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somasub8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somasub8 " "Found entity 1: somasub8" {  } { { "somasub8.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/somasub8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 soma8 " "Found entity 1: soma8" {  } { { "soma8.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/soma8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 soma1 " "Found entity 1: soma1" {  } { { "soma1.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/soma1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positivo.v 1 1 " "Found 1 design units, including 1 entities, in source file positivo.v" { { "Info" "ISGN_ENTITY_NAME" "1 positivo " "Found entity 1: positivo" {  } { { "Positivo.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Positivo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxdisplay " "Found entity 1: muxdisplay" {  } { { "muxdisplay.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/muxdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/mux1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binbcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binbcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinBCD " "Found entity 1: BinBCD" {  } { { "BinBCD.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/BinBCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.v 1 1 " "Found 1 design units, including 1 entities, in source file adder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/adder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2tomod.v 1 1 " "Found 1 design units, including 1 entities, in source file 2tomod.v" { { "Info" "ISGN_ENTITY_NAME" "1 toMod " "Found entity 1: toMod" {  } { { "2toMod.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/2toMod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtodisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtodisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoDisplay " "Found entity 1: BCDtoDisplay" {  } { { "BCDtoDisplay.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/BCDtoDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinal.v 1 1 " "Found 1 design units, including 1 entities, in source file sinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinal " "Found entity 1: sinal" {  } { { "sinal.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/sinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumb.v 1 1 " "Found 1 design units, including 1 entities, in source file sumb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SumB " "Found entity 1: SumB" {  } { { "SumB.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.v 1 1 " "Found 1 design units, including 1 entities, in source file suma.v" { { "Info" "ISGN_ENTITY_NAME" "1 SumA " "Found entity 1: SumA" {  } { { "SumA.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/SumA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/bancoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculadora.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Calculadora " "Found entity 1: Calculadora" {  } { { "Calculadora.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Calculadora.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjFinal " "Found entity 1: ProjFinal" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575437260195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575437260195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjFinal " "Elaborating entity \"ProjFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575437260257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:inst5 " "Elaborating entity \"teclado\" for hierarchy \"teclado:inst5\"" {  } { { "ProjFinal.bdf" "inst5" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 0 536 744 112 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador teclado:inst5\|controlador:U0 " "Elaborating entity \"controlador\" for hierarchy \"teclado:inst5\|controlador:U0\"" {  } { { "teclado.v" "U0" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer teclado:inst5\|controlador:U0\|Debouncer:d0 " "Elaborating entity \"Debouncer\" for hierarchy \"teclado:inst5\|controlador:U0\|Debouncer:d0\"" {  } { { "teclado.v" "d0" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculadora Calculadora:inst6 " "Elaborating entity \"Calculadora\" for hierarchy \"Calculadora:inst6\"" {  } { { "ProjFinal.bdf" "inst6" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 128 1456 1608 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260363 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Display inst " "Block or symbol \"Display\" of instance \"inst\" overlaps another block or symbol" {  } { { "Calculadora.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Calculadora.bdf" { { 192 928 1152 416 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1575437260363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Calculadora:inst6\|Display:inst " "Elaborating entity \"Display\" for hierarchy \"Calculadora:inst6\|Display:inst\"" {  } { { "Calculadora.bdf" "inst" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Calculadora.bdf" { { 192 928 1152 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 Calculadora:inst6\|Display:inst\|adder8:inst11 " "Elaborating entity \"adder8\" for hierarchy \"Calculadora:inst6\|Display:inst\|adder8:inst11\"" {  } { { "Display.bdf" "inst11" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 176 600 760 288 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Calculadora:inst6\|Display:inst\|adder8:inst11\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"Calculadora:inst6\|Display:inst\|adder8:inst11\|full_adder:FA0\"" {  } { { "adder8.v" "FA0" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/adder8.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumB Calculadora:inst6\|Display:inst\|SumB:inst28 " "Elaborating entity \"SumB\" for hierarchy \"Calculadora:inst6\|Display:inst\|SumB:inst28\"" {  } { { "Display.bdf" "inst28" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 32 2384 2576 240 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoDisplay Calculadora:inst6\|Display:inst\|BCDtoDisplay:inst " "Elaborating entity \"BCDtoDisplay\" for hierarchy \"Calculadora:inst6\|Display:inst\|BCDtoDisplay:inst\"" {  } { { "Display.bdf" "inst" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 728 1648 1808 808 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinBCD Calculadora:inst6\|Display:inst\|BinBCD:inst22 " "Elaborating entity \"BinBCD\" for hierarchy \"Calculadora:inst6\|Display:inst\|BinBCD:inst22\"" {  } { { "Display.bdf" "inst22" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 944 808 952 1040 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 Calculadora:inst6\|Display:inst\|BinBCD:inst22\|74185:inst1 " "Elaborating entity \"74185\" for hierarchy \"Calculadora:inst6\|Display:inst\|BinBCD:inst22\|74185:inst1\"" {  } { { "BinBCD.bdf" "inst1" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/BinBCD.bdf" { { 224 800 920 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Calculadora:inst6\|Display:inst\|BinBCD:inst22\|74185:inst1 " "Elaborated megafunction instantiation \"Calculadora:inst6\|Display:inst\|BinBCD:inst22\|74185:inst1\"" {  } { { "BinBCD.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/BinBCD.bdf" { { 224 800 920 384 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575437260413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toMod Calculadora:inst6\|Display:inst\|toMod:inst21 " "Elaborating entity \"toMod\" for hierarchy \"Calculadora:inst6\|Display:inst\|toMod:inst21\"" {  } { { "Display.bdf" "inst21" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 944 560 728 1024 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 2toMod.v(6) " "Verilog HDL assignment warning at 2toMod.v(6): truncated value with size 32 to match size of target (8)" {  } { { "2toMod.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/2toMod.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575437260429 "|Display|toMod:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinal Calculadora:inst6\|Display:inst\|sinal:inst20 " "Elaborating entity \"sinal\" for hierarchy \"Calculadora:inst6\|Display:inst\|sinal:inst20\"" {  } { { "Display.bdf" "inst20" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { 1056 1664 1816 1136 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumA Calculadora:inst6\|Display:inst\|SumA:inst29 " "Elaborating entity \"SumA\" for hierarchy \"Calculadora:inst6\|Display:inst\|SumA:inst29\"" {  } { { "Display.bdf" "inst29" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/Display.bdf" { { -352 2000 2168 -208 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst " "Elaborating entity \"control\" for hierarchy \"control:inst\"" {  } { { "ProjFinal.bdf" "inst" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 112 968 1176 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 control.v(51) " "Verilog HDL assignment warning at control.v(51): truncated value with size 8 to match size of target (4)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575437260461 "|ProjFinal|control:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 control.v(56) " "Verilog HDL assignment warning at control.v(56): truncated value with size 8 to match size of target (4)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575437260461 "|ProjFinal|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A control.v(17) " "Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575437260461 "|ProjFinal|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B control.v(17) " "Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575437260461 "|ProjFinal|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regadress control.v(17) " "Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"regadress\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575437260461 "|ProjFinal|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite control.v(17) " "Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575437260461 "|ProjFinal|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "store control.v(17) " "Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"store\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575437260461 "|ProjFinal|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cin control.v(17) " "Verilog HDL Always Construct warning at control.v(17): inferring latch(es) for variable \"cin\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575437260461 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cin control.v(25) " "Inferred latch for \"cin\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[0\] control.v(25) " "Inferred latch for \"store\[0\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[1\] control.v(25) " "Inferred latch for \"store\[1\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[2\] control.v(25) " "Inferred latch for \"store\[2\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[3\] control.v(25) " "Inferred latch for \"store\[3\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[4\] control.v(25) " "Inferred latch for \"store\[4\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[5\] control.v(25) " "Inferred latch for \"store\[5\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[6\] control.v(25) " "Inferred latch for \"store\[6\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store\[7\] control.v(25) " "Inferred latch for \"store\[7\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite control.v(25) " "Inferred latch for \"regwrite\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regadress\[0\] control.v(25) " "Inferred latch for \"regadress\[0\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regadress\[1\] control.v(25) " "Inferred latch for \"regadress\[1\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regadress\[2\] control.v(25) " "Inferred latch for \"regadress\[2\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regadress\[3\] control.v(25) " "Inferred latch for \"regadress\[3\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] control.v(25) " "Inferred latch for \"B\[0\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] control.v(25) " "Inferred latch for \"B\[1\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] control.v(25) " "Inferred latch for \"B\[2\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] control.v(25) " "Inferred latch for \"B\[3\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] control.v(25) " "Inferred latch for \"B\[4\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] control.v(25) " "Inferred latch for \"B\[5\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] control.v(25) " "Inferred latch for \"B\[6\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] control.v(25) " "Inferred latch for \"B\[7\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] control.v(25) " "Inferred latch for \"A\[0\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] control.v(25) " "Inferred latch for \"A\[1\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] control.v(25) " "Inferred latch for \"A\[2\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] control.v(25) " "Inferred latch for \"A\[3\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] control.v(25) " "Inferred latch for \"A\[4\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] control.v(25) " "Inferred latch for \"A\[5\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] control.v(25) " "Inferred latch for \"A\[6\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] control.v(25) " "Inferred latch for \"A\[7\]\" at control.v(25)" {  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575437260476 "|ProjFinal|control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:inst4 " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:inst4\"" {  } { { "ProjFinal.bdf" "inst4" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 232 544 736 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575437260492 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1575437261790 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1575437261790 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1 " "Bidir \"GPIO_1\" has no driver" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1575437261790 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1575437261790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|B\[0\] " "Latch control:inst\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[0\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|B\[3\] " "Latch control:inst\|B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[3\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[3\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|B\[2\] " "Latch control:inst\|B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|B\[1\] " "Latch control:inst\|B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[3\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[3\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|B\[7\] " "Latch control:inst\|B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|B\[4\] " "Latch control:inst\|B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[0\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[0\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|B\[5\] " "Latch control:inst\|B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|B\[6\] " "Latch control:inst\|B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[2\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[2\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|A\[0\] " "Latch control:inst\|A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|A\[3\] " "Latch control:inst\|A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|A\[2\] " "Latch control:inst\|A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|A\[1\] " "Latch control:inst\|A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|A\[7\] " "Latch control:inst\|A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|A\[4\] " "Latch control:inst\|A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|A\[5\] " "Latch control:inst\|A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|A\[6\] " "Latch control:inst\|A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:inst\|cin " "Latch control:inst\|cin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado:inst5\|controlador:U0\|tecla\[1\] " "Ports D and ENA on the latch are fed by the same signal teclado:inst5\|controlador:U0\|tecla\[1\]" {  } { { "teclado.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/teclado.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575437261821 ""}  } { { "control.v" "" { Text "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575437261821 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575437262642 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575437262642 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575437262642 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1~synth " "Node \"GPIO_1~synth\"" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 24 744 920 40 "GPIO_1\[35..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575437262642 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1575437262642 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 248 1728 1904 264 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 264 1728 1904 280 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 264 1728 1904 280 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 264 1728 1904 280 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 264 1728 1904 280 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 264 1728 1904 280 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 264 1728 1904 280 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 184 1728 1904 200 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 200 1728 1904 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 200 1728 1904 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 200 1728 1904 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 200 1728 1904 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 200 1728 1904 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "ProjFinal.bdf" "" { Schematic "G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/ProjFinal.bdf" { { 200 1728 1904 216 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575437262642 "|ProjFinal|HEX7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575437262642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575437264068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575437264068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "706 " "Implemented 706 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575437264240 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575437264240 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1575437264240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "611 " "Implemented 611 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575437264240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575437264240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575437264302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 02:27:44 2019 " "Processing ended: Wed Dec 04 02:27:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575437264302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575437264302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575437264302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575437264302 ""}
