#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bd1320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bd14b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1be0400 .functor NOT 1, L_0x1c0d5a0, C4<0>, C4<0>, C4<0>;
L_0x1c0d300 .functor XOR 1, L_0x1c0d1a0, L_0x1c0d260, C4<0>, C4<0>;
L_0x1c0d490 .functor XOR 1, L_0x1c0d300, L_0x1c0d3c0, C4<0>, C4<0>;
v0x1c07c50_0 .net *"_ivl_10", 0 0, L_0x1c0d3c0;  1 drivers
v0x1c07d50_0 .net *"_ivl_12", 0 0, L_0x1c0d490;  1 drivers
v0x1c07e30_0 .net *"_ivl_2", 0 0, L_0x1c09b30;  1 drivers
v0x1c07ef0_0 .net *"_ivl_4", 0 0, L_0x1c0d1a0;  1 drivers
v0x1c07fd0_0 .net *"_ivl_6", 0 0, L_0x1c0d260;  1 drivers
v0x1c08100_0 .net *"_ivl_8", 0 0, L_0x1c0d300;  1 drivers
v0x1c081e0_0 .net "a", 0 0, v0x1c03c30_0;  1 drivers
v0x1c08280_0 .net "b", 0 0, v0x1c03cd0_0;  1 drivers
v0x1c08320_0 .net "c", 0 0, v0x1c03d70_0;  1 drivers
v0x1c083c0_0 .var "clk", 0 0;
v0x1c08460_0 .net "d", 0 0, v0x1c03eb0_0;  1 drivers
v0x1c08500_0 .net "q_dut", 0 0, L_0x1c0ced0;  1 drivers
v0x1c085a0_0 .net "q_ref", 0 0, L_0x1be0470;  1 drivers
v0x1c08640_0 .var/2u "stats1", 159 0;
v0x1c086e0_0 .var/2u "strobe", 0 0;
v0x1c08780_0 .net "tb_match", 0 0, L_0x1c0d5a0;  1 drivers
v0x1c08840_0 .net "tb_mismatch", 0 0, L_0x1be0400;  1 drivers
v0x1c08900_0 .net "wavedrom_enable", 0 0, v0x1c03fa0_0;  1 drivers
v0x1c089a0_0 .net "wavedrom_title", 511 0, v0x1c04040_0;  1 drivers
L_0x1c09b30 .concat [ 1 0 0 0], L_0x1be0470;
L_0x1c0d1a0 .concat [ 1 0 0 0], L_0x1be0470;
L_0x1c0d260 .concat [ 1 0 0 0], L_0x1c0ced0;
L_0x1c0d3c0 .concat [ 1 0 0 0], L_0x1be0470;
L_0x1c0d5a0 .cmp/eeq 1, L_0x1c09b30, L_0x1c0d490;
S_0x1bd1640 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1bd14b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1bbcea0 .functor OR 1, v0x1c03c30_0, v0x1c03cd0_0, C4<0>, C4<0>;
L_0x1bd1da0 .functor OR 1, v0x1c03d70_0, v0x1c03eb0_0, C4<0>, C4<0>;
L_0x1be0470 .functor AND 1, L_0x1bbcea0, L_0x1bd1da0, C4<1>, C4<1>;
v0x1be0670_0 .net *"_ivl_0", 0 0, L_0x1bbcea0;  1 drivers
v0x1be0710_0 .net *"_ivl_2", 0 0, L_0x1bd1da0;  1 drivers
v0x1bbcff0_0 .net "a", 0 0, v0x1c03c30_0;  alias, 1 drivers
v0x1bbd090_0 .net "b", 0 0, v0x1c03cd0_0;  alias, 1 drivers
v0x1c030b0_0 .net "c", 0 0, v0x1c03d70_0;  alias, 1 drivers
v0x1c031c0_0 .net "d", 0 0, v0x1c03eb0_0;  alias, 1 drivers
v0x1c03280_0 .net "q", 0 0, L_0x1be0470;  alias, 1 drivers
S_0x1c033e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1bd14b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c03c30_0 .var "a", 0 0;
v0x1c03cd0_0 .var "b", 0 0;
v0x1c03d70_0 .var "c", 0 0;
v0x1c03e10_0 .net "clk", 0 0, v0x1c083c0_0;  1 drivers
v0x1c03eb0_0 .var "d", 0 0;
v0x1c03fa0_0 .var "wavedrom_enable", 0 0;
v0x1c04040_0 .var "wavedrom_title", 511 0;
E_0x1bcc2c0/0 .event negedge, v0x1c03e10_0;
E_0x1bcc2c0/1 .event posedge, v0x1c03e10_0;
E_0x1bcc2c0 .event/or E_0x1bcc2c0/0, E_0x1bcc2c0/1;
E_0x1bcc510 .event posedge, v0x1c03e10_0;
E_0x1bb59f0 .event negedge, v0x1c03e10_0;
S_0x1c03730 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c033e0;
 .timescale -12 -12;
v0x1c03930_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c03a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c033e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c041a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1bd14b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c08cd0 .functor NOT 1, v0x1c03c30_0, C4<0>, C4<0>, C4<0>;
L_0x1c08d60 .functor NOT 1, v0x1c03cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1c08df0 .functor AND 1, L_0x1c08cd0, L_0x1c08d60, C4<1>, C4<1>;
L_0x1c08e60 .functor NOT 1, v0x1c03d70_0, C4<0>, C4<0>, C4<0>;
L_0x1c08f00 .functor AND 1, L_0x1c08df0, L_0x1c08e60, C4<1>, C4<1>;
L_0x1c09010 .functor NOT 1, v0x1c03eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c090c0 .functor AND 1, L_0x1c08f00, L_0x1c09010, C4<1>, C4<1>;
L_0x1c091d0 .functor NOT 1, v0x1c03c30_0, C4<0>, C4<0>, C4<0>;
L_0x1c09290 .functor NOT 1, v0x1c03cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1c09300 .functor AND 1, L_0x1c091d0, L_0x1c09290, C4<1>, C4<1>;
L_0x1c09470 .functor NOT 1, v0x1c03d70_0, C4<0>, C4<0>, C4<0>;
L_0x1c094e0 .functor AND 1, L_0x1c09300, L_0x1c09470, C4<1>, C4<1>;
L_0x1c09610 .functor AND 1, L_0x1c094e0, v0x1c03eb0_0, C4<1>, C4<1>;
L_0x1c096d0 .functor OR 1, L_0x1c090c0, L_0x1c09610, C4<0>, C4<0>;
L_0x1c095a0 .functor NOT 1, v0x1c03c30_0, C4<0>, C4<0>, C4<0>;
L_0x1c09860 .functor NOT 1, v0x1c03cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1c09960 .functor AND 1, L_0x1c095a0, L_0x1c09860, C4<1>, C4<1>;
L_0x1c09a70 .functor AND 1, L_0x1c09960, v0x1c03d70_0, C4<1>, C4<1>;
L_0x1c09bd0 .functor NOT 1, v0x1c03eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c09c40 .functor AND 1, L_0x1c09a70, L_0x1c09bd0, C4<1>, C4<1>;
L_0x1c09e00 .functor OR 1, L_0x1c096d0, L_0x1c09c40, C4<0>, C4<0>;
L_0x1c09f10 .functor NOT 1, v0x1c03c30_0, C4<0>, C4<0>, C4<0>;
L_0x1c0a150 .functor NOT 1, v0x1c03cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1c0a2d0 .functor AND 1, L_0x1c09f10, L_0x1c0a150, C4<1>, C4<1>;
L_0x1c0a4b0 .functor AND 1, L_0x1c0a2d0, v0x1c03d70_0, C4<1>, C4<1>;
L_0x1c0a680 .functor AND 1, L_0x1c0a4b0, v0x1c03eb0_0, C4<1>, C4<1>;
L_0x1c0a930 .functor OR 1, L_0x1c09e00, L_0x1c0a680, C4<0>, C4<0>;
L_0x1c0aa40 .functor NOT 1, v0x1c03c30_0, C4<0>, C4<0>, C4<0>;
L_0x1c0aba0 .functor AND 1, L_0x1c0aa40, v0x1c03cd0_0, C4<1>, C4<1>;
L_0x1c0ac60 .functor NOT 1, v0x1c03d70_0, C4<0>, C4<0>, C4<0>;
L_0x1c0add0 .functor AND 1, L_0x1c0aba0, L_0x1c0ac60, C4<1>, C4<1>;
L_0x1c0aee0 .functor NOT 1, v0x1c03eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c0b060 .functor AND 1, L_0x1c0add0, L_0x1c0aee0, C4<1>, C4<1>;
L_0x1c0b170 .functor OR 1, L_0x1c0a930, L_0x1c0b060, C4<0>, C4<0>;
L_0x1c0b3a0 .functor NOT 1, v0x1c03c30_0, C4<0>, C4<0>, C4<0>;
L_0x1c0b410 .functor AND 1, L_0x1c0b3a0, v0x1c03cd0_0, C4<1>, C4<1>;
L_0x1c0b600 .functor NOT 1, v0x1c03d70_0, C4<0>, C4<0>, C4<0>;
L_0x1c0b670 .functor AND 1, L_0x1c0b410, L_0x1c0b600, C4<1>, C4<1>;
L_0x1c0b8c0 .functor AND 1, L_0x1c0b670, v0x1c03eb0_0, C4<1>, C4<1>;
L_0x1c0b980 .functor OR 1, L_0x1c0b170, L_0x1c0b8c0, C4<0>, C4<0>;
L_0x1c0bbe0 .functor NOT 1, v0x1c03c30_0, C4<0>, C4<0>, C4<0>;
L_0x1c0bc50 .functor AND 1, L_0x1c0bbe0, v0x1c03cd0_0, C4<1>, C4<1>;
L_0x1c0be70 .functor AND 1, L_0x1c0bc50, v0x1c03d70_0, C4<1>, C4<1>;
L_0x1c0bf30 .functor NOT 1, v0x1c03eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c0c110 .functor AND 1, L_0x1c0be70, L_0x1c0bf30, C4<1>, C4<1>;
L_0x1c0c220 .functor OR 1, L_0x1c0b980, L_0x1c0c110, C4<0>, C4<0>;
L_0x1c0c4b0 .functor NOT 1, v0x1c03cd0_0, C4<0>, C4<0>, C4<0>;
L_0x1c0c520 .functor AND 1, v0x1c03c30_0, L_0x1c0c4b0, C4<1>, C4<1>;
L_0x1c0c770 .functor NOT 1, v0x1c03d70_0, C4<0>, C4<0>, C4<0>;
L_0x1c0c7e0 .functor AND 1, L_0x1c0c520, L_0x1c0c770, C4<1>, C4<1>;
L_0x1c0ca90 .functor NOT 1, v0x1c03eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c0cb00 .functor AND 1, L_0x1c0c7e0, L_0x1c0ca90, C4<1>, C4<1>;
L_0x1c0cdc0 .functor OR 1, L_0x1c0c220, L_0x1c0cb00, C4<0>, C4<0>;
L_0x1c0ced0 .functor NOT 1, L_0x1c0cdc0, C4<0>, C4<0>, C4<0>;
v0x1c04490_0 .net *"_ivl_0", 0 0, L_0x1c08cd0;  1 drivers
v0x1c04570_0 .net *"_ivl_10", 0 0, L_0x1c09010;  1 drivers
v0x1c04650_0 .net *"_ivl_100", 0 0, L_0x1c0ca90;  1 drivers
v0x1c04740_0 .net *"_ivl_102", 0 0, L_0x1c0cb00;  1 drivers
v0x1c04820_0 .net *"_ivl_104", 0 0, L_0x1c0cdc0;  1 drivers
v0x1c04950_0 .net *"_ivl_12", 0 0, L_0x1c090c0;  1 drivers
v0x1c04a30_0 .net *"_ivl_14", 0 0, L_0x1c091d0;  1 drivers
v0x1c04b10_0 .net *"_ivl_16", 0 0, L_0x1c09290;  1 drivers
v0x1c04bf0_0 .net *"_ivl_18", 0 0, L_0x1c09300;  1 drivers
v0x1c04cd0_0 .net *"_ivl_2", 0 0, L_0x1c08d60;  1 drivers
v0x1c04db0_0 .net *"_ivl_20", 0 0, L_0x1c09470;  1 drivers
v0x1c04e90_0 .net *"_ivl_22", 0 0, L_0x1c094e0;  1 drivers
v0x1c04f70_0 .net *"_ivl_24", 0 0, L_0x1c09610;  1 drivers
v0x1c05050_0 .net *"_ivl_26", 0 0, L_0x1c096d0;  1 drivers
v0x1c05130_0 .net *"_ivl_28", 0 0, L_0x1c095a0;  1 drivers
v0x1c05210_0 .net *"_ivl_30", 0 0, L_0x1c09860;  1 drivers
v0x1c052f0_0 .net *"_ivl_32", 0 0, L_0x1c09960;  1 drivers
v0x1c053d0_0 .net *"_ivl_34", 0 0, L_0x1c09a70;  1 drivers
v0x1c054b0_0 .net *"_ivl_36", 0 0, L_0x1c09bd0;  1 drivers
v0x1c05590_0 .net *"_ivl_38", 0 0, L_0x1c09c40;  1 drivers
v0x1c05670_0 .net *"_ivl_4", 0 0, L_0x1c08df0;  1 drivers
v0x1c05750_0 .net *"_ivl_40", 0 0, L_0x1c09e00;  1 drivers
v0x1c05830_0 .net *"_ivl_42", 0 0, L_0x1c09f10;  1 drivers
v0x1c05910_0 .net *"_ivl_44", 0 0, L_0x1c0a150;  1 drivers
v0x1c059f0_0 .net *"_ivl_46", 0 0, L_0x1c0a2d0;  1 drivers
v0x1c05ad0_0 .net *"_ivl_48", 0 0, L_0x1c0a4b0;  1 drivers
v0x1c05bb0_0 .net *"_ivl_50", 0 0, L_0x1c0a680;  1 drivers
v0x1c05c90_0 .net *"_ivl_52", 0 0, L_0x1c0a930;  1 drivers
v0x1c05d70_0 .net *"_ivl_54", 0 0, L_0x1c0aa40;  1 drivers
v0x1c05e50_0 .net *"_ivl_56", 0 0, L_0x1c0aba0;  1 drivers
v0x1c05f30_0 .net *"_ivl_58", 0 0, L_0x1c0ac60;  1 drivers
v0x1c06010_0 .net *"_ivl_6", 0 0, L_0x1c08e60;  1 drivers
v0x1c060f0_0 .net *"_ivl_60", 0 0, L_0x1c0add0;  1 drivers
v0x1c063e0_0 .net *"_ivl_62", 0 0, L_0x1c0aee0;  1 drivers
v0x1c064c0_0 .net *"_ivl_64", 0 0, L_0x1c0b060;  1 drivers
v0x1c065a0_0 .net *"_ivl_66", 0 0, L_0x1c0b170;  1 drivers
v0x1c06680_0 .net *"_ivl_68", 0 0, L_0x1c0b3a0;  1 drivers
v0x1c06760_0 .net *"_ivl_70", 0 0, L_0x1c0b410;  1 drivers
v0x1c06840_0 .net *"_ivl_72", 0 0, L_0x1c0b600;  1 drivers
v0x1c06920_0 .net *"_ivl_74", 0 0, L_0x1c0b670;  1 drivers
v0x1c06a00_0 .net *"_ivl_76", 0 0, L_0x1c0b8c0;  1 drivers
v0x1c06ae0_0 .net *"_ivl_78", 0 0, L_0x1c0b980;  1 drivers
v0x1c06bc0_0 .net *"_ivl_8", 0 0, L_0x1c08f00;  1 drivers
v0x1c06ca0_0 .net *"_ivl_80", 0 0, L_0x1c0bbe0;  1 drivers
v0x1c06d80_0 .net *"_ivl_82", 0 0, L_0x1c0bc50;  1 drivers
v0x1c06e60_0 .net *"_ivl_84", 0 0, L_0x1c0be70;  1 drivers
v0x1c06f40_0 .net *"_ivl_86", 0 0, L_0x1c0bf30;  1 drivers
v0x1c07020_0 .net *"_ivl_88", 0 0, L_0x1c0c110;  1 drivers
v0x1c07100_0 .net *"_ivl_90", 0 0, L_0x1c0c220;  1 drivers
v0x1c071e0_0 .net *"_ivl_92", 0 0, L_0x1c0c4b0;  1 drivers
v0x1c072c0_0 .net *"_ivl_94", 0 0, L_0x1c0c520;  1 drivers
v0x1c073a0_0 .net *"_ivl_96", 0 0, L_0x1c0c770;  1 drivers
v0x1c07480_0 .net *"_ivl_98", 0 0, L_0x1c0c7e0;  1 drivers
v0x1c07560_0 .net "a", 0 0, v0x1c03c30_0;  alias, 1 drivers
v0x1c07600_0 .net "b", 0 0, v0x1c03cd0_0;  alias, 1 drivers
v0x1c076f0_0 .net "c", 0 0, v0x1c03d70_0;  alias, 1 drivers
v0x1c077e0_0 .net "d", 0 0, v0x1c03eb0_0;  alias, 1 drivers
v0x1c078d0_0 .net "q", 0 0, L_0x1c0ced0;  alias, 1 drivers
S_0x1c07a30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1bd14b0;
 .timescale -12 -12;
E_0x1bcc060 .event anyedge, v0x1c086e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c086e0_0;
    %nor/r;
    %assign/vec4 v0x1c086e0_0, 0;
    %wait E_0x1bcc060;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c033e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c03eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c03d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c03cd0_0, 0;
    %assign/vec4 v0x1c03c30_0, 0;
    %wait E_0x1bb59f0;
    %wait E_0x1bcc510;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c03eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c03d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c03cd0_0, 0;
    %assign/vec4 v0x1c03c30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bcc2c0;
    %load/vec4 v0x1c03c30_0;
    %load/vec4 v0x1c03cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c03d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c03eb0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c03eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c03d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c03cd0_0, 0;
    %assign/vec4 v0x1c03c30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c03a30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bcc2c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c03eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c03d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c03cd0_0, 0;
    %assign/vec4 v0x1c03c30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1bd14b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c083c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c086e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1bd14b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c083c0_0;
    %inv;
    %store/vec4 v0x1c083c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1bd14b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c03e10_0, v0x1c08840_0, v0x1c081e0_0, v0x1c08280_0, v0x1c08320_0, v0x1c08460_0, v0x1c085a0_0, v0x1c08500_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1bd14b0;
T_7 ;
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1bd14b0;
T_8 ;
    %wait E_0x1bcc2c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c08640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c08640_0, 4, 32;
    %load/vec4 v0x1c08780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c08640_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c08640_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c08640_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c085a0_0;
    %load/vec4 v0x1c085a0_0;
    %load/vec4 v0x1c08500_0;
    %xor;
    %load/vec4 v0x1c085a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c08640_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c08640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c08640_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit3/iter0/response23/top_module.sv";
