/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  reg [11:0] _01_;
  reg [18:0] _02_;
  reg [5:0] _03_;
  reg [4:0] _04_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [24:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  reg [14:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [10:0] celloutsig_0_52z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire [10:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_15z & celloutsig_0_9z[6]);
  assign celloutsig_0_47z = ~((celloutsig_0_3z | celloutsig_0_42z[0]) & celloutsig_0_6z);
  assign celloutsig_0_59z = ~((celloutsig_0_45z[1] | celloutsig_0_52z[2]) & celloutsig_0_4z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[3] | celloutsig_1_0z) & in_data[181]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | in_data[152]) & celloutsig_1_2z);
  assign celloutsig_0_35z = celloutsig_0_9z[8] | ~(celloutsig_0_0z);
  assign celloutsig_0_41z = celloutsig_0_5z[5] | ~(celloutsig_0_34z[2]);
  assign celloutsig_1_5z = in_data[148] | ~(celloutsig_1_1z[8]);
  assign celloutsig_0_63z = ~(celloutsig_0_32z[2] ^ celloutsig_0_33z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z ^ celloutsig_0_4z);
  assign celloutsig_0_29z = ~(celloutsig_0_1z ^ celloutsig_0_16z);
  assign celloutsig_0_52z = { celloutsig_0_1z, _00_[9:7], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_47z, celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_38z } + { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_29z };
  assign celloutsig_1_11z = { celloutsig_1_1z[8:7], celloutsig_1_4z, celloutsig_1_0z } + in_data[147:144];
  assign celloutsig_0_10z = { in_data[56:49], celloutsig_0_1z } + { celloutsig_0_9z[8:7], celloutsig_0_8z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_21z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 19'h00000;
    else _02_ <= { _01_[10:4], celloutsig_0_4z, celloutsig_0_43z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_51z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 6'h00;
    else _03_ <= { in_data[166:163], celloutsig_1_9z, celloutsig_1_3z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_1_4z, celloutsig_1_11z };
  reg [2:0] _23_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 3'h0;
    else _23_ <= { in_data[8:7], celloutsig_0_0z };
  assign _00_[9:7] = _23_;
  assign celloutsig_0_32z = { celloutsig_0_5z[4:3], celloutsig_0_21z } / { 1'h1, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[99], celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, celloutsig_1_1z[3:2] };
  assign celloutsig_1_3z = { in_data[155:135], celloutsig_1_1z } >= { celloutsig_1_1z[4:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z } >= { celloutsig_0_9z[5:3], celloutsig_0_6z };
  assign celloutsig_1_17z = { in_data[130:121], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_12z } <= { _04_[2:1], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_10z[7:3] <= celloutsig_0_10z[4:0];
  assign celloutsig_0_28z = { in_data[81:70], celloutsig_0_25z, celloutsig_0_15z } <= { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_36z = { _00_[9:7], celloutsig_0_26z } && { celloutsig_0_17z[2:1], celloutsig_0_25z, celloutsig_0_3z };
  assign celloutsig_0_33z = ! { in_data[69:65], celloutsig_0_1z };
  assign celloutsig_0_38z = ! in_data[35:28];
  assign celloutsig_0_30z = ! { celloutsig_0_10z[8:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[170:157] || in_data[159:146];
  assign celloutsig_1_18z = { in_data[190:174], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_16z } || { celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_1z };
  assign celloutsig_0_26z = { celloutsig_0_24z[13:9], celloutsig_0_1z } || celloutsig_0_5z[5:0];
  assign celloutsig_0_0z = in_data[70:65] < in_data[46:41];
  assign celloutsig_0_62z = { celloutsig_0_56z[4:1], celloutsig_0_22z, celloutsig_0_61z } < _02_[18:10];
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } < { celloutsig_0_5z[7:3], celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z } < { celloutsig_1_6z[1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_9z = { in_data[176], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z } < { in_data[122:116], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_1z[7:0] < { in_data[185:181], celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[9:2] < { in_data[75:70], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_16z = _03_[3] & ~(celloutsig_1_11z[3]);
  assign celloutsig_0_13z = _00_[7] & ~(celloutsig_0_8z[5]);
  assign celloutsig_0_56z = celloutsig_0_46z % { 1'h1, celloutsig_0_6z, celloutsig_0_36z, celloutsig_0_25z, celloutsig_0_19z };
  assign celloutsig_0_5z = { in_data[52:49], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[11:6], celloutsig_0_3z } % { 1'h1, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_23z = celloutsig_0_10z[3:0] != { celloutsig_0_17z[0], _00_[9:7] };
  assign celloutsig_0_25z = { celloutsig_0_17z[7:1], celloutsig_0_0z } != { celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_0_49z = { celloutsig_0_5z[9:3], celloutsig_0_32z } !== { celloutsig_0_24z[14:7], celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_64z = { celloutsig_0_52z[7:1], celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_2z, celloutsig_0_41z } !== { celloutsig_0_7z, celloutsig_0_59z, celloutsig_0_62z, celloutsig_0_51z, celloutsig_0_3z, celloutsig_0_47z, celloutsig_0_4z, celloutsig_0_49z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_14z[4:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } !== { _03_[5:2], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z } !== { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_43z = ~ celloutsig_0_34z[10:3];
  assign celloutsig_0_61z = ~ { _01_[2:1], celloutsig_0_50z, celloutsig_0_7z };
  assign celloutsig_0_45z = { _00_[9:8], celloutsig_0_7z } | { celloutsig_0_9z[0], celloutsig_0_35z, celloutsig_0_6z };
  assign celloutsig_0_24z = { in_data[67:54], celloutsig_0_21z, celloutsig_0_19z } | { celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_0_19z = ^ { celloutsig_0_17z[7:4], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_46z = { celloutsig_0_10z[4], celloutsig_0_21z, celloutsig_0_45z } << celloutsig_0_42z[7:3];
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z } << { in_data[37:32], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_10z[7:1], celloutsig_0_16z } << { celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_1z = in_data[104:96] ~^ { in_data[140:133], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_11z[2], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_5z } ~^ { _04_[4:3], _04_, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_42z = { celloutsig_0_27z[21:17], celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_22z } ^ { celloutsig_0_9z[8:6], celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_16z };
  assign celloutsig_0_31z = ~((celloutsig_0_23z & celloutsig_0_10z[6]) | celloutsig_0_4z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z & in_data[32]) | in_data[21]);
  assign celloutsig_0_4z = ~((in_data[48] & celloutsig_0_0z) | in_data[39]);
  assign celloutsig_0_50z = ~((celloutsig_0_47z & _00_[8]) | celloutsig_0_1z);
  assign celloutsig_0_51z = ~((celloutsig_0_16z & _01_[8]) | celloutsig_0_49z);
  assign celloutsig_1_8z = ~((celloutsig_1_4z & celloutsig_1_0z) | in_data[159]);
  assign celloutsig_0_1z = ~((in_data[41] & in_data[17]) | in_data[95]);
  assign celloutsig_0_20z = ~((celloutsig_0_2z & celloutsig_0_3z) | _00_[8]);
  assign celloutsig_0_21z = ~((celloutsig_0_9z[3] & celloutsig_0_6z) | celloutsig_0_20z);
  always_latch
    if (clkin_data[96]) celloutsig_0_34z = 15'h0000;
    else if (!clkin_data[160]) celloutsig_0_34z = { celloutsig_0_27z[20:7], celloutsig_0_25z };
  always_latch
    if (clkin_data[64]) celloutsig_0_27z = 25'h0000000;
    else if (!clkin_data[160]) celloutsig_0_27z = { celloutsig_0_9z[6:2], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_12z = ~((celloutsig_1_11z[3] & celloutsig_1_1z[7]) | (_03_[0] & celloutsig_1_11z[3]));
  assign { _00_[10], _00_[6:0] } = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_47z, celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_38z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
