Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Jul 18 22:06:37 2021
| Host         : DESKTOP-QJ470F8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_example_methodology_drc_routed.rpt -pb vga_example_methodology_drc_routed.pb -rpx vga_example_methodology_drc_routed.rpx
| Design       : vga_example
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 108
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 3          |
| SYNTH-10  | Warning  | Wide multiplier                            | 3          |
| SYNTH-11  | Warning  | DSP output not registered                  | 1          |
| TIMING-16 | Warning  | Large setup violation                      | 37         |
| TIMING-18 | Warning  | Missing input or output delay              | 2          |
| TIMING-20 | Warning  | Non-clocked latch                          | 62         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance my_font_rom/char_line_pixels_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance my_image_rom/rgb_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance my_image_rom/rgb_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at my_draw_rect_ctl/ypos_tmp_nxt3 of size 25x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at my_draw_rect_ctl/ypos_tmp_nxt3__1 of size 18x18, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at my_draw_rect_ctl/ypos_tmp_nxt3__2 of size 18x25, it is decomposed from a wide multipler into 5 DSP blocks.
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance my_draw_rect_ctl/ypos_tmp_nxt3__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between my_MouseCtl/xpos_reg[5]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[5]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between my_MouseCtl/ypos_reg[3]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[3]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between my_MouseCtl/xpos_reg[4]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[4]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between my_MouseCtl/xpos_reg[3]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[3]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between my_MouseCtl/ypos_reg[7]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[7]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.536 ns between my_MouseCtl/ypos_reg[8]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[8]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.537 ns between my_MouseCtl/xpos_reg[1]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[1]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between my_MouseCtl/xpos_reg[11]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[11]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.567 ns between my_MouseCtl/ypos_reg[2]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[2]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between my_MouseCtl/ypos_reg[4]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[4]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between my_MouseCtl/xpos_reg[10]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[10]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between my_MouseCtl/xpos_reg[2]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[2]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.581 ns between my_MouseCtl/ypos_reg[6]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[6]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.582 ns between my_MouseCtl/left_reg/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/left_out_reg/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.583 ns between my_MouseCtl/xpos_reg[7]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[7]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between my_MouseCtl/ypos_reg[0]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[0]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between my_MouseCtl/ypos_reg[5]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[5]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between my_MouseCtl/xpos_reg[8]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[8]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between my_MouseCtl/ypos_reg[1]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[1]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.591 ns between my_MouseCtl/xpos_reg[0]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[0]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.592 ns between my_MouseCtl/xpos_reg[9]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[9]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.602 ns between my_MouseCtl/xpos_reg[6]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/xpos_out_reg[6]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.616 ns between my_MouseCtl/ypos_reg[10]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[10]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.616 ns between my_MouseCtl/ypos_reg[9]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[9]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.635 ns between my_MouseCtl/ypos_reg[11]/C (clocked by clk100Mhz_clk_wiz_0) and my_dff/ypos_out_reg[11]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -7.335 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[0]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -7.649 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[2]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -7.650 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[1]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[3]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -7.833 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[6]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -7.852 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[4]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -7.951 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[7]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -7.963 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[8]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -7.964 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[5]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -7.985 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[10]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -8.067 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[11]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -8.080 ns between my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK (clocked by clk65Mhz_clk_wiz_0) and my_draw_rect_ctl/ypos_tmp_reg[9]/D (clocked by clk65Mhz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ps2_clk relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ps2_data relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[0] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[10] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[11] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[12] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[13] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[14] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[15] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[16] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[17] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[18] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[19] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[1] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[20] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[2] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[3] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[4] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[5] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[6] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[7] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[8] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/refresh_counter_nxt_reg[9] cannot be properly analyzed as its control pin my_draw_rect_ctl/refresh_counter_nxt_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[0] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[10] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[11] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[12] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[13] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[14] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[15] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[16] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[17] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[18] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[19] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[1] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[20] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[21] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[22] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[23] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[24] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[25] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[26] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[27] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[28] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[29] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[2] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[30] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[31] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[32] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[32]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[33] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[33]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[34] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[34]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[35] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[35]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[36] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[36]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[37] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[37]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[38] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[38]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[39] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[39]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[3] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[40] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[40]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[4] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[5] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[6] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[7] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[8] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch my_draw_rect_ctl/time_elapsed_nxt_reg[9] cannot be properly analyzed as its control pin my_draw_rect_ctl/time_elapsed_nxt_reg[9]/G is not reached by a timing clock
Related violations: <none>


