// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception4180[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception4228[11] = {116, 121, 112, 101, 32, 101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 512, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<327>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<3495>;
	.reg .f32 	%f<752>;
	.reg .b64 	%rd<388>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r284, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd74, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r293, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r293, 34943;
	@%p2 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd75, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r285, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r294, %r2, %r3;
	or.b32  	%r295, %r294, %r5;
	mul.wide.u32 	%rd82, %r295, 4;
	add.s64 	%rd6, %rd75, %rd82;
	mov.u32 	%r296, 1;
	st.global.u32 	[%rd6], %r296;
	setp.gt.u32 	%p3, %r285, 1023;
	@%p3 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r286, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r286, %r285;
	setp.gt.s32 	%p5, %r286, 2047;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r287, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r6, %r286, %r285;
	and.b32  	%r297, %r6, 63;
	setp.ne.s32 	%p7, %r297, 0;
	setp.gt.u32 	%p8, %r287, 1023;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r288, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p10, %r288, %r287;
	setp.lt.s32 	%p11, %r288, 2048;
	and.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r298, %r288, %r287;
	mul.hi.s32 	%r299, %r6, 715827883;
	shr.u32 	%r300, %r299, 31;
	add.s32 	%r301, %r299, %r300;
	setp.eq.s32 	%p13, %r298, %r301;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L258
	ld.param.u32 	%r289, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r289, 0;
	@%p14 bra 	$L__BB0_13;
// %bb.9:                               // %L260
	ld.param.u32 	%r290, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p15, %r290, %r289;
	setp.gt.s32 	%p16, %r290, 64;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
// %bb.10:                              // %L270
	ld.param.u32 	%r291, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r7, %r290, %r289;
	and.b32  	%r302, %r7, 63;
	setp.ne.s32 	%p18, %r302, 0;
	setp.lt.s32 	%p19, %r291, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_13;
// %bb.11:                              // %L276
	ld.param.u32 	%r292, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p21, %r292, %r291;
	setp.gt.s32 	%p22, %r292, 2048;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	$L__BB0_13;
// %bb.12:                              // %L286
	sub.s32 	%r303, %r292, %r291;
	and.b32  	%r304, %r303, 63;
	setp.eq.s32 	%p24, %r304, 0;
	setp.eq.s32 	%p25, %r303, %r7;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_165;
	bra.uni 	$L__BB0_13;
$L__BB0_165:                            // %pass162
	and.b32  	%r146, %r3, 3;
	shr.u32 	%r147, %r3, 2;
	mul.lo.s32 	%r305, %r146, %r147;
	and.b32  	%r306, %r305, 7;
	cvt.rn.f32.s32 	%f185, %r306;
	mov.f32 	%f186, 0f40800000;
	div.approx.f32 	%f151, %f185, %f186;
	abs.f32 	%f750, %f151;
	setp.lt.f32 	%p27, %f750, 0f40000000;
	mov.f32 	%f703, 0f40000000;
	setp.gtu.f32 	%p322, %f750, 0f4B800000;
	mov.f32 	%f746, %f750;
	@%p27 bra 	$L__BB0_177;
// %bb.166:
	@%p322 bra 	$L__BB0_173;
	bra.uni 	$L__BB0_167;
$L__BB0_173:
	mov.b32 	%r149, %f750;
	and.b32  	%r307, %r149, 8388607;
	or.b32  	%r3472, %r307, 1065353216;
	mov.b32 	%f745, %r3472;
	add.s32 	%r308, %r149, -1073741824;
	and.b32  	%r3473, %r308, -8388608;
	setp.eq.s32 	%p34, %r3473, 0;
	@%p34 bra 	$L__BB0_176;
// %bb.174:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f196, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f195,%f196;
	// end inline asm
$L__BB0_175:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r309, %r3473, 192937984;
	add.s32 	%r310, %r3472, %r309;
	mov.b32 	%f197, %r310;
	mul.f32 	%f198, %f195, %f197;
	sub.f32 	%f199, %f197, %f198;
	fma.rn.f32 	%f200, %f199, %f195, %f198;
	sub.f32 	%f201, %f197, %f200;
	fma.rz.f32 	%f202, %f201, %f195, %f200;
	cvt.rzi.f32.f32 	%f203, %f202;
	sub.f32 	%f745, %f197, %f203;
	sub.s32 	%r3473, %r3473, %r309;
	mov.b32 	%r3472, %f745;
	setp.ne.s32 	%p35, %r3473, 0;
	setp.ne.s32 	%p36, %r3472, 0;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_175;
$L__BB0_176:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p38, %r149, 2139095039;
	selp.f32 	%f204, 0f7FFFFFFF, 0f4B800000, %p38;
	mul.f32 	%f205, %f745, 0f34000000;
	mul.f32 	%f746, %f204, %f205;
	bra.uni 	$L__BB0_177;
$L__BB0_167:                            // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f188, %f750, %f703;
	cvt.rzi.f32.f32 	%f744, %f188;
	fma.rn.f32 	%f154, %f744, 0fC0000000, %f750;
	mov.b32 	%r148, %f154;
	setp.lt.u32 	%p29, %r148, 1073741824;
	@%p29 bra 	$L__BB0_172;
// %bb.168:
	setp.lt.u32 	%p30, %r148, -2147483647;
	@%p30 bra 	$L__BB0_170;
// %bb.169:
	add.f32 	%f193, %f744, 0fBF800000;
	setp.lt.f32 	%p33, %f154, 0fC0000000;
	add.f32 	%f194, %f193, 0fBF800000;
	selp.f32 	%f744, %f194, %f193, %p33;
	bra.uni 	$L__BB0_172;
$L__BB0_170:
	add.f32 	%f744, %f744, 0f3F800000;
	setp.ltu.f32 	%p31, %f154, 0f40800000;
	@%p31 bra 	$L__BB0_172;
// %bb.171:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f189, %f744, 0f3F800000;
	fma.rn.f32 	%f191, %f703, 0fC0400000, %f154;
	setp.ge.f32 	%p32, %f191, 0f00000000;
	add.f32 	%f192, %f189, 0f3F800000;
	selp.f32 	%f744, %f192, %f189, %p32;
$L__BB0_172:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f746, %f744, 0fC0000000, %f750;
$L__BB0_177:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f206, %f746;
	setp.gtu.f32 	%p39, %f206, 0f7F800000;
	mov.b32 	%r311, %f151;
	and.b32  	%r156, %r311, -2147483648;
	@%p39 bra 	$L__BB0_179;
// %bb.178:
	mov.b32 	%r312, %f746;
	or.b32  	%r313, %r156, %r312;
	mov.b32 	%f746, %r313;
$L__BB0_179:                            // %__nv_fmodf.exit
	shl.b32 	%r159, %r3, 1;
	and.b32  	%r328, %r159, 2;
	mul.lo.s32 	%r160, %r328, %r147;
	cvt.rn.f32.s32 	%f239, %r160;
	mov.f32 	%f240, 0f41800000;
	div.approx.f32 	%f168, %f239, %f240;
	abs.f32 	%f726, %f168;
	setp.lt.f32 	%p47, %f726, 0f40000000;
	setp.gtu.f32 	%p323, %f726, 0f4B800000;
	mov.f32 	%f706, %f726;
	@%p47 bra 	$L__BB0_25;
// %bb.14:
	@%p323 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r9, %f726;
	and.b32  	%r329, %r9, 8388607;
	or.b32  	%r3438, %r329, 1065353216;
	mov.b32 	%f705, %r3438;
	add.s32 	%r330, %r9, -1073741824;
	and.b32  	%r3439, %r330, -8388608;
	setp.eq.s32 	%p54, %r3439, 0;
	@%p54 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i2360.preheader
	mov.f32 	%f250, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f249,%f250;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i2360
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r331, %r3439, 192937984;
	add.s32 	%r332, %r3438, %r331;
	mov.b32 	%f251, %r332;
	mul.f32 	%f252, %f249, %f251;
	sub.f32 	%f253, %f251, %f252;
	fma.rn.f32 	%f254, %f253, %f249, %f252;
	sub.f32 	%f255, %f251, %f254;
	fma.rz.f32 	%f256, %f255, %f249, %f254;
	cvt.rzi.f32.f32 	%f257, %f256;
	sub.f32 	%f705, %f251, %f257;
	sub.s32 	%r3439, %r3439, %r331;
	mov.b32 	%r3438, %f705;
	setp.ne.s32 	%p55, %r3439, 0;
	setp.ne.s32 	%p56, %r3438, 0;
	and.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i2362
	setp.gt.u32 	%p58, %r9, 2139095039;
	selp.f32 	%f258, 0f7FFFFFFF, 0f4B800000, %p58;
	mul.f32 	%f259, %f705, 0f34000000;
	mul.f32 	%f706, %f258, %f259;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i2339
	div.approx.f32 	%f242, %f726, %f703;
	cvt.rzi.f32.f32 	%f704, %f242;
	fma.rn.f32 	%f2, %f704, 0fC0000000, %f726;
	mov.b32 	%r8, %f2;
	setp.lt.u32 	%p49, %r8, 1073741824;
	@%p49 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p50, %r8, -2147483647;
	@%p50 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f247, %f704, 0fBF800000;
	setp.lt.f32 	%p53, %f2, 0fC0000000;
	add.f32 	%f248, %f247, 0fBF800000;
	selp.f32 	%f704, %f248, %f247, %p53;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f704, %f704, 0f3F800000;
	setp.ltu.f32 	%p51, %f2, 0f40800000;
	@%p51 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i2343
	add.f32 	%f243, %f704, 0f3F800000;
	fma.rn.f32 	%f245, %f703, 0fC0400000, %f2;
	setp.ge.f32 	%p52, %f245, 0f00000000;
	add.f32 	%f246, %f243, 0f3F800000;
	selp.f32 	%f704, %f246, %f243, %p52;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i2346
	fma.rn.f32 	%f706, %f704, 0fC0000000, %f726;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i2365
	abs.f32 	%f260, %f706;
	setp.gtu.f32 	%p59, %f260, 0f7F800000;
	mov.b32 	%r333, %f168;
	and.b32  	%r16, %r333, -2147483648;
	@%p59 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r334, %f706;
	or.b32  	%r335, %r16, %r334;
	mov.b32 	%f706, %r335;
$L__BB0_27:                             // %__nv_fmodf.exit2366
	add.s32 	%r344, %r160, %r147;
	cvt.rn.f32.s32 	%f291, %r344;
	div.approx.f32 	%f18, %f291, %f240;
	abs.f32 	%f730, %f18;
	setp.lt.f32 	%p67, %f730, 0f40000000;
	setp.gtu.f32 	%p324, %f730, 0f4B800000;
	mov.f32 	%f710, %f730;
	@%p67 bra 	$L__BB0_39;
// %bb.28:
	@%p324 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_29;
$L__BB0_35:
	mov.b32 	%r18, %f730;
	and.b32  	%r345, %r18, 8388607;
	or.b32  	%r3440, %r345, 1065353216;
	mov.b32 	%f709, %r3440;
	add.s32 	%r346, %r18, -1073741824;
	and.b32  	%r3441, %r346, -8388608;
	setp.eq.s32 	%p74, %r3441, 0;
	@%p74 bra 	$L__BB0_38;
// %bb.36:                              // %__nv_fmaf_rn.exit4.i.i.i2391.preheader
	mov.f32 	%f302, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f301,%f302;
	// end inline asm
$L__BB0_37:                             // %__nv_fmaf_rn.exit4.i.i.i2391
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r347, %r3441, 192937984;
	add.s32 	%r348, %r3440, %r347;
	mov.b32 	%f303, %r348;
	mul.f32 	%f304, %f301, %f303;
	sub.f32 	%f305, %f303, %f304;
	fma.rn.f32 	%f306, %f305, %f301, %f304;
	sub.f32 	%f307, %f303, %f306;
	fma.rz.f32 	%f308, %f307, %f301, %f306;
	cvt.rzi.f32.f32 	%f309, %f308;
	sub.f32 	%f709, %f303, %f309;
	sub.s32 	%r3441, %r3441, %r347;
	mov.b32 	%r3440, %f709;
	setp.ne.s32 	%p75, %r3441, 0;
	setp.ne.s32 	%p76, %r3440, 0;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_37;
$L__BB0_38:                             // %__internal_fmodf_slowpath_mod.exit.i.i2393
	setp.gt.u32 	%p78, %r18, 2139095039;
	selp.f32 	%f310, 0f7FFFFFFF, 0f4B800000, %p78;
	mul.f32 	%f311, %f709, 0f34000000;
	mul.f32 	%f710, %f310, %f311;
	bra.uni 	$L__BB0_39;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i2370
	div.approx.f32 	%f294, %f730, %f703;
	cvt.rzi.f32.f32 	%f708, %f294;
	fma.rn.f32 	%f21, %f708, 0fC0000000, %f730;
	mov.b32 	%r17, %f21;
	setp.lt.u32 	%p69, %r17, 1073741824;
	@%p69 bra 	$L__BB0_34;
// %bb.30:
	setp.lt.u32 	%p70, %r17, -2147483647;
	@%p70 bra 	$L__BB0_32;
// %bb.31:
	add.f32 	%f299, %f708, 0fBF800000;
	setp.lt.f32 	%p73, %f21, 0fC0000000;
	add.f32 	%f300, %f299, 0fBF800000;
	selp.f32 	%f708, %f300, %f299, %p73;
	bra.uni 	$L__BB0_34;
$L__BB0_32:
	add.f32 	%f708, %f708, 0f3F800000;
	setp.ltu.f32 	%p71, %f21, 0f40800000;
	@%p71 bra 	$L__BB0_34;
// %bb.33:                              // %__nv_fmaf_rn.exit.i.i.i2374
	add.f32 	%f295, %f708, 0f3F800000;
	fma.rn.f32 	%f297, %f703, 0fC0400000, %f21;
	setp.ge.f32 	%p72, %f297, 0f00000000;
	add.f32 	%f298, %f295, 0f3F800000;
	selp.f32 	%f708, %f298, %f295, %p72;
$L__BB0_34:                             // %__internal_fmodf_fastpath_quot.exit.i.i2377
	fma.rn.f32 	%f710, %f708, 0fC0000000, %f730;
$L__BB0_39:                             // %__internal_fmodf_kernel.exit.i2396
	abs.f32 	%f312, %f710;
	setp.gtu.f32 	%p79, %f312, 0f7F800000;
	mov.b32 	%r349, %f18;
	and.b32  	%r25, %r349, -2147483648;
	@%p79 bra 	$L__BB0_41;
// %bb.40:
	mov.b32 	%r350, %f710;
	or.b32  	%r351, %r25, %r350;
	mov.b32 	%f710, %r351;
$L__BB0_41:                             // %__nv_fmodf.exit2397
	mul.lo.s32 	%r28, %r159, %r147;
	and.b32  	%r366, %r28, 2;
	cvt.rn.f32.s32 	%f345, %r366;
	div.approx.f32 	%f35, %f345, %f703;
	abs.f32 	%f734, %f35;
	setp.lt.f32 	%p87, %f734, 0f40000000;
	setp.gtu.f32 	%p325, %f734, 0f4B800000;
	mov.f32 	%f714, %f734;
	@%p87 bra 	$L__BB0_53;
// %bb.42:
	@%p325 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_43;
$L__BB0_49:
	mov.b32 	%r30, %f734;
	and.b32  	%r367, %r30, 8388607;
	or.b32  	%r3442, %r367, 1065353216;
	mov.b32 	%f713, %r3442;
	add.s32 	%r368, %r30, -1073741824;
	and.b32  	%r3443, %r368, -8388608;
	setp.eq.s32 	%p94, %r3443, 0;
	@%p94 bra 	$L__BB0_52;
// %bb.50:                              // %__nv_fmaf_rn.exit4.i.i.i2422.preheader
	mov.f32 	%f356, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f355,%f356;
	// end inline asm
$L__BB0_51:                             // %__nv_fmaf_rn.exit4.i.i.i2422
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r369, %r3443, 192937984;
	add.s32 	%r370, %r3442, %r369;
	mov.b32 	%f357, %r370;
	mul.f32 	%f358, %f355, %f357;
	sub.f32 	%f359, %f357, %f358;
	fma.rn.f32 	%f360, %f359, %f355, %f358;
	sub.f32 	%f361, %f357, %f360;
	fma.rz.f32 	%f362, %f361, %f355, %f360;
	cvt.rzi.f32.f32 	%f363, %f362;
	sub.f32 	%f713, %f357, %f363;
	sub.s32 	%r3443, %r3443, %r369;
	mov.b32 	%r3442, %f713;
	setp.ne.s32 	%p95, %r3443, 0;
	setp.ne.s32 	%p96, %r3442, 0;
	and.pred  	%p97, %p95, %p96;
	@%p97 bra 	$L__BB0_51;
$L__BB0_52:                             // %__internal_fmodf_slowpath_mod.exit.i.i2424
	setp.gt.u32 	%p98, %r30, 2139095039;
	selp.f32 	%f364, 0f7FFFFFFF, 0f4B800000, %p98;
	mul.f32 	%f365, %f713, 0f34000000;
	mul.f32 	%f714, %f364, %f365;
	bra.uni 	$L__BB0_53;
$L__BB0_43:                             // %__nv_fast_fdividef.exit.i.i.i2401
	div.approx.f32 	%f348, %f734, %f703;
	cvt.rzi.f32.f32 	%f712, %f348;
	fma.rn.f32 	%f38, %f712, 0fC0000000, %f734;
	mov.b32 	%r29, %f38;
	setp.lt.u32 	%p89, %r29, 1073741824;
	@%p89 bra 	$L__BB0_48;
// %bb.44:
	setp.lt.u32 	%p90, %r29, -2147483647;
	@%p90 bra 	$L__BB0_46;
// %bb.45:
	add.f32 	%f353, %f712, 0fBF800000;
	setp.lt.f32 	%p93, %f38, 0fC0000000;
	add.f32 	%f354, %f353, 0fBF800000;
	selp.f32 	%f712, %f354, %f353, %p93;
	bra.uni 	$L__BB0_48;
$L__BB0_46:
	add.f32 	%f712, %f712, 0f3F800000;
	setp.ltu.f32 	%p91, %f38, 0f40800000;
	@%p91 bra 	$L__BB0_48;
// %bb.47:                              // %__nv_fmaf_rn.exit.i.i.i2405
	add.f32 	%f349, %f712, 0f3F800000;
	fma.rn.f32 	%f351, %f703, 0fC0400000, %f38;
	setp.ge.f32 	%p92, %f351, 0f00000000;
	add.f32 	%f352, %f349, 0f3F800000;
	selp.f32 	%f712, %f352, %f349, %p92;
$L__BB0_48:                             // %__internal_fmodf_fastpath_quot.exit.i.i2408
	fma.rn.f32 	%f714, %f712, 0fC0000000, %f734;
$L__BB0_53:                             // %__internal_fmodf_kernel.exit.i2427
	mov.f32 	%f230, 0f00000000;
	abs.f32 	%f366, %f714;
	setp.gtu.f32 	%p99, %f366, 0f7F800000;
	mov.b32 	%r371, %f35;
	and.b32  	%r37, %r371, -2147483648;
	@%p99 bra 	$L__BB0_55;
// %bb.54:
	mov.b32 	%r372, %f714;
	or.b32  	%r373, %r37, %r372;
	mov.b32 	%f714, %r373;
$L__BB0_55:                             // %__nv_fmodf.exit2428
	add.f32 	%f367, %f714, %f714;
	mov.b32 	%r374, %f367;
	and.b32  	%r375, %r374, -2147483648;
	or.b32  	%r376, %r375, 1056964608;
	mov.b32 	%f368, %r376;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p100, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p100;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p101, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p101;
	cvt.rzi.s32.f32 	%r377, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f714;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r378, %r377, 1;
	setp.eq.b32 	%p102, %r378, 1;
	selp.f32 	%f386, %f384, %f385, %p102;
	selp.f32 	%f387, %f385, %f384, %p102;
	and.b32  	%r379, %r377, 2;
	setp.eq.s32 	%p103, %r379, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p103;
	add.s32 	%r380, %r377, 1;
	and.b32  	%r381, %r380, 2;
	setp.eq.s32 	%p104, %r381, 0;
	sub.f32 	%f391, %f230, %f387;
	cvt.rzi.f32.f32 	%f393, %f714;
	setp.eq.f32 	%p105, %f393, %f714;
	mul.f32 	%f394, %f714, 0f00000000;
	selp.f32 	%f76, %f394, %f389, %p105;
	abs.f32 	%f395, %f714;
	add.s32 	%r382, %r28, %r147;
	and.b32  	%r383, %r382, 3;
	cvt.rn.f32.s32 	%f397, %r383;
	div.approx.f32 	%f54, %f397, %f703;
	abs.f32 	%f738, %f54;
	setp.lt.f32 	%p107, %f738, 0f40000000;
	setp.gtu.f32 	%p326, %f738, 0f4B800000;
	mov.f32 	%f718, %f738;
	@%p107 bra 	$L__BB0_67;
// %bb.56:
	@%p326 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r39, %f738;
	and.b32  	%r384, %r39, 8388607;
	or.b32  	%r3444, %r384, 1065353216;
	mov.b32 	%f717, %r3444;
	add.s32 	%r385, %r39, -1073741824;
	and.b32  	%r3445, %r385, -8388608;
	setp.eq.s32 	%p114, %r3445, 0;
	@%p114 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i2453.preheader
	mov.f32 	%f408, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f407,%f408;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i2453
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r386, %r3445, 192937984;
	add.s32 	%r387, %r3444, %r386;
	mov.b32 	%f409, %r387;
	mul.f32 	%f410, %f407, %f409;
	sub.f32 	%f411, %f409, %f410;
	fma.rn.f32 	%f412, %f411, %f407, %f410;
	sub.f32 	%f413, %f409, %f412;
	fma.rz.f32 	%f414, %f413, %f407, %f412;
	cvt.rzi.f32.f32 	%f415, %f414;
	sub.f32 	%f717, %f409, %f415;
	sub.s32 	%r3445, %r3445, %r386;
	mov.b32 	%r3444, %f717;
	setp.ne.s32 	%p115, %r3445, 0;
	setp.ne.s32 	%p116, %r3444, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i2455
	setp.gt.u32 	%p118, %r39, 2139095039;
	selp.f32 	%f416, 0f7FFFFFFF, 0f4B800000, %p118;
	mul.f32 	%f417, %f717, 0f34000000;
	mul.f32 	%f718, %f416, %f417;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i2432
	div.approx.f32 	%f400, %f738, %f703;
	cvt.rzi.f32.f32 	%f716, %f400;
	fma.rn.f32 	%f57, %f716, 0fC0000000, %f738;
	mov.b32 	%r38, %f57;
	setp.lt.u32 	%p109, %r38, 1073741824;
	@%p109 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p110, %r38, -2147483647;
	@%p110 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f405, %f716, 0fBF800000;
	setp.lt.f32 	%p113, %f57, 0fC0000000;
	add.f32 	%f406, %f405, 0fBF800000;
	selp.f32 	%f716, %f406, %f405, %p113;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f716, %f716, 0f3F800000;
	setp.ltu.f32 	%p111, %f57, 0f40800000;
	@%p111 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i2436
	add.f32 	%f401, %f716, 0f3F800000;
	fma.rn.f32 	%f403, %f703, 0fC0400000, %f57;
	setp.ge.f32 	%p112, %f403, 0f00000000;
	add.f32 	%f404, %f401, 0f3F800000;
	selp.f32 	%f716, %f404, %f401, %p112;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i2439
	fma.rn.f32 	%f718, %f716, 0fC0000000, %f738;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i2458
	selp.f32 	%f392, %f387, %f391, %p104;
	setp.gt.f32 	%p106, %f395, 0f4B800000;
	add.f32 	%f396, %f76, 0f3F800000;
	abs.f32 	%f418, %f718;
	setp.gtu.f32 	%p119, %f418, 0f7F800000;
	mov.b32 	%r388, %f54;
	and.b32  	%r46, %r388, -2147483648;
	@%p119 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r389, %f718;
	or.b32  	%r390, %r46, %r389;
	mov.b32 	%f718, %r390;
$L__BB0_69:                             // %__nv_fmodf.exit2459
	selp.f32 	%f53, %f396, %f392, %p106;
	add.f32 	%f419, %f718, %f718;
	mov.b32 	%r391, %f419;
	and.b32  	%r392, %r391, -2147483648;
	or.b32  	%r393, %r392, 1056964608;
	mov.b32 	%f420, %r393;
	add.f32 	%f421, %f419, %f420;
	cvt.rzi.f32.f32 	%f422, %f421;
	abs.f32 	%f423, %f419;
	setp.gt.f32 	%p120, %f423, 0f4B000000;
	selp.f32 	%f424, %f419, %f422, %p120;
	cvt.rzi.f32.f32 	%f425, %f419;
	setp.lt.f32 	%p121, %f423, 0f3F000000;
	selp.f32 	%f426, %f425, %f424, %p121;
	cvt.rzi.s32.f32 	%r394, %f426;
	fma.rn.f32 	%f427, %f426, 0fBF000000, %f718;
	mul.f32 	%f428, %f427, %f427;
	fma.rn.f32 	%f429, %f428, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f430, %f428, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f431, %f429, %f428, 0fC0A55DF6;
	fma.rn.f32 	%f432, %f430, %f428, 0f4081E0CF;
	fma.rn.f32 	%f433, %f428, %f427, 0f00000000;
	fma.rn.f32 	%f434, %f432, %f428, 0fC09DE9E6;
	fma.rn.f32 	%f435, %f431, %f433, 0f00000000;
	fma.rn.f32 	%f436, %f434, %f428, 0f3F800000;
	fma.rn.f32 	%f437, %f427, 0f40490FDB, %f435;
	and.b32  	%r395, %r394, 1;
	setp.eq.b32 	%p122, %r395, 1;
	selp.f32 	%f438, %f436, %f437, %p122;
	selp.f32 	%f439, %f437, %f436, %p122;
	and.b32  	%r396, %r394, 2;
	setp.eq.s32 	%p123, %r396, 0;
	neg.f32 	%f440, %f438;
	selp.f32 	%f441, %f438, %f440, %p123;
	add.s32 	%r397, %r394, 1;
	and.b32  	%r398, %r397, 2;
	setp.eq.s32 	%p124, %r398, 0;
	sub.f32 	%f443, %f230, %f439;
	selp.f32 	%f444, %f439, %f443, %p124;
	cvt.rzi.f32.f32 	%f445, %f718;
	setp.eq.f32 	%p125, %f445, %f718;
	mul.f32 	%f446, %f718, 0f00000000;
	selp.f32 	%f78, %f446, %f441, %p125;
	abs.f32 	%f447, %f718;
	setp.gt.f32 	%p126, %f447, 0f4B800000;
	add.f32 	%f448, %f78, 0f3F800000;
	selp.f32 	%f72, %f448, %f444, %p126;
	and.b32  	%r47, %r3, 2;
	setp.eq.s32 	%p127, %r47, 0;
	mov.f32 	%f75, %f53;
	mov.f32 	%f77, %f72;
	@%p127 bra 	$L__BB0_71;
// %bb.70:                              // %L682
	neg.f32 	%f77, %f78;
	neg.f32 	%f75, %f76;
	mov.f32 	%f76, %f53;
	mov.f32 	%f78, %f72;
$L__BB0_71:                             // %L684
	@%p27 bra 	$L__BB0_187;
// %bb.72:
	@%p322 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_73;
$L__BB0_183:
	mov.b32 	%r162, %f750;
	and.b32  	%r405, %r162, 8388607;
	or.b32  	%r3474, %r405, 1065353216;
	mov.b32 	%f749, %r3474;
	add.s32 	%r406, %r162, -1073741824;
	and.b32  	%r3475, %r406, -8388608;
	setp.eq.s32 	%p135, %r3475, 0;
	@%p135 bra 	$L__BB0_186;
// %bb.184:                             // %__nv_fmaf_rn.exit4.i.i.i2484.preheader
	mov.f32 	%f458, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f457,%f458;
	// end inline asm
$L__BB0_185:                            // %__nv_fmaf_rn.exit4.i.i.i2484
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r407, %r3475, 192937984;
	add.s32 	%r408, %r3474, %r407;
	mov.b32 	%f459, %r408;
	mul.f32 	%f460, %f457, %f459;
	sub.f32 	%f461, %f459, %f460;
	fma.rn.f32 	%f462, %f461, %f457, %f460;
	sub.f32 	%f463, %f459, %f462;
	fma.rz.f32 	%f464, %f463, %f457, %f462;
	cvt.rzi.f32.f32 	%f465, %f464;
	sub.f32 	%f749, %f459, %f465;
	sub.s32 	%r3475, %r3475, %r407;
	mov.b32 	%r3474, %f749;
	setp.ne.s32 	%p136, %r3475, 0;
	setp.ne.s32 	%p137, %r3474, 0;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB0_185;
$L__BB0_186:                            // %__internal_fmodf_slowpath_mod.exit.i.i2486
	setp.gt.u32 	%p139, %r162, 2139095039;
	selp.f32 	%f466, 0f7FFFFFFF, 0f4B800000, %p139;
	mul.f32 	%f467, %f749, 0f34000000;
	mul.f32 	%f750, %f466, %f467;
	bra.uni 	$L__BB0_187;
$L__BB0_73:                             // %__nv_fast_fdividef.exit.i.i.i2463
	div.approx.f32 	%f450, %f750, %f703;
	cvt.rzi.f32.f32 	%f748, %f450;
	fma.rn.f32 	%f171, %f748, 0fC0000000, %f750;
	mov.b32 	%r161, %f171;
	setp.lt.u32 	%p130, %r161, 1073741824;
	@%p130 bra 	$L__BB0_182;
// %bb.74:
	setp.lt.u32 	%p131, %r161, -2147483647;
	@%p131 bra 	$L__BB0_180;
// %bb.75:
	add.f32 	%f455, %f748, 0fBF800000;
	setp.lt.f32 	%p134, %f171, 0fC0000000;
	add.f32 	%f456, %f455, 0fBF800000;
	selp.f32 	%f748, %f456, %f455, %p134;
	bra.uni 	$L__BB0_182;
$L__BB0_180:
	add.f32 	%f748, %f748, 0f3F800000;
	setp.ltu.f32 	%p132, %f171, 0f40800000;
	@%p132 bra 	$L__BB0_182;
// %bb.181:                             // %__nv_fmaf_rn.exit.i.i.i2467
	add.f32 	%f451, %f748, 0f3F800000;
	fma.rn.f32 	%f453, %f703, 0fC0400000, %f171;
	setp.ge.f32 	%p133, %f453, 0f00000000;
	add.f32 	%f454, %f451, 0f3F800000;
	selp.f32 	%f748, %f454, %f451, %p133;
$L__BB0_182:                            // %__internal_fmodf_fastpath_quot.exit.i.i2470
	fma.rn.f32 	%f750, %f748, 0fC0000000, %f750;
$L__BB0_187:                            // %__internal_fmodf_kernel.exit.i2489
	abs.f32 	%f468, %f750;
	setp.gtu.f32 	%p140, %f468, 0f7F800000;
	@%p140 bra 	$L__BB0_189;
// %bb.188:
	mov.b32 	%r409, %f750;
	or.b32  	%r410, %r156, %r409;
	mov.b32 	%f750, %r410;
$L__BB0_189:                            // %__nv_fmodf.exit2490
	@%p47 bra 	$L__BB0_87;
// %bb.76:
	@%p323 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r51, %f726;
	and.b32  	%r425, %r51, 8388607;
	or.b32  	%r3446, %r425, 1065353216;
	mov.b32 	%f725, %r3446;
	add.s32 	%r426, %r51, -1073741824;
	and.b32  	%r3447, %r426, -8388608;
	setp.eq.s32 	%p155, %r3447, 0;
	@%p155 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i2515.preheader
	mov.f32 	%f510, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f509,%f510;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i2515
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r427, %r3447, 192937984;
	add.s32 	%r428, %r3446, %r427;
	mov.b32 	%f511, %r428;
	mul.f32 	%f512, %f509, %f511;
	sub.f32 	%f513, %f511, %f512;
	fma.rn.f32 	%f514, %f513, %f509, %f512;
	sub.f32 	%f515, %f511, %f514;
	fma.rz.f32 	%f516, %f515, %f509, %f514;
	cvt.rzi.f32.f32 	%f517, %f516;
	sub.f32 	%f725, %f511, %f517;
	sub.s32 	%r3447, %r3447, %r427;
	mov.b32 	%r3446, %f725;
	setp.ne.s32 	%p156, %r3447, 0;
	setp.ne.s32 	%p157, %r3446, 0;
	and.pred  	%p158, %p156, %p157;
	@%p158 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i2517
	setp.gt.u32 	%p159, %r51, 2139095039;
	selp.f32 	%f518, 0f7FFFFFFF, 0f4B800000, %p159;
	mul.f32 	%f519, %f725, 0f34000000;
	mul.f32 	%f726, %f518, %f519;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i2494
	div.approx.f32 	%f502, %f726, %f703;
	cvt.rzi.f32.f32 	%f724, %f502;
	fma.rn.f32 	%f80, %f724, 0fC0000000, %f726;
	mov.b32 	%r50, %f80;
	setp.lt.u32 	%p150, %r50, 1073741824;
	@%p150 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p151, %r50, -2147483647;
	@%p151 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f507, %f724, 0fBF800000;
	setp.lt.f32 	%p154, %f80, 0fC0000000;
	add.f32 	%f508, %f507, 0fBF800000;
	selp.f32 	%f724, %f508, %f507, %p154;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f724, %f724, 0f3F800000;
	setp.ltu.f32 	%p152, %f80, 0f40800000;
	@%p152 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i2498
	add.f32 	%f503, %f724, 0f3F800000;
	fma.rn.f32 	%f505, %f703, 0fC0400000, %f80;
	setp.ge.f32 	%p153, %f505, 0f00000000;
	add.f32 	%f506, %f503, 0f3F800000;
	selp.f32 	%f724, %f506, %f503, %p153;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i2501
	fma.rn.f32 	%f726, %f724, 0fC0000000, %f726;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i2520
	abs.f32 	%f520, %f726;
	setp.gtu.f32 	%p160, %f520, 0f7F800000;
	@%p160 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r429, %f726;
	or.b32  	%r430, %r16, %r429;
	mov.b32 	%f726, %r430;
$L__BB0_89:                             // %__nv_fmodf.exit2521
	@%p67 bra 	$L__BB0_101;
// %bb.90:
	@%p324 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_91;
$L__BB0_97:
	mov.b32 	%r59, %f730;
	and.b32  	%r439, %r59, 8388607;
	or.b32  	%r3448, %r439, 1065353216;
	mov.b32 	%f729, %r3448;
	add.s32 	%r440, %r59, -1073741824;
	and.b32  	%r3449, %r440, -8388608;
	setp.eq.s32 	%p175, %r3449, 0;
	@%p175 bra 	$L__BB0_100;
// %bb.98:                              // %__nv_fmaf_rn.exit4.i.i.i2546.preheader
	mov.f32 	%f560, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f559,%f560;
	// end inline asm
$L__BB0_99:                             // %__nv_fmaf_rn.exit4.i.i.i2546
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r441, %r3449, 192937984;
	add.s32 	%r442, %r3448, %r441;
	mov.b32 	%f561, %r442;
	mul.f32 	%f562, %f559, %f561;
	sub.f32 	%f563, %f561, %f562;
	fma.rn.f32 	%f564, %f563, %f559, %f562;
	sub.f32 	%f565, %f561, %f564;
	fma.rz.f32 	%f566, %f565, %f559, %f564;
	cvt.rzi.f32.f32 	%f567, %f566;
	sub.f32 	%f729, %f561, %f567;
	sub.s32 	%r3449, %r3449, %r441;
	mov.b32 	%r3448, %f729;
	setp.ne.s32 	%p176, %r3449, 0;
	setp.ne.s32 	%p177, %r3448, 0;
	and.pred  	%p178, %p176, %p177;
	@%p178 bra 	$L__BB0_99;
$L__BB0_100:                            // %__internal_fmodf_slowpath_mod.exit.i.i2548
	setp.gt.u32 	%p179, %r59, 2139095039;
	selp.f32 	%f568, 0f7FFFFFFF, 0f4B800000, %p179;
	mul.f32 	%f569, %f729, 0f34000000;
	mul.f32 	%f730, %f568, %f569;
	bra.uni 	$L__BB0_101;
$L__BB0_91:                             // %__nv_fast_fdividef.exit.i.i.i2525
	div.approx.f32 	%f552, %f730, %f703;
	cvt.rzi.f32.f32 	%f728, %f552;
	fma.rn.f32 	%f97, %f728, 0fC0000000, %f730;
	mov.b32 	%r58, %f97;
	setp.lt.u32 	%p170, %r58, 1073741824;
	@%p170 bra 	$L__BB0_96;
// %bb.92:
	setp.lt.u32 	%p171, %r58, -2147483647;
	@%p171 bra 	$L__BB0_94;
// %bb.93:
	add.f32 	%f557, %f728, 0fBF800000;
	setp.lt.f32 	%p174, %f97, 0fC0000000;
	add.f32 	%f558, %f557, 0fBF800000;
	selp.f32 	%f728, %f558, %f557, %p174;
	bra.uni 	$L__BB0_96;
$L__BB0_94:
	add.f32 	%f728, %f728, 0f3F800000;
	setp.ltu.f32 	%p172, %f97, 0f40800000;
	@%p172 bra 	$L__BB0_96;
// %bb.95:                              // %__nv_fmaf_rn.exit.i.i.i2529
	add.f32 	%f553, %f728, 0f3F800000;
	fma.rn.f32 	%f555, %f703, 0fC0400000, %f97;
	setp.ge.f32 	%p173, %f555, 0f00000000;
	add.f32 	%f556, %f553, 0f3F800000;
	selp.f32 	%f728, %f556, %f553, %p173;
$L__BB0_96:                             // %__internal_fmodf_fastpath_quot.exit.i.i2532
	fma.rn.f32 	%f730, %f728, 0fC0000000, %f730;
$L__BB0_101:                            // %__internal_fmodf_kernel.exit.i2551
	abs.f32 	%f570, %f730;
	setp.gtu.f32 	%p180, %f570, 0f7F800000;
	@%p180 bra 	$L__BB0_103;
// %bb.102:
	mov.b32 	%r443, %f730;
	or.b32  	%r444, %r25, %r443;
	mov.b32 	%f730, %r444;
$L__BB0_103:                            // %__nv_fmodf.exit2552
	@%p87 bra 	$L__BB0_115;
// %bb.104:
	@%p325 bra 	$L__BB0_111;
	bra.uni 	$L__BB0_105;
$L__BB0_111:
	mov.b32 	%r69, %f734;
	and.b32  	%r459, %r69, 8388607;
	or.b32  	%r3450, %r459, 1065353216;
	mov.b32 	%f733, %r3450;
	add.s32 	%r460, %r69, -1073741824;
	and.b32  	%r3451, %r460, -8388608;
	setp.eq.s32 	%p195, %r3451, 0;
	@%p195 bra 	$L__BB0_114;
// %bb.112:                             // %__nv_fmaf_rn.exit4.i.i.i2577.preheader
	mov.f32 	%f612, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f611,%f612;
	// end inline asm
$L__BB0_113:                            // %__nv_fmaf_rn.exit4.i.i.i2577
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r461, %r3451, 192937984;
	add.s32 	%r462, %r3450, %r461;
	mov.b32 	%f613, %r462;
	mul.f32 	%f614, %f611, %f613;
	sub.f32 	%f615, %f613, %f614;
	fma.rn.f32 	%f616, %f615, %f611, %f614;
	sub.f32 	%f617, %f613, %f616;
	fma.rz.f32 	%f618, %f617, %f611, %f616;
	cvt.rzi.f32.f32 	%f619, %f618;
	sub.f32 	%f733, %f613, %f619;
	sub.s32 	%r3451, %r3451, %r461;
	mov.b32 	%r3450, %f733;
	setp.ne.s32 	%p196, %r3451, 0;
	setp.ne.s32 	%p197, %r3450, 0;
	and.pred  	%p198, %p196, %p197;
	@%p198 bra 	$L__BB0_113;
$L__BB0_114:                            // %__internal_fmodf_slowpath_mod.exit.i.i2579
	setp.gt.u32 	%p199, %r69, 2139095039;
	selp.f32 	%f620, 0f7FFFFFFF, 0f4B800000, %p199;
	mul.f32 	%f621, %f733, 0f34000000;
	mul.f32 	%f734, %f620, %f621;
	bra.uni 	$L__BB0_115;
$L__BB0_105:                            // %__nv_fast_fdividef.exit.i.i.i2556
	div.approx.f32 	%f604, %f734, %f703;
	cvt.rzi.f32.f32 	%f732, %f604;
	fma.rn.f32 	%f112, %f732, 0fC0000000, %f734;
	mov.b32 	%r68, %f112;
	setp.lt.u32 	%p190, %r68, 1073741824;
	@%p190 bra 	$L__BB0_110;
// %bb.106:
	setp.lt.u32 	%p191, %r68, -2147483647;
	@%p191 bra 	$L__BB0_108;
// %bb.107:
	add.f32 	%f609, %f732, 0fBF800000;
	setp.lt.f32 	%p194, %f112, 0fC0000000;
	add.f32 	%f610, %f609, 0fBF800000;
	selp.f32 	%f732, %f610, %f609, %p194;
	bra.uni 	$L__BB0_110;
$L__BB0_108:
	add.f32 	%f732, %f732, 0f3F800000;
	setp.ltu.f32 	%p192, %f112, 0f40800000;
	@%p192 bra 	$L__BB0_110;
// %bb.109:                             // %__nv_fmaf_rn.exit.i.i.i2560
	add.f32 	%f605, %f732, 0f3F800000;
	fma.rn.f32 	%f607, %f703, 0fC0400000, %f112;
	setp.ge.f32 	%p193, %f607, 0f00000000;
	add.f32 	%f608, %f605, 0f3F800000;
	selp.f32 	%f732, %f608, %f605, %p193;
$L__BB0_110:                            // %__internal_fmodf_fastpath_quot.exit.i.i2563
	fma.rn.f32 	%f734, %f732, 0fC0000000, %f734;
$L__BB0_115:                            // %__internal_fmodf_kernel.exit.i2582
	abs.f32 	%f622, %f734;
	setp.gtu.f32 	%p200, %f622, 0f7F800000;
	@%p200 bra 	$L__BB0_117;
// %bb.116:
	mov.b32 	%r463, %f734;
	or.b32  	%r464, %r37, %r463;
	mov.b32 	%f734, %r464;
$L__BB0_117:                            // %__nv_fmodf.exit2583
	add.f32 	%f623, %f734, %f734;
	mov.b32 	%r465, %f623;
	and.b32  	%r466, %r465, -2147483648;
	or.b32  	%r467, %r466, 1056964608;
	mov.b32 	%f624, %r467;
	add.f32 	%f625, %f623, %f624;
	cvt.rzi.f32.f32 	%f626, %f625;
	abs.f32 	%f627, %f623;
	setp.gt.f32 	%p202, %f627, 0f4B000000;
	selp.f32 	%f628, %f623, %f626, %p202;
	cvt.rzi.f32.f32 	%f629, %f623;
	setp.lt.f32 	%p203, %f627, 0f3F000000;
	selp.f32 	%f630, %f629, %f628, %p203;
	cvt.rzi.s32.f32 	%r468, %f630;
	fma.rn.f32 	%f631, %f630, 0fBF000000, %f734;
	mul.f32 	%f632, %f631, %f631;
	fma.rn.f32 	%f633, %f632, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f634, %f632, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f635, %f633, %f632, 0fC0A55DF6;
	fma.rn.f32 	%f636, %f634, %f632, 0f4081E0CF;
	fma.rn.f32 	%f637, %f632, %f631, 0f00000000;
	fma.rn.f32 	%f638, %f636, %f632, 0fC09DE9E6;
	fma.rn.f32 	%f639, %f635, %f637, 0f00000000;
	fma.rn.f32 	%f640, %f638, %f632, 0f3F800000;
	fma.rn.f32 	%f641, %f631, 0f40490FDB, %f639;
	and.b32  	%r469, %r468, 1;
	setp.eq.b32 	%p204, %r469, 1;
	selp.f32 	%f642, %f640, %f641, %p204;
	selp.f32 	%f643, %f641, %f640, %p204;
	and.b32  	%r470, %r468, 2;
	setp.eq.s32 	%p205, %r470, 0;
	neg.f32 	%f644, %f642;
	selp.f32 	%f645, %f642, %f644, %p205;
	add.s32 	%r471, %r468, 1;
	and.b32  	%r472, %r471, 2;
	setp.eq.s32 	%p206, %r472, 0;
	sub.f32 	%f647, %f230, %f643;
	cvt.rzi.f32.f32 	%f649, %f734;
	setp.eq.f32 	%p207, %f649, %f734;
	mul.f32 	%f650, %f734, 0f00000000;
	selp.f32 	%f148, %f650, %f645, %p207;
	abs.f32 	%f651, %f734;
	@%p107 bra 	$L__BB0_129;
// %bb.118:
	@%p326 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_119;
$L__BB0_125:
	mov.b32 	%r77, %f738;
	and.b32  	%r473, %r77, 8388607;
	or.b32  	%r3452, %r473, 1065353216;
	mov.b32 	%f737, %r3452;
	add.s32 	%r474, %r77, -1073741824;
	and.b32  	%r3453, %r474, -8388608;
	setp.eq.s32 	%p215, %r3453, 0;
	@%p215 bra 	$L__BB0_128;
// %bb.126:                             // %__nv_fmaf_rn.exit4.i.i.i2608.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_127:                            // %__nv_fmaf_rn.exit4.i.i.i2608
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r475, %r3453, 192937984;
	add.s32 	%r476, %r3452, %r475;
	mov.b32 	%f663, %r476;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f737, %f663, %f669;
	sub.s32 	%r3453, %r3453, %r475;
	mov.b32 	%r3452, %f737;
	setp.ne.s32 	%p216, %r3453, 0;
	setp.ne.s32 	%p217, %r3452, 0;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_127;
$L__BB0_128:                            // %__internal_fmodf_slowpath_mod.exit.i.i2610
	setp.gt.u32 	%p219, %r77, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p219;
	mul.f32 	%f671, %f737, 0f34000000;
	mul.f32 	%f738, %f670, %f671;
	bra.uni 	$L__BB0_129;
$L__BB0_119:                            // %__nv_fast_fdividef.exit.i.i.i2587
	div.approx.f32 	%f654, %f738, %f703;
	cvt.rzi.f32.f32 	%f736, %f654;
	fma.rn.f32 	%f129, %f736, 0fC0000000, %f738;
	mov.b32 	%r76, %f129;
	setp.lt.u32 	%p210, %r76, 1073741824;
	@%p210 bra 	$L__BB0_124;
// %bb.120:
	setp.lt.u32 	%p211, %r76, -2147483647;
	@%p211 bra 	$L__BB0_122;
// %bb.121:
	add.f32 	%f659, %f736, 0fBF800000;
	setp.lt.f32 	%p214, %f129, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f736, %f660, %f659, %p214;
	bra.uni 	$L__BB0_124;
$L__BB0_122:
	add.f32 	%f736, %f736, 0f3F800000;
	setp.ltu.f32 	%p212, %f129, 0f40800000;
	@%p212 bra 	$L__BB0_124;
// %bb.123:                             // %__nv_fmaf_rn.exit.i.i.i2591
	add.f32 	%f655, %f736, 0f3F800000;
	fma.rn.f32 	%f657, %f703, 0fC0400000, %f129;
	setp.ge.f32 	%p213, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f736, %f658, %f655, %p213;
$L__BB0_124:                            // %__internal_fmodf_fastpath_quot.exit.i.i2594
	fma.rn.f32 	%f738, %f736, 0fC0000000, %f738;
$L__BB0_129:                            // %__internal_fmodf_kernel.exit.i2613
	selp.f32 	%f648, %f643, %f647, %p206;
	setp.gt.f32 	%p208, %f651, 0f4B800000;
	add.f32 	%f652, %f148, 0f3F800000;
	abs.f32 	%f672, %f738;
	setp.gtu.f32 	%p220, %f672, 0f7F800000;
	@%p220 bra 	$L__BB0_131;
// %bb.130:
	mov.b32 	%r477, %f738;
	or.b32  	%r478, %r46, %r477;
	mov.b32 	%f738, %r478;
$L__BB0_131:                            // %__nv_fmodf.exit2614
	selp.f32 	%f127, %f652, %f648, %p208;
	add.f32 	%f673, %f738, %f738;
	mov.b32 	%r479, %f673;
	and.b32  	%r480, %r479, -2147483648;
	or.b32  	%r481, %r480, 1056964608;
	mov.b32 	%f674, %r481;
	add.f32 	%f675, %f673, %f674;
	cvt.rzi.f32.f32 	%f676, %f675;
	abs.f32 	%f677, %f673;
	setp.gt.f32 	%p222, %f677, 0f4B000000;
	selp.f32 	%f678, %f673, %f676, %p222;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p223, %f677, 0f3F000000;
	selp.f32 	%f680, %f679, %f678, %p223;
	cvt.rzi.s32.f32 	%r482, %f680;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f738;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	and.b32  	%r483, %r482, 1;
	setp.eq.b32 	%p224, %r483, 1;
	selp.f32 	%f692, %f690, %f691, %p224;
	selp.f32 	%f693, %f691, %f690, %p224;
	and.b32  	%r484, %r482, 2;
	setp.eq.s32 	%p225, %r484, 0;
	neg.f32 	%f694, %f692;
	selp.f32 	%f695, %f692, %f694, %p225;
	add.s32 	%r485, %r482, 1;
	and.b32  	%r486, %r485, 2;
	setp.eq.s32 	%p226, %r486, 0;
	sub.f32 	%f697, %f230, %f693;
	selp.f32 	%f698, %f693, %f697, %p226;
	cvt.rzi.f32.f32 	%f699, %f738;
	setp.eq.f32 	%p227, %f699, %f738;
	mul.f32 	%f700, %f738, 0f00000000;
	selp.f32 	%f150, %f700, %f695, %p227;
	abs.f32 	%f701, %f738;
	setp.gt.f32 	%p228, %f701, 0f4B800000;
	add.f32 	%f702, %f150, 0f3F800000;
	selp.f32 	%f144, %f702, %f698, %p228;
	mov.f32 	%f147, %f127;
	mov.f32 	%f149, %f144;
	@%p127 bra 	$L__BB0_133;
// %bb.132:                             // %L975
	neg.f32 	%f149, %f150;
	neg.f32 	%f147, %f148;
	mov.f32 	%f148, %f127;
	mov.f32 	%f150, %f144;
$L__BB0_133:                            // %L977
	setp.gt.u32 	%p229, %r3, 15;
	mov.u32 	%r171, 999999999;
	@%p229 bra 	$L__BB0_191;
// %bb.134:                             // %L1007
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	shl.b32 	%r494, %r3, 4;
	and.b32  	%r495, %r494, 240;
	or.b32  	%r496, %r495, %r4;
	mul.wide.u32 	%rd83, %r496, 4;
	add.s64 	%rd84, %rd1, %rd83;
	ld.global.u32 	%r497, [%rd84];
	shl.b32 	%r498, %r497, 16;
	cvt.s32.s16 	%r86, %r497;
	shr.s32 	%r87, %r497, 16;
	or.b32  	%r499, %r498, 65535;
	setp.lt.u32 	%p230, %r499, 1114111;
	setp.lt.u32 	%p231, %r497, 1048576;
	and.pred  	%p232, %p230, %p231;
	@%p232 bra 	$L__BB0_190;
	bra.uni 	$L__BB0_135;
$L__BB0_190:                            // %L1247
	mul.lo.s32 	%r503, %r87, 546;
	mad.lo.s32 	%r171, %r86, 33, %r503;
$L__BB0_191:                            // %pass537
	add.f32 	%f207, %f746, %f746;
	mov.b32 	%r320, %f207;
	add.f32 	%f469, %f750, %f750;
	and.b32  	%r321, %r320, -2147483648;
	add.f32 	%f261, %f706, %f706;
	add.f32 	%f313, %f710, %f710;
	mov.b32 	%r417, %f469;
	or.b32  	%r322, %r321, 1056964608;
	mov.b32 	%r336, %f261;
	mov.b32 	%r358, %f313;
	and.b32  	%r418, %r417, -2147483648;
	add.f32 	%f521, %f726, %f726;
	add.f32 	%f571, %f730, %f730;
	mov.b32 	%f208, %r322;
	and.b32  	%r337, %r336, -2147483648;
	and.b32  	%r359, %r358, -2147483648;
	or.b32  	%r419, %r418, 1056964608;
	mov.b32 	%r431, %f521;
	mov.b32 	%r451, %f571;
	add.f32 	%f209, %f207, %f208;
	abs.f32 	%f211, %f207;
	or.b32  	%r338, %r337, 1056964608;
	or.b32  	%r360, %r359, 1056964608;
	mov.b32 	%f470, %r419;
	and.b32  	%r432, %r431, -2147483648;
	and.b32  	%r452, %r451, -2147483648;
	cvt.rzi.f32.f32 	%f210, %f209;
	setp.gt.f32 	%p40, %f211, 0f4B000000;
	mov.b32 	%f262, %r338;
	mov.b32 	%f314, %r360;
	add.f32 	%f471, %f469, %f470;
	abs.f32 	%f473, %f469;
	or.b32  	%r433, %r432, 1056964608;
	or.b32  	%r453, %r452, 1056964608;
	selp.f32 	%f212, %f207, %f210, %p40;
	cvt.rzi.f32.f32 	%f213, %f207;
	setp.lt.f32 	%p41, %f211, 0f3F000000;
	add.f32 	%f263, %f261, %f262;
	abs.f32 	%f265, %f261;
	add.f32 	%f315, %f313, %f314;
	abs.f32 	%f317, %f313;
	cvt.rzi.f32.f32 	%f472, %f471;
	setp.gt.f32 	%p142, %f473, 0f4B000000;
	mov.b32 	%f522, %r433;
	mov.b32 	%f572, %r453;
	selp.f32 	%f214, %f213, %f212, %p41;
	cvt.rzi.f32.f32 	%f264, %f263;
	setp.gt.f32 	%p60, %f265, 0f4B000000;
	cvt.rzi.f32.f32 	%f316, %f315;
	setp.gt.f32 	%p80, %f317, 0f4B000000;
	selp.f32 	%f474, %f469, %f472, %p142;
	cvt.rzi.f32.f32 	%f475, %f469;
	setp.lt.f32 	%p143, %f473, 0f3F000000;
	add.f32 	%f523, %f521, %f522;
	abs.f32 	%f525, %f521;
	add.f32 	%f573, %f571, %f572;
	abs.f32 	%f575, %f571;
	fma.rn.f32 	%f215, %f214, 0fBF000000, %f746;
	selp.f32 	%f266, %f261, %f264, %p60;
	cvt.rzi.f32.f32 	%f267, %f261;
	setp.lt.f32 	%p61, %f265, 0f3F000000;
	selp.f32 	%f318, %f313, %f316, %p80;
	cvt.rzi.f32.f32 	%f319, %f313;
	setp.lt.f32 	%p81, %f317, 0f3F000000;
	selp.f32 	%f476, %f475, %f474, %p143;
	cvt.rzi.f32.f32 	%f524, %f523;
	setp.gt.f32 	%p162, %f525, 0f4B000000;
	cvt.rzi.f32.f32 	%f574, %f573;
	setp.gt.f32 	%p182, %f575, 0f4B000000;
	mul.f32 	%f216, %f215, %f215;
	selp.f32 	%f268, %f267, %f266, %p61;
	selp.f32 	%f320, %f319, %f318, %p81;
	fma.rn.f32 	%f477, %f476, 0fBF000000, %f750;
	selp.f32 	%f526, %f521, %f524, %p162;
	cvt.rzi.f32.f32 	%f527, %f521;
	setp.lt.f32 	%p163, %f525, 0f3F000000;
	selp.f32 	%f576, %f571, %f574, %p182;
	cvt.rzi.f32.f32 	%f577, %f571;
	setp.lt.f32 	%p183, %f575, 0f3F000000;
	fma.rn.f32 	%f217, %f216, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f218, %f216, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f269, %f268, 0fBF000000, %f706;
	fma.rn.f32 	%f321, %f320, 0fBF000000, %f710;
	mul.f32 	%f478, %f477, %f477;
	selp.f32 	%f528, %f527, %f526, %p163;
	selp.f32 	%f578, %f577, %f576, %p183;
	cvt.rzi.s32.f32 	%r323, %f214;
	fma.rn.f32 	%f219, %f217, %f216, 0fC0A55DF6;
	fma.rn.f32 	%f220, %f218, %f216, 0f4081E0CF;
	fma.rn.f32 	%f221, %f216, %f215, 0f00000000;
	mul.f32 	%f270, %f269, %f269;
	mul.f32 	%f322, %f321, %f321;
	fma.rn.f32 	%f479, %f478, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f480, %f478, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f529, %f528, 0fBF000000, %f726;
	fma.rn.f32 	%f579, %f578, 0fBF000000, %f730;
	fma.rn.f32 	%f222, %f220, %f216, 0fC09DE9E6;
	fma.rn.f32 	%f223, %f219, %f221, 0f00000000;
	and.b32  	%r324, %r323, 1;
	fma.rn.f32 	%f271, %f270, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f272, %f270, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f323, %f322, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f324, %f322, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r420, %f476;
	fma.rn.f32 	%f481, %f479, %f478, 0fC0A55DF6;
	fma.rn.f32 	%f482, %f480, %f478, 0f4081E0CF;
	fma.rn.f32 	%f483, %f478, %f477, 0f00000000;
	mul.f32 	%f530, %f529, %f529;
	mul.f32 	%f580, %f579, %f579;
	fma.rn.f32 	%f224, %f222, %f216, 0f3F800000;
	fma.rn.f32 	%f225, %f215, 0f40490FDB, %f223;
	setp.eq.b32 	%p42, %r324, 1;
	cvt.rzi.s32.f32 	%r339, %f268;
	fma.rn.f32 	%f273, %f271, %f270, 0fC0A55DF6;
	fma.rn.f32 	%f274, %f272, %f270, 0f4081E0CF;
	fma.rn.f32 	%f275, %f270, %f269, 0f00000000;
	cvt.rzi.s32.f32 	%r361, %f320;
	fma.rn.f32 	%f325, %f323, %f322, 0fC0A55DF6;
	fma.rn.f32 	%f326, %f324, %f322, 0f4081E0CF;
	fma.rn.f32 	%f327, %f322, %f321, 0f00000000;
	fma.rn.f32 	%f484, %f482, %f478, 0fC09DE9E6;
	fma.rn.f32 	%f485, %f481, %f483, 0f00000000;
	and.b32  	%r421, %r420, 1;
	fma.rn.f32 	%f531, %f530, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f532, %f530, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f581, %f580, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f582, %f580, 0f3E684E12, 0fBFAAD2E0;
	selp.f32 	%f226, %f224, %f225, %p42;
	and.b32  	%r325, %r323, 2;
	fma.rn.f32 	%f276, %f274, %f270, 0fC09DE9E6;
	fma.rn.f32 	%f277, %f273, %f275, 0f00000000;
	and.b32  	%r340, %r339, 1;
	fma.rn.f32 	%f328, %f326, %f322, 0fC09DE9E6;
	fma.rn.f32 	%f329, %f325, %f327, 0f00000000;
	and.b32  	%r362, %r361, 1;
	fma.rn.f32 	%f486, %f484, %f478, 0f3F800000;
	fma.rn.f32 	%f487, %f477, 0f40490FDB, %f485;
	setp.eq.b32 	%p144, %r421, 1;
	cvt.rzi.s32.f32 	%r434, %f528;
	fma.rn.f32 	%f533, %f531, %f530, 0fC0A55DF6;
	fma.rn.f32 	%f534, %f532, %f530, 0f4081E0CF;
	fma.rn.f32 	%f535, %f530, %f529, 0f00000000;
	cvt.rzi.s32.f32 	%r454, %f578;
	fma.rn.f32 	%f583, %f581, %f580, 0fC0A55DF6;
	fma.rn.f32 	%f584, %f582, %f580, 0f4081E0CF;
	fma.rn.f32 	%f585, %f580, %f579, 0f00000000;
	setp.eq.s32 	%p43, %r325, 0;
	neg.f32 	%f228, %f226;
	add.s32 	%r326, %r323, 1;
	cvt.rzi.f32.f32 	%f233, %f746;
	fma.rn.f32 	%f278, %f276, %f270, 0f3F800000;
	fma.rn.f32 	%f279, %f269, 0f40490FDB, %f277;
	setp.eq.b32 	%p62, %r340, 1;
	fma.rn.f32 	%f330, %f328, %f322, 0f3F800000;
	fma.rn.f32 	%f331, %f321, 0f40490FDB, %f329;
	setp.eq.b32 	%p82, %r362, 1;
	selp.f32 	%f488, %f486, %f487, %p144;
	and.b32  	%r422, %r420, 2;
	fma.rn.f32 	%f536, %f534, %f530, 0fC09DE9E6;
	fma.rn.f32 	%f537, %f533, %f535, 0f00000000;
	and.b32  	%r435, %r434, 1;
	fma.rn.f32 	%f586, %f584, %f580, 0fC09DE9E6;
	fma.rn.f32 	%f587, %f583, %f585, 0f00000000;
	and.b32  	%r455, %r454, 1;
	selp.f32 	%f227, %f225, %f224, %p42;
	selp.f32 	%f229, %f226, %f228, %p43;
	and.b32  	%r327, %r326, 2;
	setp.eq.f32 	%p45, %f233, %f746;
	mul.f32 	%f234, %f746, 0f00000000;
	selp.f32 	%f280, %f278, %f279, %p62;
	and.b32  	%r341, %r339, 2;
	selp.f32 	%f332, %f330, %f331, %p82;
	and.b32  	%r363, %r361, 2;
	setp.eq.s32 	%p145, %r422, 0;
	neg.f32 	%f490, %f488;
	add.s32 	%r423, %r420, 1;
	cvt.rzi.f32.f32 	%f495, %f750;
	fma.rn.f32 	%f538, %f536, %f530, 0f3F800000;
	fma.rn.f32 	%f539, %f529, 0f40490FDB, %f537;
	setp.eq.b32 	%p164, %r435, 1;
	fma.rn.f32 	%f588, %f586, %f580, 0f3F800000;
	fma.rn.f32 	%f589, %f579, 0f40490FDB, %f587;
	setp.eq.b32 	%p184, %r455, 1;
	setp.eq.s32 	%p44, %r327, 0;
	sub.f32 	%f231, %f230, %f227;
	selp.f32 	%f235, %f234, %f229, %p45;
	abs.f32 	%f236, %f746;
	setp.eq.s32 	%p63, %r341, 0;
	neg.f32 	%f282, %f280;
	add.s32 	%r342, %r339, 1;
	cvt.rzi.f32.f32 	%f287, %f706;
	setp.eq.s32 	%p83, %r363, 0;
	neg.f32 	%f334, %f332;
	add.s32 	%r364, %r361, 1;
	cvt.rzi.f32.f32 	%f339, %f710;
	selp.f32 	%f489, %f487, %f486, %p144;
	selp.f32 	%f491, %f488, %f490, %p145;
	and.b32  	%r424, %r423, 2;
	setp.eq.f32 	%p147, %f495, %f750;
	mul.f32 	%f496, %f750, 0f00000000;
	selp.f32 	%f540, %f538, %f539, %p164;
	and.b32  	%r436, %r434, 2;
	selp.f32 	%f590, %f588, %f589, %p184;
	and.b32  	%r456, %r454, 2;
	selp.f32 	%f232, %f227, %f231, %p44;
	setp.gt.f32 	%p46, %f236, 0f4B800000;
	add.f32 	%f237, %f235, 0f3F800000;
	selp.f32 	%f281, %f279, %f278, %p62;
	selp.f32 	%f283, %f280, %f282, %p63;
	and.b32  	%r343, %r342, 2;
	setp.eq.f32 	%p65, %f287, %f706;
	mul.f32 	%f288, %f706, 0f00000000;
	selp.f32 	%f333, %f331, %f330, %p82;
	selp.f32 	%f335, %f332, %f334, %p83;
	and.b32  	%r365, %r364, 2;
	setp.eq.f32 	%p85, %f339, %f710;
	mul.f32 	%f340, %f710, 0f00000000;
	setp.eq.s32 	%p146, %r424, 0;
	sub.f32 	%f493, %f230, %f489;
	selp.f32 	%f497, %f496, %f491, %p147;
	abs.f32 	%f498, %f750;
	setp.eq.s32 	%p165, %r436, 0;
	neg.f32 	%f542, %f540;
	add.s32 	%r437, %r434, 1;
	cvt.rzi.f32.f32 	%f547, %f726;
	setp.eq.s32 	%p185, %r456, 0;
	neg.f32 	%f592, %f590;
	add.s32 	%r457, %r454, 1;
	cvt.rzi.f32.f32 	%f597, %f730;
	selp.f32 	%f238, %f237, %f232, %p46;
	setp.eq.s32 	%p64, %r343, 0;
	sub.f32 	%f285, %f230, %f281;
	selp.f32 	%f16, %f288, %f283, %p65;
	abs.f32 	%f289, %f706;
	setp.eq.s32 	%p84, %r365, 0;
	sub.f32 	%f337, %f230, %f333;
	selp.f32 	%f341, %f340, %f335, %p85;
	abs.f32 	%f342, %f710;
	selp.f32 	%f494, %f489, %f493, %p146;
	setp.gt.f32 	%p148, %f498, 0f4B800000;
	add.f32 	%f499, %f497, 0f3F800000;
	selp.f32 	%f541, %f539, %f538, %p164;
	selp.f32 	%f543, %f540, %f542, %p165;
	and.b32  	%r438, %r437, 2;
	setp.eq.f32 	%p167, %f547, %f726;
	mul.f32 	%f548, %f726, 0f00000000;
	selp.f32 	%f591, %f589, %f588, %p184;
	selp.f32 	%f593, %f590, %f592, %p185;
	and.b32  	%r458, %r457, 2;
	setp.eq.f32 	%p187, %f597, %f730;
	mul.f32 	%f598, %f730, 0f00000000;
	mov.b32 	%r316, %f238;
	mov.b32 	%r319, %f235;
	selp.f32 	%f286, %f281, %f285, %p64;
	setp.gt.f32 	%p66, %f289, 0f4B800000;
	add.f32 	%f290, %f16, 0f3F800000;
	selp.f32 	%f338, %f333, %f337, %p84;
	setp.gt.f32 	%p86, %f342, 0f4B800000;
	add.f32 	%f343, %f341, 0f3F800000;
	selp.f32 	%f500, %f499, %f494, %p148;
	setp.eq.s32 	%p166, %r438, 0;
	sub.f32 	%f545, %f230, %f541;
	selp.f32 	%f94, %f548, %f543, %p167;
	abs.f32 	%f549, %f726;
	setp.eq.s32 	%p186, %r458, 0;
	sub.f32 	%f595, %f230, %f591;
	selp.f32 	%f599, %f598, %f593, %p187;
	abs.f32 	%f600, %f730;
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	xor.b32  	%r315, %r319, -2147483648;
	selp.f32 	%f17, %f290, %f286, %p66;
	selp.f32 	%f344, %f343, %f338, %p86;
	mov.b32 	%r413, %f500;
	mov.b32 	%r416, %f497;
	selp.f32 	%f546, %f541, %f545, %p166;
	setp.gt.f32 	%p168, %f549, 0f4B800000;
	add.f32 	%f550, %f94, 0f3F800000;
	selp.f32 	%f596, %f591, %f595, %p186;
	setp.gt.f32 	%p188, %f600, 0f4B800000;
	add.f32 	%f601, %f599, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r314, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r317, %r319, %r316;
	// end inline asm
	mov.b32 	%r354, %f344;
	mov.b32 	%r353, %f17;
	mov.b32 	%r357, %f341;
	mov.b32 	%r356, %f16;
	mov.b32 	%r400, %f75;
	mov.b32 	%r401, %f77;
	mov.b32 	%r403, %f76;
	mov.b32 	%r404, %f78;
	xor.b32  	%r412, %r416, -2147483648;
	selp.f32 	%f95, %f550, %f546, %p168;
	selp.f32 	%f602, %f601, %f596, %p188;
	// begin inline asm
	cvt.rn.f16x2.f32 %r352, %r354, %r353;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r355, %r357, %r356;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r399, %r401, %r400;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r402, %r404, %r403;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r411, %r413, %r412;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r414, %r416, %r413;
	// end inline asm
	mov.b32 	%r447, %f602;
	mov.b32 	%r446, %f95;
	mov.b32 	%r450, %f599;
	mov.b32 	%r449, %f94;
	// begin inline asm
	cvt.rn.f16x2.f32 %r445, %r447, %r446;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r448, %r450, %r449;
	// end inline asm
	mov.b32 	%r488, %f147;
	mov.b32 	%r489, %f149;
	// begin inline asm
	cvt.rn.f16x2.f32 %r487, %r489, %r488;
	// end inline asm
	mov.b32 	%r491, %f148;
	mov.b32 	%r492, %f150;
	// begin inline asm
	cvt.rn.f16x2.f32 %r490, %r492, %r491;
	// end inline asm
	shl.b32 	%r505, %r4, 1;
	shr.u32 	%r506, %r3, 3;
	bfe.u32 	%r507, %r3, 3, 1;
	and.b32  	%r508, %r505, 14;
	or.b32  	%r509, %r508, %r507;
	and.b32  	%r510, %r147, 1;
	and.b32  	%r511, %r506, 2;
	or.b32  	%r512, %r510, %r511;
	shl.b32 	%r513, %r512, 4;
	shl.b32 	%r514, %r3, 6;
	and.b32  	%r515, %r514, 192;
	or.b32  	%r516, %r513, %r509;
	or.b32  	%r517, %r516, %r515;
	or.b32  	%r518, %r517, %r2;
	mul.wide.u32 	%rd90, %r518, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.u32 	%r172, [%rd91];
	ld.global.u32 	%r173, [%rd91+1024];
	shl.b32 	%r519, %r285, 13;
	shl.b32 	%r520, %r289, 7;
	add.s32 	%r174, %r520, %r519;
	shl.b32 	%r521, %r1, 7;
	shl.b32 	%r522, %r3, 2;
	or.b32  	%r175, %r522, %r521;
	and.b32  	%r176, %r3, 16;
	shr.u32 	%r523, %r3, 4;
	and.b32  	%r524, %r159, 30;
	or.b32  	%r525, %r524, %r523;
	mul.lo.s32 	%r526, %r525, 257;
	and.b32  	%r527, %r5, 224;
	shr.u32 	%r528, %r4, 3;
	mad.lo.s32 	%r529, %r528, 257, %r527;
	or.b32  	%r530, %r528, 2;
	mad.lo.s32 	%r531, %r530, 257, %r527;
	or.b32  	%r532, %r528, 4;
	mad.lo.s32 	%r533, %r532, 257, %r527;
	or.b32  	%r534, %r528, 6;
	mad.lo.s32 	%r535, %r534, 257, %r527;
	or.b32  	%r536, %r528, 8;
	mad.lo.s32 	%r537, %r536, 257, %r527;
	or.b32  	%r538, %r528, 10;
	mad.lo.s32 	%r539, %r538, 257, %r527;
	or.b32  	%r540, %r528, 12;
	mad.lo.s32 	%r541, %r540, 257, %r527;
	or.b32  	%r542, %r528, 14;
	mad.lo.s32 	%r543, %r542, 257, %r527;
	or.b32  	%r544, %r528, 16;
	mad.lo.s32 	%r545, %r544, 257, %r527;
	or.b32  	%r546, %r528, 18;
	mad.lo.s32 	%r547, %r546, 257, %r527;
	or.b32  	%r548, %r528, 20;
	mad.lo.s32 	%r549, %r548, 257, %r527;
	or.b32  	%r550, %r528, 22;
	mad.lo.s32 	%r551, %r550, 257, %r527;
	or.b32  	%r552, %r528, 24;
	mad.lo.s32 	%r553, %r552, 257, %r527;
	or.b32  	%r554, %r528, 26;
	mad.lo.s32 	%r555, %r554, 257, %r527;
	or.b32  	%r556, %r528, 28;
	mad.lo.s32 	%r557, %r556, 257, %r527;
	or.b32  	%r558, %r528, 30;
	mad.lo.s32 	%r559, %r558, 257, %r527;
	mul.lo.s32 	%r560, %r146, 2184;
	mad.lo.s32 	%r561, %r512, 546, %r560;
	mad.lo.s32 	%r562, %r509, 33, %r561;
	setp.lt.u32 	%p234, %r3, 4;
	setp.eq.s32 	%p235, %r147, 4;
	setp.eq.s32 	%p236, %r147, 5;
	bfe.s32 	%r563, %r3, 2, 1;
	and.b32  	%r564, %r563, 516;
	bfe.s32 	%r565, %r3, 3, 1;
	and.b32  	%r566, %r3, 8;
	setp.eq.s32 	%p237, %r566, 0;
	and.b32  	%r567, %r565, 258;
	or.b32  	%r568, %r508, %r523;
	selp.b32 	%r569, 0, 1032, %p127;
	and.b32  	%r570, %r3, 1;
	neg.s32 	%r571, %r570;
	setp.eq.b32 	%p238, %r570, 1;
	and.b32  	%r572, %r571, 2064;
	or.b32  	%r573, %r567, %r564;
	add.s32 	%r574, %r573, %r568;
	add.s32 	%r575, %r574, %r569;
	add.s32 	%r177, %r575, %r572;
	bfe.s32 	%r576, %r4, 2, 1;
	and.b32  	%r577, %r4, 4;
	setp.eq.s32 	%p239, %r577, 0;
	and.b32  	%r578, %r576, 516;
	and.b32  	%r579, %r522, 12;
	and.b32  	%r580, %r565, 4144;
	mul.lo.s32 	%r581, %r528, 258;
	bfe.s32 	%r582, %r4, 1, 1;
	and.b32  	%r583, %r4, 2;
	setp.eq.s32 	%p240, %r583, 0;
	and.b32  	%r584, %r582, 1032;
	and.b32  	%r585, %r4, 1;
	neg.s32 	%r586, %r585;
	setp.eq.b32 	%p241, %r585, 1;
	and.b32  	%r587, %r586, 2064;
	or.b32  	%r588, %r512, %r579;
	add.s32 	%r589, %r588, %r581;
	add.s32 	%r590, %r589, %r578;
	add.s32 	%r591, %r590, %r580;
	add.s32 	%r592, %r591, %r584;
	add.s32 	%r593, %r592, %r587;
	mul.wide.u32 	%rd92, %r593, 4;
	mov.u64 	%rd93, shmem;
	add.s64 	%rd13, %rd93, %rd92;
	selp.b64 	%rd94, 2064, 0, %p241;
	selp.b64 	%rd95, 0, 1032, %p240;
	selp.b64 	%rd96, 0, 4144, %p237;
	selp.b64 	%rd97, 0, 516, %p239;
	cvt.u64.u32 	%rd98, %r581;
	cvt.u64.u32 	%rd99, %r588;
	add.s64 	%rd100, %rd99, %rd98;
	add.s64 	%rd101, %rd100, %rd97;
	add.s64 	%rd102, %rd101, %rd96;
	add.s64 	%rd103, %rd102, %rd95;
	add.s64 	%rd104, %rd103, %rd94;
	shl.b64 	%rd105, %rd104, 2;
	add.s64 	%rd14, %rd93, %rd105;
	shl.b32 	%r594, %r287, 20;
	shl.b32 	%r595, %r291, 9;
	add.s32 	%r596, %r595, %r594;
	or.b32  	%r178, %r5, %r176;
	and.b32  	%r179, %r3, 15;
	cvt.s64.s32 	%rd15, %r596;
	add.s32 	%r597, %r4, %r526;
	mul.wide.u32 	%rd106, %r597, 4;
	add.s64 	%rd16, %rd93, %rd106;
	cvt.u64.u32 	%rd107, %r4;
	cvt.u64.u32 	%rd17, %r526;
	add.s64 	%rd108, %rd17, %rd107;
	shl.b64 	%rd109, %rd108, 2;
	add.s64 	%rd18, %rd93, %rd109;
	add.s32 	%r598, %r529, %r3;
	mul.wide.u32 	%rd110, %r598, 4;
	add.s64 	%rd19, %rd93, %rd110;
	add.s32 	%r599, %r531, %r3;
	mul.wide.u32 	%rd111, %r599, 4;
	add.s64 	%rd20, %rd93, %rd111;
	add.s32 	%r600, %r533, %r3;
	mul.wide.u32 	%rd112, %r600, 4;
	add.s64 	%rd21, %rd93, %rd112;
	add.s32 	%r601, %r535, %r3;
	mul.wide.u32 	%rd113, %r601, 4;
	add.s64 	%rd22, %rd93, %rd113;
	add.s32 	%r602, %r537, %r3;
	mul.wide.u32 	%rd114, %r602, 4;
	add.s64 	%rd23, %rd93, %rd114;
	add.s32 	%r603, %r539, %r3;
	mul.wide.u32 	%rd115, %r603, 4;
	add.s64 	%rd24, %rd93, %rd115;
	add.s32 	%r604, %r541, %r3;
	mul.wide.u32 	%rd116, %r604, 4;
	add.s64 	%rd25, %rd93, %rd116;
	add.s32 	%r605, %r543, %r3;
	mul.wide.u32 	%rd117, %r605, 4;
	add.s64 	%rd26, %rd93, %rd117;
	add.s32 	%r606, %r545, %r3;
	mul.wide.u32 	%rd118, %r606, 4;
	add.s64 	%rd27, %rd93, %rd118;
	add.s32 	%r607, %r547, %r3;
	mul.wide.u32 	%rd119, %r607, 4;
	add.s64 	%rd28, %rd93, %rd119;
	add.s32 	%r608, %r549, %r3;
	mul.wide.u32 	%rd120, %r608, 4;
	add.s64 	%rd29, %rd93, %rd120;
	add.s32 	%r609, %r551, %r3;
	mul.wide.u32 	%rd121, %r609, 4;
	add.s64 	%rd30, %rd93, %rd121;
	add.s32 	%r610, %r553, %r3;
	mul.wide.u32 	%rd122, %r610, 4;
	add.s64 	%rd31, %rd93, %rd122;
	add.s32 	%r611, %r555, %r3;
	mul.wide.u32 	%rd123, %r611, 4;
	add.s64 	%rd32, %rd93, %rd123;
	add.s32 	%r612, %r557, %r3;
	mul.wide.u32 	%rd124, %r612, 4;
	add.s64 	%rd33, %rd93, %rd124;
	add.s32 	%r613, %r559, %r3;
	mul.wide.u32 	%rd125, %r613, 4;
	add.s64 	%rd34, %rd93, %rd125;
	add.s32 	%r614, %r562, %r528;
	mul.wide.u32 	%rd126, %r614, 4;
	add.s64 	%rd35, %rd93, %rd126;
	add.s32 	%r615, %r562, %r530;
	mul.wide.u32 	%rd127, %r615, 4;
	add.s64 	%rd36, %rd93, %rd127;
	add.s32 	%r616, %r562, %r532;
	mul.wide.u32 	%rd128, %r616, 4;
	add.s64 	%rd37, %rd93, %rd128;
	add.s32 	%r617, %r562, %r534;
	mul.wide.u32 	%rd129, %r617, 4;
	add.s64 	%rd38, %rd93, %rd129;
	add.s32 	%r618, %r562, %r536;
	mul.wide.u32 	%rd130, %r618, 4;
	add.s64 	%rd39, %rd93, %rd130;
	add.s32 	%r619, %r562, %r538;
	mul.wide.u32 	%rd131, %r619, 4;
	add.s64 	%rd40, %rd93, %rd131;
	add.s32 	%r620, %r562, %r540;
	mul.wide.u32 	%rd132, %r620, 4;
	add.s64 	%rd41, %rd93, %rd132;
	add.s32 	%r621, %r562, %r542;
	mul.wide.u32 	%rd133, %r621, 4;
	add.s64 	%rd42, %rd93, %rd133;
	add.s32 	%r622, %r562, %r544;
	mul.wide.u32 	%rd134, %r622, 4;
	add.s64 	%rd43, %rd93, %rd134;
	add.s32 	%r623, %r562, %r546;
	mul.wide.u32 	%rd135, %r623, 4;
	add.s64 	%rd44, %rd93, %rd135;
	add.s32 	%r624, %r562, %r548;
	mul.wide.u32 	%rd136, %r624, 4;
	add.s64 	%rd45, %rd93, %rd136;
	add.s32 	%r625, %r562, %r550;
	mul.wide.u32 	%rd137, %r625, 4;
	add.s64 	%rd46, %rd93, %rd137;
	add.s32 	%r626, %r562, %r552;
	mul.wide.u32 	%rd138, %r626, 4;
	add.s64 	%rd47, %rd93, %rd138;
	add.s32 	%r627, %r562, %r554;
	mul.wide.u32 	%rd139, %r627, 4;
	add.s64 	%rd48, %rd93, %rd139;
	add.s32 	%r628, %r562, %r556;
	mul.wide.u32 	%rd140, %r628, 4;
	add.s64 	%rd49, %rd93, %rd140;
	add.s32 	%r629, %r562, %r558;
	mul.wide.u32 	%rd141, %r629, 4;
	add.s64 	%rd50, %rd93, %rd141;
	add.s32 	%r630, %r147, -1;
	setp.lt.u32 	%p242, %r630, 3;
	or.pred  	%p243, %p234, %p242;
	or.pred  	%p244, %p243, %p235;
	and.b32  	%r631, %r3, 24;
	setp.eq.s32 	%p245, %r631, 24;
	or.pred  	%p246, %p236, %p245;
	selp.b32 	%r180, 1145324612, -286331154, %p243;
	or.pred  	%p1, %p244, %p246;
	shl.b32 	%r181, %r528, 5;
	add.s32 	%r632, %r177, %r181;
	mul.wide.u32 	%rd142, %r632, 4;
	add.s64 	%rd51, %rd93, %rd142;
	cvt.u64.u32 	%rd143, %r181;
	selp.b64 	%rd144, 2064, 0, %p238;
	selp.b64 	%rd145, 0, 1032, %p127;
	cvt.u64.u32 	%rd146, %r568;
	cvt.u64.u32 	%rd147, %r573;
	add.s64 	%rd148, %rd147, %rd146;
	add.s64 	%rd149, %rd148, %rd145;
	add.s64 	%rd52, %rd149, %rd144;
	add.s64 	%rd150, %rd52, %rd143;
	shl.b64 	%rd151, %rd150, 2;
	add.s64 	%rd53, %rd93, %rd151;
	shl.b32 	%r633, %r530, 5;
	add.s32 	%r634, %r177, %r633;
	mul.wide.u32 	%rd152, %r634, 4;
	add.s64 	%rd54, %rd93, %rd152;
	cvt.u64.u32 	%rd153, %r633;
	add.s64 	%rd154, %rd52, %rd153;
	shl.b64 	%rd155, %rd154, 2;
	add.s64 	%rd55, %rd93, %rd155;
	shl.b32 	%r635, %r532, 5;
	add.s32 	%r636, %r177, %r635;
	mul.wide.u32 	%rd156, %r636, 4;
	add.s64 	%rd56, %rd93, %rd156;
	cvt.u64.u32 	%rd157, %r635;
	add.s64 	%rd158, %rd52, %rd157;
	shl.b64 	%rd159, %rd158, 2;
	add.s64 	%rd57, %rd93, %rd159;
	shl.b32 	%r637, %r534, 5;
	add.s32 	%r638, %r177, %r637;
	mul.wide.u32 	%rd160, %r638, 4;
	add.s64 	%rd58, %rd93, %rd160;
	cvt.u64.u32 	%rd161, %r637;
	add.s64 	%rd162, %rd52, %rd161;
	shl.b64 	%rd163, %rd162, 2;
	add.s64 	%rd59, %rd93, %rd163;
	add.s32 	%r639, %r593, 32;
	mul.wide.u32 	%rd164, %r639, 4;
	add.s64 	%rd60, %rd93, %rd164;
	add.s32 	%r640, %r593, 48;
	mul.wide.u32 	%rd165, %r640, 4;
	add.s64 	%rd61, %rd93, %rd165;
	add.s32 	%r641, %r593, 64;
	mul.wide.u32 	%rd166, %r641, 4;
	add.s64 	%rd62, %rd93, %rd166;
	add.s32 	%r642, %r593, 80;
	mul.wide.u32 	%rd167, %r642, 4;
	add.s64 	%rd63, %rd93, %rd167;
	add.s32 	%r643, %r593, 96;
	mul.wide.u32 	%rd168, %r643, 4;
	add.s64 	%rd64, %rd93, %rd168;
	add.s32 	%r644, %r593, 112;
	mul.wide.u32 	%rd169, %r644, 4;
	add.s64 	%rd65, %rd93, %rd169;
	add.s32 	%r645, %r593, 128;
	mul.wide.u32 	%rd170, %r645, 4;
	add.s64 	%rd66, %rd93, %rd170;
	add.s32 	%r646, %r593, 144;
	mul.wide.u32 	%rd171, %r646, 4;
	add.s64 	%rd67, %rd93, %rd171;
	add.s32 	%r647, %r593, 160;
	mul.wide.u32 	%rd172, %r647, 4;
	add.s64 	%rd68, %rd93, %rd172;
	add.s32 	%r648, %r593, 176;
	mul.wide.u32 	%rd173, %r648, 4;
	add.s64 	%rd69, %rd93, %rd173;
	add.s32 	%r649, %r593, 192;
	mul.wide.u32 	%rd174, %r649, 4;
	add.s64 	%rd70, %rd93, %rd174;
	add.s32 	%r650, %r593, 208;
	mul.wide.u32 	%rd175, %r650, 4;
	add.s64 	%rd71, %rd93, %rd175;
	add.s32 	%r651, %r593, 224;
	mul.wide.u32 	%rd176, %r651, 4;
	add.s64 	%rd72, %rd93, %rd176;
	add.s32 	%r652, %r593, 240;
	mul.wide.u32 	%rd177, %r652, 4;
	add.s64 	%rd73, %rd93, %rd177;
	mov.u32 	%r89, 0;
	setp.eq.s32 	%p248, %r176, 0;
	mov.u16 	%rs38, 25600;
	mov.u16 	%rs40, 21504;
	mov.u16 	%rs44, 18432;
	mov.u32 	%r3466, %r89;
	mov.u32 	%r3467, %r89;
	mov.u32 	%r3468, %r89;
	bra.uni 	$L__BB0_192;
$L__BB0_163:                            // %L47585
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r145, %r89, 64;
	setp.ne.s32 	%p321, %r89, 960;
	mov.u32 	%r89, %r145;
	@%p321 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_164;
$L__BB0_192:                            // %L1602
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_210 Depth 2
                                        //     Child Loop BB0_154 Depth 2
	add.s32 	%r653, %r89, %r285;
	setp.lt.s32 	%p247, %r653, %r286;
	@%p247 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_164;
$L__BB0_193:                            // %pass733
                                        //   in Loop: Header=BB0_192 Depth=1
	cvt.u32.u64 	%r846, %rd17;
	or.b32  	%r847, %r89, %r4;
	shl.b32 	%r848, %r847, 13;
	and.b32  	%r849, %r848, 7987200;
	or.b32  	%r850, %r175, %r849;
	add.s32 	%r851, %r174, %r850;
	shr.s32 	%r852, %r851, 31;
	shr.u32 	%r853, %r852, 9;
	add.s32 	%r854, %r851, %r853;
	shr.s32 	%r855, %r854, 23;
	setp.lt.s32 	%p249, %r851, 0;
	and.b32  	%r856, %r854, -8388608;
	setp.ne.s32 	%p250, %r856, %r851;
	and.pred  	%p251, %p249, %p250;
	selp.u32 	%r857, 1, 0, %p251;
	sub.s32 	%r858, %r857, %r855;
	shl.b32 	%r859, %r858, 23;
	add.s32 	%r860, %r859, %r851;
	mul.wide.s32 	%rd178, %r860, 4;
	add.s64 	%rd179, %rd3, %rd178;
	ld.global.v4.u32 	{%r861, %r862, %r863, %r864}, [%rd179];
	or.b32  	%r865, %r847, 16;
	shl.b32 	%r866, %r865, 13;
	and.b32  	%r867, %r866, 8118272;
	or.b32  	%r868, %r175, %r867;
	add.s32 	%r869, %r174, %r868;
	shr.s32 	%r870, %r869, 31;
	shr.u32 	%r871, %r870, 9;
	add.s32 	%r872, %r869, %r871;
	shr.s32 	%r873, %r872, 23;
	setp.lt.s32 	%p252, %r869, 0;
	and.b32  	%r874, %r872, -8388608;
	setp.ne.s32 	%p253, %r874, %r869;
	and.pred  	%p254, %p252, %p253;
	selp.u32 	%r875, 1, 0, %p254;
	sub.s32 	%r876, %r875, %r873;
	shl.b32 	%r877, %r876, 23;
	add.s32 	%r878, %r877, %r869;
	mul.wide.s32 	%rd180, %r878, 4;
	add.s64 	%rd181, %rd3, %rd180;
	ld.global.v4.u32 	{%r879, %r880, %r881, %r882}, [%rd181];
	and.b32  	%r883, %r89, 960;
	or.b32  	%r884, %r4, %r883;
	shl.b32 	%r885, %r884, 13;
	or.b32  	%r886, %r885, %r175;
	or.b32  	%r887, %r886, 262144;
	add.s32 	%r888, %r174, %r887;
	shr.s32 	%r889, %r888, 31;
	shr.u32 	%r890, %r889, 9;
	add.s32 	%r891, %r888, %r890;
	shr.s32 	%r892, %r891, 23;
	setp.lt.s32 	%p255, %r888, 0;
	and.b32  	%r893, %r891, -8388608;
	setp.ne.s32 	%p256, %r893, %r888;
	and.pred  	%p257, %p255, %p256;
	selp.u32 	%r894, 1, 0, %p257;
	sub.s32 	%r895, %r894, %r892;
	shl.b32 	%r896, %r895, 23;
	add.s32 	%r897, %r896, %r888;
	mul.wide.s32 	%rd182, %r897, 4;
	add.s64 	%rd183, %rd3, %rd182;
	ld.global.v4.u32 	{%r898, %r899, %r900, %r901}, [%rd183];
	or.b32  	%r902, %r886, 393216;
	add.s32 	%r903, %r174, %r902;
	shr.s32 	%r904, %r903, 31;
	shr.u32 	%r905, %r904, 9;
	add.s32 	%r906, %r903, %r905;
	shr.s32 	%r907, %r906, 23;
	setp.lt.s32 	%p258, %r903, 0;
	and.b32  	%r908, %r906, -8388608;
	setp.ne.s32 	%p259, %r908, %r903;
	and.pred  	%p260, %p258, %p259;
	selp.u32 	%r909, 1, 0, %p260;
	sub.s32 	%r910, %r909, %r907;
	shl.b32 	%r911, %r910, 23;
	add.s32 	%r912, %r911, %r903;
	mul.wide.s32 	%rd184, %r912, 4;
	add.s64 	%rd185, %rd3, %rd184;
	ld.global.v4.u32 	{%r913, %r914, %r915, %r916}, [%rd185];
	selp.b32 	%r917, %r863, %r861, %p248;
	shfl.sync.bfly.b32	%r918, %r917, 16, 31, -1;
	selp.b32 	%r656, %r861, %r918, %p248;
	selp.b32 	%r661, %r918, %r863, %p248;
	selp.b32 	%r919, %r864, %r862, %p248;
	shfl.sync.bfly.b32	%r920, %r919, 16, 31, -1;
	selp.b32 	%r664, %r862, %r920, %p248;
	selp.b32 	%r669, %r920, %r864, %p248;
	selp.b32 	%r921, %r881, %r879, %p248;
	shfl.sync.bfly.b32	%r922, %r921, 16, 31, -1;
	selp.b32 	%r672, %r879, %r922, %p248;
	selp.b32 	%r677, %r922, %r881, %p248;
	selp.b32 	%r923, %r882, %r880, %p248;
	shfl.sync.bfly.b32	%r924, %r923, 16, 31, -1;
	selp.b32 	%r680, %r880, %r924, %p248;
	selp.b32 	%r685, %r924, %r882, %p248;
	selp.b32 	%r925, %r900, %r898, %p248;
	shfl.sync.bfly.b32	%r926, %r925, 16, 31, -1;
	selp.b32 	%r688, %r898, %r926, %p248;
	selp.b32 	%r693, %r926, %r900, %p248;
	selp.b32 	%r927, %r901, %r899, %p248;
	shfl.sync.bfly.b32	%r928, %r927, 16, 31, -1;
	selp.b32 	%r696, %r899, %r928, %p248;
	selp.b32 	%r701, %r928, %r901, %p248;
	selp.b32 	%r929, %r915, %r913, %p248;
	shfl.sync.bfly.b32	%r930, %r929, 16, 31, -1;
	selp.b32 	%r704, %r913, %r930, %p248;
	selp.b32 	%r709, %r930, %r915, %p248;
	selp.b32 	%r931, %r916, %r914, %p248;
	shfl.sync.bfly.b32	%r932, %r931, 16, 31, -1;
	selp.b32 	%r712, %r914, %r932, %p248;
	selp.b32 	%r717, %r932, %r916, %p248;
	shl.b32 	%r657, %r661, 4;
	mov.u32 	%r655, 252645135;
	// begin inline asm
	lop3.b32 %r719, %r655, %r656, %r657, 202;
	// end inline asm
	shr.u32 	%r660, %r656, 4;
	// begin inline asm
	lop3.b32 %r735, %r655, %r660, %r661, 202;
	// end inline asm
	shl.b32 	%r665, %r669, 4;
	// begin inline asm
	lop3.b32 %r727, %r655, %r664, %r665, 202;
	// end inline asm
	shr.u32 	%r668, %r664, 4;
	// begin inline asm
	lop3.b32 %r743, %r655, %r668, %r669, 202;
	// end inline asm
	shl.b32 	%r673, %r677, 4;
	// begin inline asm
	lop3.b32 %r751, %r655, %r672, %r673, 202;
	// end inline asm
	shr.u32 	%r676, %r672, 4;
	// begin inline asm
	lop3.b32 %r767, %r655, %r676, %r677, 202;
	// end inline asm
	shl.b32 	%r681, %r685, 4;
	// begin inline asm
	lop3.b32 %r759, %r655, %r680, %r681, 202;
	// end inline asm
	shr.u32 	%r684, %r680, 4;
	// begin inline asm
	lop3.b32 %r775, %r655, %r684, %r685, 202;
	// end inline asm
	shl.b32 	%r689, %r693, 4;
	// begin inline asm
	lop3.b32 %r720, %r655, %r688, %r689, 202;
	// end inline asm
	shr.u32 	%r692, %r688, 4;
	// begin inline asm
	lop3.b32 %r736, %r655, %r692, %r693, 202;
	// end inline asm
	shl.b32 	%r697, %r701, 4;
	// begin inline asm
	lop3.b32 %r728, %r655, %r696, %r697, 202;
	// end inline asm
	shr.u32 	%r700, %r696, 4;
	// begin inline asm
	lop3.b32 %r744, %r655, %r700, %r701, 202;
	// end inline asm
	shl.b32 	%r705, %r709, 4;
	// begin inline asm
	lop3.b32 %r752, %r655, %r704, %r705, 202;
	// end inline asm
	shr.u32 	%r708, %r704, 4;
	// begin inline asm
	lop3.b32 %r768, %r655, %r708, %r709, 202;
	// end inline asm
	shl.b32 	%r713, %r717, 4;
	// begin inline asm
	lop3.b32 %r760, %r655, %r712, %r713, 202;
	// end inline asm
	shr.u32 	%r716, %r712, 4;
	// begin inline asm
	lop3.b32 %r776, %r655, %r716, %r717, 202;
	// end inline asm
	mov.u32 	%r721, 25152;
	// begin inline asm
	prmt.b32 %r783, %r719, %r720, %r721;
	// end inline asm
	mov.u32 	%r725, 29521;
	// begin inline asm
	prmt.b32 %r815, %r719, %r720, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r791, %r727, %r728, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r823, %r727, %r728, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r784, %r735, %r736, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r816, %r735, %r736, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r792, %r743, %r744, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r824, %r743, %r744, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r799, %r751, %r752, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r831, %r751, %r752, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r807, %r759, %r760, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r839, %r759, %r760, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r800, %r767, %r768, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r832, %r767, %r768, %r725;
	// end inline asm
	// begin inline asm
	prmt.b32 %r808, %r775, %r776, %r721;
	// end inline asm
	// begin inline asm
	prmt.b32 %r840, %r775, %r776, %r725;
	// end inline asm
	mov.u32 	%r841, 21520;
	// begin inline asm
	prmt.b32 %r782, %r783, %r784, %r841;
	// end inline asm
	mov.u32 	%r845, 30258;
	// begin inline asm
	prmt.b32 %r786, %r783, %r784, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r790, %r791, %r792, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r794, %r791, %r792, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r798, %r799, %r800, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r802, %r799, %r800, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r806, %r807, %r808, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r810, %r807, %r808, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r814, %r815, %r816, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r818, %r815, %r816, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r822, %r823, %r824, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r826, %r823, %r824, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r830, %r831, %r832, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r834, %r831, %r832, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r838, %r839, %r840, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r842, %r839, %r840, %r845;
	// end inline asm
	st.shared.u32 	[%rd16], %r782;
	st.shared.u32 	[%rd18+512], %r790;
	st.shared.u32 	[%rd18+256], %r786;
	st.shared.u32 	[%rd18+768], %r794;
	and.b32  	%r933, %r865, 31;
	add.s32 	%r934, %r933, %r846;
	mul.wide.u32 	%rd186, %r934, 4;
	add.s64 	%rd188, %rd93, %rd186;
	st.shared.u32 	[%rd188], %r798;
	cvt.u64.u32 	%rd189, %r933;
	add.s64 	%rd190, %rd17, %rd189;
	shl.b64 	%rd191, %rd190, 2;
	add.s64 	%rd192, %rd93, %rd191;
	st.shared.u32 	[%rd192+512], %r806;
	st.shared.u32 	[%rd192+256], %r802;
	st.shared.u32 	[%rd192+768], %r810;
	st.shared.u32 	[%rd18+128], %r814;
	st.shared.u32 	[%rd18+640], %r822;
	st.shared.u32 	[%rd18+384], %r818;
	st.shared.u32 	[%rd18+896], %r826;
	st.shared.u32 	[%rd192+128], %r830;
	st.shared.u32 	[%rd192+640], %r838;
	st.shared.u32 	[%rd192+384], %r834;
	st.shared.u32 	[%rd192+896], %r842;
	bar.sync 	0;
	ld.shared.u32 	%r182, [%rd19];
	ld.shared.u32 	%r183, [%rd20];
	ld.shared.u32 	%r184, [%rd21];
	ld.shared.u32 	%r185, [%rd22];
	ld.shared.u32 	%r186, [%rd23];
	ld.shared.u32 	%r187, [%rd24];
	ld.shared.u32 	%r188, [%rd25];
	ld.shared.u32 	%r189, [%rd26];
	ld.shared.u32 	%r190, [%rd27];
	ld.shared.u32 	%r191, [%rd28];
	ld.shared.u32 	%r192, [%rd29];
	ld.shared.u32 	%r193, [%rd30];
	ld.shared.u32 	%r194, [%rd31];
	ld.shared.u32 	%r195, [%rd32];
	ld.shared.u32 	%r196, [%rd33];
	ld.shared.u32 	%r197, [%rd34];
	bar.sync 	0;
	shfl.sync.idx.b32	%r198, %r171, 0, 31, -1;
	shfl.sync.idx.b32	%r199, %r171, 1, 31, -1;
	shfl.sync.idx.b32	%r200, %r171, 2, 31, -1;
	shfl.sync.idx.b32	%r201, %r171, 3, 31, -1;
	shfl.sync.idx.b32	%r202, %r171, 4, 31, -1;
	shfl.sync.idx.b32	%r203, %r171, 5, 31, -1;
	shfl.sync.idx.b32	%r204, %r171, 6, 31, -1;
	shfl.sync.idx.b32	%r205, %r171, 7, 31, -1;
	shfl.sync.idx.b32	%r206, %r171, 8, 31, -1;
	shfl.sync.idx.b32	%r207, %r171, 9, 31, -1;
	shfl.sync.idx.b32	%r208, %r171, 10, 31, -1;
	shfl.sync.idx.b32	%r209, %r171, 11, 31, -1;
	shfl.sync.idx.b32	%r210, %r171, 12, 31, -1;
	shfl.sync.idx.b32	%r211, %r171, 13, 31, -1;
	shfl.sync.idx.b32	%r212, %r171, 14, 31, -1;
	shfl.sync.idx.b32	%r213, %r171, 15, 31, -1;
	setp.eq.s32 	%p261, %r198, 999999999;
	@%p261 bra 	$L__BB0_136;
// %bb.194:                             // %pass3077
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r935, %r198, %r3;
	mul.wide.s32 	%rd193, %r935, 4;
	add.s64 	%rd195, %rd93, %rd193;
	st.shared.u32 	[%rd195], %r182;
	setp.eq.s32 	%p262, %r199, 999999999;
	@%p262 bra 	$L__BB0_137;
// %bb.195:                             // %pass3145
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r936, %r199, %r3;
	mul.wide.s32 	%rd196, %r936, 4;
	add.s64 	%rd198, %rd93, %rd196;
	st.shared.u32 	[%rd198], %r183;
	setp.eq.s32 	%p263, %r200, 999999999;
	@%p263 bra 	$L__BB0_138;
// %bb.196:                             // %pass3213
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r937, %r200, %r3;
	mul.wide.s32 	%rd199, %r937, 4;
	add.s64 	%rd201, %rd93, %rd199;
	st.shared.u32 	[%rd201], %r184;
	setp.eq.s32 	%p264, %r201, 999999999;
	@%p264 bra 	$L__BB0_139;
// %bb.197:                             // %pass3281
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r938, %r201, %r3;
	mul.wide.s32 	%rd202, %r938, 4;
	add.s64 	%rd204, %rd93, %rd202;
	st.shared.u32 	[%rd204], %r185;
	setp.eq.s32 	%p265, %r202, 999999999;
	@%p265 bra 	$L__BB0_140;
// %bb.198:                             // %pass3349
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r939, %r202, %r3;
	mul.wide.s32 	%rd205, %r939, 4;
	add.s64 	%rd207, %rd93, %rd205;
	st.shared.u32 	[%rd207], %r186;
	setp.eq.s32 	%p266, %r203, 999999999;
	@%p266 bra 	$L__BB0_141;
// %bb.199:                             // %pass3417
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r940, %r203, %r3;
	mul.wide.s32 	%rd208, %r940, 4;
	add.s64 	%rd210, %rd93, %rd208;
	st.shared.u32 	[%rd210], %r187;
	setp.eq.s32 	%p267, %r204, 999999999;
	@%p267 bra 	$L__BB0_142;
// %bb.200:                             // %pass3485
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r941, %r204, %r3;
	mul.wide.s32 	%rd211, %r941, 4;
	add.s64 	%rd213, %rd93, %rd211;
	st.shared.u32 	[%rd213], %r188;
	setp.eq.s32 	%p268, %r205, 999999999;
	@%p268 bra 	$L__BB0_143;
// %bb.201:                             // %pass3553
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r942, %r205, %r3;
	mul.wide.s32 	%rd214, %r942, 4;
	add.s64 	%rd216, %rd93, %rd214;
	st.shared.u32 	[%rd216], %r189;
	setp.eq.s32 	%p269, %r206, 999999999;
	@%p269 bra 	$L__BB0_144;
// %bb.202:                             // %pass3621
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r943, %r206, %r3;
	mul.wide.s32 	%rd217, %r943, 4;
	add.s64 	%rd219, %rd93, %rd217;
	st.shared.u32 	[%rd219], %r190;
	setp.eq.s32 	%p270, %r207, 999999999;
	@%p270 bra 	$L__BB0_145;
// %bb.203:                             // %pass3689
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r944, %r207, %r3;
	mul.wide.s32 	%rd220, %r944, 4;
	add.s64 	%rd222, %rd93, %rd220;
	st.shared.u32 	[%rd222], %r191;
	setp.eq.s32 	%p271, %r208, 999999999;
	@%p271 bra 	$L__BB0_146;
// %bb.204:                             // %pass3757
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r945, %r208, %r3;
	mul.wide.s32 	%rd223, %r945, 4;
	add.s64 	%rd225, %rd93, %rd223;
	st.shared.u32 	[%rd225], %r192;
	setp.eq.s32 	%p272, %r209, 999999999;
	@%p272 bra 	$L__BB0_147;
// %bb.205:                             // %pass3825
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r946, %r209, %r3;
	mul.wide.s32 	%rd226, %r946, 4;
	add.s64 	%rd228, %rd93, %rd226;
	st.shared.u32 	[%rd228], %r193;
	setp.eq.s32 	%p273, %r210, 999999999;
	@%p273 bra 	$L__BB0_148;
// %bb.206:                             // %pass3893
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r947, %r210, %r3;
	mul.wide.s32 	%rd229, %r947, 4;
	add.s64 	%rd231, %rd93, %rd229;
	st.shared.u32 	[%rd231], %r194;
	setp.eq.s32 	%p274, %r211, 999999999;
	@%p274 bra 	$L__BB0_149;
// %bb.207:                             // %pass3961
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r948, %r211, %r3;
	mul.wide.s32 	%rd232, %r948, 4;
	add.s64 	%rd234, %rd93, %rd232;
	st.shared.u32 	[%rd234], %r195;
	setp.eq.s32 	%p275, %r212, 999999999;
	@%p275 bra 	$L__BB0_150;
// %bb.208:                             // %pass4029
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r949, %r212, %r3;
	mul.wide.s32 	%rd235, %r949, 4;
	add.s64 	%rd237, %rd93, %rd235;
	st.shared.u32 	[%rd237], %r196;
	setp.eq.s32 	%p276, %r213, 999999999;
	@%p276 bra 	$L__BB0_151;
// %bb.209:                             // %pass4097
                                        //   in Loop: Header=BB0_192 Depth=1
	add.s32 	%r951, %r213, %r3;
	mul.wide.s32 	%rd238, %r951, 4;
	add.s64 	%rd240, %rd93, %rd238;
	st.shared.u32 	[%rd240], %r197;
	bar.sync 	0;
	ld.shared.u32 	%r214, [%rd35];
	ld.shared.u32 	%r215, [%rd36];
	ld.shared.u32 	%r216, [%rd37];
	ld.shared.u32 	%r217, [%rd38];
	ld.shared.u32 	%r218, [%rd39];
	ld.shared.u32 	%r219, [%rd40];
	ld.shared.u32 	%r220, [%rd41];
	ld.shared.u32 	%r221, [%rd42];
	ld.shared.u32 	%r222, [%rd43];
	ld.shared.u32 	%r223, [%rd44];
	ld.shared.u32 	%r224, [%rd45];
	ld.shared.u32 	%r225, [%rd46];
	ld.shared.u32 	%r226, [%rd47];
	ld.shared.u32 	%r227, [%rd48];
	ld.shared.u32 	%r228, [%rd49];
	ld.shared.u32 	%r229, [%rd50];
	bar.sync 	0;
	mov.u32 	%r3458, 16;
	bra.uni 	$L__BB0_210;
$L__BB0_152:                            // %L29905
                                        //   in Loop: Header=BB0_210 Depth=2
	bar.sync 	0;
	add.s32 	%r3458, %r3458, -8;
	setp.ne.s32 	%p298, %r3458, -16;
	@%p298 bra 	$L__BB0_210;
	bra.uni 	$L__BB0_153;
$L__BB0_210:                            // %L12262
                                        //   Parent Loop BB0_192 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p277, %r3458, 16;
	selp.b32 	%r1344, %r214, 0, %p277;
	setp.eq.s32 	%p278, %r3458, 8;
	selp.b32 	%r1345, %r218, %r1344, %p278;
	setp.eq.s32 	%p279, %r3458, 0;
	selp.b32 	%r1346, %r222, %r1345, %p279;
	setp.eq.s32 	%p280, %r3458, -8;
	selp.b32 	%r1347, %r226, %r1346, %p280;
	selp.b32 	%r1348, %r215, 0, %p277;
	selp.b32 	%r1349, %r219, %r1348, %p278;
	selp.b32 	%r1350, %r223, %r1349, %p279;
	selp.b32 	%r1351, %r227, %r1350, %p280;
	selp.b32 	%r1352, %r216, 0, %p277;
	selp.b32 	%r1353, %r220, %r1352, %p278;
	selp.b32 	%r1354, %r224, %r1353, %p279;
	selp.b32 	%r1355, %r228, %r1354, %p280;
	selp.b32 	%r1356, %r217, 0, %p277;
	selp.b32 	%r1357, %r221, %r1356, %p278;
	selp.b32 	%r1358, %r225, %r1357, %p279;
	selp.b32 	%r1359, %r229, %r1358, %p280;
	// begin inline asm
	mov.b32 %r957, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r968, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r956, %r1347, -2004318072;
	mov.u32 	%r1093, 983055;
	// begin inline asm
	lop3.b32 %r954, %r1093, %r956, %r957, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r958, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r959, %r957, %r958;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r962, %r954, %r959;
	// end inline asm
	mov.u32 	%r1104, 15728880;
	// begin inline asm
	lop3.b32 %r965, %r1104, %r956, %r968, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r969, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r970, %r968, %r969;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r973, %r965, %r970;
	// end inline asm
	// begin inline asm
	mov.b32 %r1003, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1014, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1002, %r1351, -2004318072;
	// begin inline asm
	lop3.b32 %r1000, %r1093, %r1002, %r1003, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1004, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1005, %r1003, %r1004;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1008, %r1000, %r1005;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1011, %r1104, %r1002, %r1014, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1015, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1016, %r1014, %r1015;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1019, %r1011, %r1016;
	// end inline asm
	// begin inline asm
	mov.b32 %r1049, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1060, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1048, %r1355, -2004318072;
	// begin inline asm
	lop3.b32 %r1046, %r1093, %r1048, %r1049, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1050, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1051, %r1049, %r1050;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1054, %r1046, %r1051;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1057, %r1104, %r1048, %r1060, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1061, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1062, %r1060, %r1061;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1065, %r1057, %r1062;
	// end inline asm
	// begin inline asm
	mov.b32 %r1095, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r1106, {%rs40, %rs40};
	// end inline asm
	xor.b32  	%r1094, %r1359, -2004318072;
	// begin inline asm
	lop3.b32 %r1092, %r1093, %r1094, %r1095, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1096, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1097, %r1095, %r1096;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1100, %r1092, %r1097;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1103, %r1104, %r1094, %r1106, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1107, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1108, %r1106, %r1107;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1111, %r1103, %r1108;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r962;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1136, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r973;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1139, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1008;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1142, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1019;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1145, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1054;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1148, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1065;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1151, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r1100;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1154, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r1111;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1157, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1215, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1160, %r1161}, {%r314, %r317}, {%r1136}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1167, %r1168}, {%r314, %r317}, {%r1139}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1174, %r1175}, {%r314, %r317}, {%r1142}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1181, %r1182}, {%r314, %r317}, {%r1145}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1188, %r1189}, {%r314, %r317}, {%r1148}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1195, %r1196}, {%r314, %r317}, {%r1151}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1202, %r1203}, {%r314, %r317}, {%r1154}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1209, %r1210}, {%r314, %r317}, {%r1157}, {%r1215, %r1215};
	// end inline asm
	@%p1 bra 	$L__BB0_212;
	bra.uni 	$L__BB0_211;
$L__BB0_212:                            // %pass5517
                                        //   in Loop: Header=BB0_210 Depth=2
	// begin inline asm
	neg.f16x2 %r1216, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1218, %r1216, %r1161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1221, %r352, %r1160, %r1218;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1225, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1227, %r1225, %r1168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1230, %r352, %r1167, %r1227;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1234, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1236, %r1234, %r1175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1239, %r352, %r1174, %r1236;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1243, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1245, %r1243, %r1182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1248, %r352, %r1181, %r1245;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1252, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1254, %r1252, %r1189;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1257, %r352, %r1188, %r1254;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1261, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1263, %r1261, %r1196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1266, %r352, %r1195, %r1263;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1270, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1272, %r1270, %r1203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1275, %r352, %r1202, %r1272;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1279, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1281, %r1279, %r1210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1284, %r352, %r1209, %r1281;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1288, %r355, %r1160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1291, %r352, %r1161, %r1288;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1295, %r355, %r1167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1298, %r352, %r1168, %r1295;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1302, %r355, %r1174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1305, %r352, %r1175, %r1302;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1309, %r355, %r1181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1312, %r352, %r1182, %r1309;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1316, %r355, %r1188;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1319, %r352, %r1189, %r1316;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1323, %r355, %r1195;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1326, %r352, %r1196, %r1323;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1330, %r355, %r1202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1333, %r352, %r1203, %r1330;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1337, %r355, %r1209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1340, %r352, %r1210, %r1337;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1433, %r1434}, {%r399, %r402}, {%r1221, %r1291}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1441, %r1442}, {%r399, %r402}, {%r1230, %r1298}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1449, %r1450}, {%r399, %r402}, {%r1239, %r1305}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1457, %r1458}, {%r399, %r402}, {%r1248, %r1312}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1465, %r1466}, {%r399, %r402}, {%r1257, %r1319}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1473, %r1474}, {%r399, %r402}, {%r1266, %r1326}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1481, %r1482}, {%r399, %r402}, {%r1275, %r1333}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1489, %r1490}, {%r399, %r402}, {%r1284, %r1340}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r230, %r1433, %r1434, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r231, %r1433, %r1434, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r232, %r1441, %r1442, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r233, %r1441, %r1442, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r234, %r1449, %r1450, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r235, %r1449, %r1450, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r236, %r1457, %r1458, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r237, %r1457, %r1458, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r238, %r1465, %r1466, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r239, %r1465, %r1466, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r240, %r1473, %r1474, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r241, %r1473, %r1474, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r242, %r1481, %r1482, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r243, %r1481, %r1482, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r244, %r1489, %r1490, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r245, %r1489, %r1490, %r845;
	// end inline asm
	st.shared.u32 	[%rd51], %r230;
	st.shared.u32 	[%rd53+16576], %r231;
	st.shared.u32 	[%rd53+64], %r232;
	st.shared.u32 	[%rd53+16640], %r233;
	st.shared.u32 	[%rd54], %r234;
	st.shared.u32 	[%rd55+16576], %r235;
	st.shared.u32 	[%rd55+64], %r236;
	st.shared.u32 	[%rd55+16640], %r237;
	st.shared.u32 	[%rd56], %r238;
	st.shared.u32 	[%rd57+16576], %r239;
	st.shared.u32 	[%rd57+64], %r240;
	st.shared.u32 	[%rd57+16640], %r241;
	st.shared.u32 	[%rd58], %r242;
	st.shared.u32 	[%rd59+16576], %r243;
	st.shared.u32 	[%rd59+64], %r244;
	st.shared.u32 	[%rd59+16640], %r245;
	@%p229 bra 	$L__BB0_214;
// %bb.213:                             // %pass7916
                                        //   in Loop: Header=BB0_210 Depth=2
	st.shared.u32 	[%rd51], %r230;
	st.shared.u32 	[%rd53+16576], %r231;
	st.shared.u32 	[%rd53+64], %r232;
	st.shared.u32 	[%rd53+16640], %r233;
	st.shared.u32 	[%rd54], %r234;
	st.shared.u32 	[%rd55+16576], %r235;
	st.shared.u32 	[%rd55+64], %r236;
	st.shared.u32 	[%rd55+16640], %r237;
	st.shared.u32 	[%rd56], %r238;
	st.shared.u32 	[%rd57+16576], %r239;
	st.shared.u32 	[%rd57+64], %r240;
	st.shared.u32 	[%rd57+16640], %r241;
	st.shared.u32 	[%rd58], %r242;
	st.shared.u32 	[%rd59+16576], %r243;
	st.shared.u32 	[%rd59+64], %r244;
	st.shared.u32 	[%rd59+16640], %r245;
$L__BB0_214:                            // %L21619
                                        //   in Loop: Header=BB0_210 Depth=2
	bar.sync 	0;
	ld.shared.u32 	%r1500, [%rd13];
	ld.shared.u32 	%r1507, [%rd14+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1517, %r1514}, {%r411, %r414}, {%r1500}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1526, %r1523}, {%r411, %r414}, {%r1507}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1510, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1512, %r1510, %r1514;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1515, %r445, %r1517, %r1512;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1519, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1521, %r1519, %r1523;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1524, %r445, %r1526, %r1521;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1528, %r448, %r1517;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1531, %r445, %r1514, %r1528;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1535, %r448, %r1526;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1538, %r445, %r1523, %r1535;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1561, %r1564}, {%r487, %r490}, {%r1515, %r1531}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1568, %r1572}, {%r487, %r490}, {%r1524, %r1538}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1560, %r1561, %r1561;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1563, %r1564, %r1564, %r1560;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1567, %r1568, %r1568, %r1563;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1571, %r1572, %r1572, %r1567;
	// end inline asm
	mov.u32 	%r1659, 626337109;
	// begin inline asm
	fma.rn.f16x2 %r1575, %r1659, %r1571, %r3468;
	// end inline asm
	ld.shared.u32 	%r1583, [%rd60];
	ld.shared.u32 	%r1590, [%rd61];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1600, %r1597}, {%r411, %r414}, {%r1583}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1609, %r1606}, {%r411, %r414}, {%r1590}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1593, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1595, %r1593, %r1597;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1598, %r445, %r1600, %r1595;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1602, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1604, %r1602, %r1606;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1607, %r445, %r1609, %r1604;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1611, %r448, %r1600;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1614, %r445, %r1597, %r1611;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1618, %r448, %r1609;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1621, %r445, %r1606, %r1618;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1644, %r1647}, {%r487, %r490}, {%r1598, %r1614}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1651, %r1655}, {%r487, %r490}, {%r1607, %r1621}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1643, %r1644, %r1644;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1646, %r1647, %r1647, %r1643;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1650, %r1651, %r1651, %r1646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1654, %r1655, %r1655, %r1650;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3479, %r1659, %r1654, %r1575;
	// end inline asm
	add.s32 	%r3477, %r3466, 2;
	setp.eq.s32 	%p282, %r3477, 6;
	@%p282 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_216;
$L__BB0_215:                            // %pass10754
                                        //   in Loop: Header=BB0_210 Depth=2
	shl.b32 	%r1663, %r3467, 20;
	or.b32  	%r1664, %r1663, %r178;
	or.b32  	%r1665, %r1664, %r179;
	or.b32  	%r1666, %r1665, %r2;
	cvt.u64.u32 	%rd243, %r1666;
	add.s64 	%rd244, %rd243, %rd15;
	shr.u64 	%rd245, %rd244, 34;
	add.s64 	%rd246, %rd244, %rd245;
	shr.s64 	%rd247, %rd246, 30;
	setp.lt.s64 	%p283, %rd244, 0;
	and.b64  	%rd248, %rd246, -1073741824;
	setp.ne.s64 	%p284, %rd248, %rd244;
	and.pred  	%p285, %p283, %p284;
	selp.u64 	%rd249, 1, 0, %p285;
	sub.s64 	%rd250, %rd249, %rd247;
	shl.b64 	%rd251, %rd250, 30;
	add.s64 	%rd252, %rd251, %rd244;
	shl.b64 	%rd253, %rd252, 2;
	add.s64 	%rd254, %rd4, %rd253;
	st.global.u32 	[%rd254], %r3479;
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3477, 0;
	mov.u32 	%r3479, %r3477;
$L__BB0_216:                            // %pass11010
                                        //   in Loop: Header=BB0_210 Depth=2
	ld.shared.u32 	%r1671, [%rd62];
	ld.shared.u32 	%r1678, [%rd63];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1688, %r1685}, {%r411, %r414}, {%r1671}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1697, %r1694}, {%r411, %r414}, {%r1678}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1681, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1683, %r1681, %r1685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1686, %r445, %r1688, %r1683;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1690, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1692, %r1690, %r1694;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1695, %r445, %r1697, %r1692;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1699, %r448, %r1688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1702, %r445, %r1685, %r1699;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1706, %r448, %r1697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1709, %r445, %r1694, %r1706;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1732, %r1735}, {%r487, %r490}, {%r1686, %r1702}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1739, %r1743}, {%r487, %r490}, {%r1695, %r1709}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1731, %r1732, %r1732;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1734, %r1735, %r1735, %r1731;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1738, %r1739, %r1739, %r1734;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1742, %r1743, %r1743, %r1738;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1746, %r1659, %r1742, %r3479;
	// end inline asm
	ld.shared.u32 	%r1754, [%rd64];
	ld.shared.u32 	%r1761, [%rd65];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1771, %r1768}, {%r411, %r414}, {%r1754}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1780, %r1777}, {%r411, %r414}, {%r1761}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1764, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1766, %r1764, %r1768;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1769, %r445, %r1771, %r1766;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1773, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1775, %r1773, %r1777;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r445, %r1780, %r1775;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1782, %r448, %r1771;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1785, %r445, %r1768, %r1782;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1789, %r448, %r1780;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1792, %r445, %r1777, %r1789;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1815, %r1818}, {%r487, %r490}, {%r1769, %r1785}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1822, %r1826}, {%r487, %r490}, {%r1778, %r1792}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1814, %r1815, %r1815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1817, %r1818, %r1818, %r1814;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1821, %r1822, %r1822, %r1817;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1825, %r1826, %r1826, %r1821;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3482, %r1659, %r1825, %r1746;
	// end inline asm
	add.s32 	%r3480, %r3477, 2;
	setp.ne.s32 	%p286, %r3480, 6;
	@%p286 bra 	$L__BB0_218;
// %bb.217:                             // %pass11670
                                        //   in Loop: Header=BB0_210 Depth=2
	shl.b32 	%r1834, %r3467, 20;
	or.b32  	%r1835, %r1834, %r178;
	or.b32  	%r1836, %r1835, %r179;
	or.b32  	%r1837, %r1836, %r2;
	cvt.u64.u32 	%rd255, %r1837;
	add.s64 	%rd256, %rd255, %rd15;
	shr.u64 	%rd257, %rd256, 34;
	add.s64 	%rd258, %rd256, %rd257;
	shr.s64 	%rd259, %rd258, 30;
	setp.lt.s64 	%p287, %rd256, 0;
	and.b64  	%rd260, %rd258, -1073741824;
	setp.ne.s64 	%p288, %rd260, %rd256;
	and.pred  	%p289, %p287, %p288;
	selp.u64 	%rd261, 1, 0, %p289;
	sub.s64 	%rd262, %rd261, %rd259;
	shl.b64 	%rd263, %rd262, 30;
	add.s64 	%rd264, %rd263, %rd256;
	shl.b64 	%rd265, %rd264, 2;
	add.s64 	%rd266, %rd4, %rd265;
	st.global.u32 	[%rd266], %r3482;
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3480, 0;
	mov.u32 	%r3482, %r3480;
$L__BB0_218:                            // %pass11926
                                        //   in Loop: Header=BB0_210 Depth=2
	ld.shared.u32 	%r1842, [%rd66];
	ld.shared.u32 	%r1849, [%rd67];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1859, %r1856}, {%r411, %r414}, {%r1842}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1868, %r1865}, {%r411, %r414}, {%r1849}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1852, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1854, %r1852, %r1856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1857, %r445, %r1859, %r1854;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1861, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1863, %r1861, %r1865;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1866, %r445, %r1868, %r1863;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1870, %r448, %r1859;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1873, %r445, %r1856, %r1870;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1877, %r448, %r1868;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1880, %r445, %r1865, %r1877;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1903, %r1906}, {%r487, %r490}, {%r1857, %r1873}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1910, %r1914}, {%r487, %r490}, {%r1866, %r1880}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1902, %r1903, %r1903;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1905, %r1906, %r1906, %r1902;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1909, %r1910, %r1910, %r1905;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1913, %r1914, %r1914, %r1909;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1917, %r1659, %r1913, %r3482;
	// end inline asm
	ld.shared.u32 	%r1925, [%rd68];
	ld.shared.u32 	%r1932, [%rd69];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1942, %r1939}, {%r411, %r414}, {%r1925}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1951, %r1948}, {%r411, %r414}, {%r1932}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1935, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1937, %r1935, %r1939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1940, %r445, %r1942, %r1937;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1944, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1946, %r1944, %r1948;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1949, %r445, %r1951, %r1946;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1953, %r448, %r1942;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1956, %r445, %r1939, %r1953;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1960, %r448, %r1951;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1963, %r445, %r1948, %r1960;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1986, %r1989}, {%r487, %r490}, {%r1940, %r1956}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1993, %r1997}, {%r487, %r490}, {%r1949, %r1963}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1985, %r1986, %r1986;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1988, %r1989, %r1989, %r1985;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1992, %r1993, %r1993, %r1988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1996, %r1997, %r1997, %r1992;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3485, %r1659, %r1996, %r1917;
	// end inline asm
	add.s32 	%r3483, %r3480, 2;
	setp.ne.s32 	%p290, %r3483, 6;
	@%p290 bra 	$L__BB0_220;
// %bb.219:                             // %pass12586
                                        //   in Loop: Header=BB0_210 Depth=2
	shl.b32 	%r2005, %r3467, 20;
	or.b32  	%r2006, %r2005, %r178;
	or.b32  	%r2007, %r2006, %r179;
	or.b32  	%r2008, %r2007, %r2;
	cvt.u64.u32 	%rd267, %r2008;
	add.s64 	%rd268, %rd267, %rd15;
	shr.u64 	%rd269, %rd268, 34;
	add.s64 	%rd270, %rd268, %rd269;
	shr.s64 	%rd271, %rd270, 30;
	setp.lt.s64 	%p291, %rd268, 0;
	and.b64  	%rd272, %rd270, -1073741824;
	setp.ne.s64 	%p292, %rd272, %rd268;
	and.pred  	%p293, %p291, %p292;
	selp.u64 	%rd273, 1, 0, %p293;
	sub.s64 	%rd274, %rd273, %rd271;
	shl.b64 	%rd275, %rd274, 30;
	add.s64 	%rd276, %rd275, %rd268;
	shl.b64 	%rd277, %rd276, 2;
	add.s64 	%rd278, %rd4, %rd277;
	st.global.u32 	[%rd278], %r3485;
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3483, 0;
	mov.u32 	%r3485, %r3483;
$L__BB0_220:                            // %pass12842
                                        //   in Loop: Header=BB0_210 Depth=2
	ld.shared.u32 	%r2013, [%rd70];
	ld.shared.u32 	%r2020, [%rd71];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2030, %r2027}, {%r411, %r414}, {%r2013}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2039, %r2036}, {%r411, %r414}, {%r2020}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2023, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2025, %r2023, %r2027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2028, %r445, %r2030, %r2025;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2032, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2034, %r2032, %r2036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2037, %r445, %r2039, %r2034;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2041, %r448, %r2030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2044, %r445, %r2027, %r2041;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2048, %r448, %r2039;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2051, %r445, %r2036, %r2048;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2074, %r2077}, {%r487, %r490}, {%r2028, %r2044}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2081, %r2085}, {%r487, %r490}, {%r2037, %r2051}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2073, %r2074, %r2074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2076, %r2077, %r2077, %r2073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2080, %r2081, %r2081, %r2076;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2084, %r2085, %r2085, %r2080;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2088, %r1659, %r2084, %r3485;
	// end inline asm
	ld.shared.u32 	%r2096, [%rd72];
	ld.shared.u32 	%r2103, [%rd73];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2113, %r2110}, {%r411, %r414}, {%r2096}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2122, %r2119}, {%r411, %r414}, {%r2103}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2106, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2108, %r2106, %r2110;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2111, %r445, %r2113, %r2108;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2115, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2117, %r2115, %r2119;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2120, %r445, %r2122, %r2117;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2124, %r448, %r2113;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2127, %r445, %r2110, %r2124;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2131, %r448, %r2122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2134, %r445, %r2119, %r2131;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2157, %r2160}, {%r487, %r490}, {%r2111, %r2127}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2164, %r2168}, {%r487, %r490}, {%r2120, %r2134}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2156, %r2157, %r2157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2159, %r2160, %r2160, %r2156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2163, %r2164, %r2164, %r2159;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2167, %r2168, %r2168, %r2163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3468, %r1659, %r2167, %r2088;
	// end inline asm
	add.s32 	%r3466, %r3483, 2;
	setp.ne.s32 	%p294, %r3466, 6;
	@%p294 bra 	$L__BB0_152;
// %bb.221:                             // %pass13502
                                        //   in Loop: Header=BB0_210 Depth=2
	shl.b32 	%r2176, %r3467, 20;
	or.b32  	%r2177, %r2176, %r178;
	or.b32  	%r2178, %r2177, %r179;
	or.b32  	%r2179, %r2178, %r2;
	cvt.u64.u32 	%rd279, %r2179;
	add.s64 	%rd280, %rd279, %rd15;
	shr.u64 	%rd281, %rd280, 34;
	add.s64 	%rd282, %rd280, %rd281;
	shr.s64 	%rd283, %rd282, 30;
	setp.lt.s64 	%p295, %rd280, 0;
	and.b64  	%rd284, %rd282, -1073741824;
	setp.ne.s64 	%p296, %rd284, %rd280;
	and.pred  	%p297, %p295, %p296;
	selp.u64 	%rd285, 1, 0, %p297;
	sub.s64 	%rd286, %rd285, %rd283;
	shl.b64 	%rd287, %rd286, 30;
	add.s64 	%rd288, %rd287, %rd280;
	shl.b64 	%rd289, %rd288, 2;
	add.s64 	%rd290, %rd4, %rd289;
	st.global.u32 	[%rd290], %r3468;
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3466, 0;
	mov.u32 	%r3468, %r3466;
	bra.uni 	$L__BB0_152;
$L__BB0_153:                            // %L29926.preheader
                                        //   in Loop: Header=BB0_192 Depth=1
	or.b32  	%r2181, %r181, 64;
	add.s32 	%r2182, %r177, %r2181;
	mul.wide.u32 	%rd291, %r2182, 4;
	add.s64 	%rd7, %rd93, %rd291;
	cvt.u64.u32 	%rd293, %r2181;
	add.s64 	%rd294, %rd52, %rd293;
	shl.b64 	%rd295, %rd294, 2;
	add.s64 	%rd8, %rd93, %rd295;
	or.b32  	%r2183, %r181, 128;
	add.s32 	%r2184, %r177, %r2183;
	mul.wide.u32 	%rd296, %r2184, 4;
	add.s64 	%rd9, %rd93, %rd296;
	cvt.u64.u32 	%rd297, %r2183;
	add.s64 	%rd298, %rd52, %rd297;
	shl.b64 	%rd299, %rd298, 2;
	add.s64 	%rd10, %rd93, %rd299;
	or.b32  	%r2185, %r181, 192;
	add.s32 	%r2186, %r177, %r2185;
	mul.wide.u32 	%rd300, %r2186, 4;
	add.s64 	%rd11, %rd93, %rd300;
	cvt.u64.u32 	%rd301, %r2185;
	add.s64 	%rd302, %rd52, %rd301;
	shl.b64 	%rd303, %rd302, 2;
	add.s64 	%rd12, %rd93, %rd303;
	mov.u32 	%r3465, 16;
	bra.uni 	$L__BB0_154;
$L__BB0_162:                            // %L47569
                                        //   in Loop: Header=BB0_154 Depth=2
	bar.sync 	0;
	add.s32 	%r3465, %r3465, -8;
	setp.ne.s32 	%p320, %r3465, -16;
	@%p320 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_163;
$L__BB0_154:                            // %L29926
                                        //   Parent Loop BB0_192 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.lt.u32 	%p299, %r3, 16;
	setp.eq.s32 	%p300, %r3465, 16;
	selp.b32 	%r2715, %r214, 0, %p300;
	setp.eq.s32 	%p301, %r3465, 8;
	selp.b32 	%r2716, %r218, %r2715, %p301;
	setp.eq.s32 	%p302, %r3465, 0;
	selp.b32 	%r2717, %r222, %r2716, %p302;
	setp.eq.s32 	%p303, %r3465, -8;
	selp.b32 	%r2718, %r226, %r2717, %p303;
	selp.b32 	%r2719, %r215, 0, %p300;
	selp.b32 	%r2720, %r219, %r2719, %p301;
	selp.b32 	%r2721, %r223, %r2720, %p302;
	selp.b32 	%r2722, %r227, %r2721, %p303;
	selp.b32 	%r2723, %r216, 0, %p300;
	selp.b32 	%r2724, %r220, %r2723, %p301;
	selp.b32 	%r2725, %r224, %r2724, %p302;
	selp.b32 	%r2726, %r228, %r2725, %p303;
	selp.b32 	%r2727, %r217, 0, %p300;
	selp.b32 	%r2728, %r221, %r2727, %p301;
	selp.b32 	%r2729, %r225, %r2728, %p302;
	selp.b32 	%r2730, %r229, %r2729, %p303;
	// begin inline asm
	mov.b32 %r2214, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2225, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2731, %r2718, 8;
	xor.b32  	%r2224, %r2731, 8947848;
	// begin inline asm
	lop3.b32 %r2211, %r1093, %r2224, %r2214, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2215, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2216, %r2214, %r2215;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2219, %r2211, %r2216;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2222, %r1104, %r2224, %r2225, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2226, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2227, %r2225, %r2226;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2230, %r2222, %r2227;
	// end inline asm
	// begin inline asm
	mov.b32 %r2260, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2271, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2732, %r2722, 8;
	xor.b32  	%r2270, %r2732, 8947848;
	// begin inline asm
	lop3.b32 %r2257, %r1093, %r2270, %r2260, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2261, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2262, %r2260, %r2261;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2265, %r2257, %r2262;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2268, %r1104, %r2270, %r2271, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2272, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2273, %r2271, %r2272;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2276, %r2268, %r2273;
	// end inline asm
	// begin inline asm
	mov.b32 %r2306, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2317, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2733, %r2726, 8;
	xor.b32  	%r2316, %r2733, 8947848;
	// begin inline asm
	lop3.b32 %r2303, %r1093, %r2316, %r2306, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2307, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2308, %r2306, %r2307;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2311, %r2303, %r2308;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2314, %r1104, %r2316, %r2317, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2318, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2319, %r2317, %r2318;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2322, %r2314, %r2319;
	// end inline asm
	// begin inline asm
	mov.b32 %r2352, {%rs38, %rs38};
	// end inline asm
	// begin inline asm
	mov.b32 %r2363, {%rs40, %rs40};
	// end inline asm
	shr.u32 	%r2734, %r2730, 8;
	xor.b32  	%r2362, %r2734, 8947848;
	// begin inline asm
	lop3.b32 %r2349, %r1093, %r2362, %r2352, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2353, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2354, %r2352, %r2353;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2357, %r2349, %r2354;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2360, %r1104, %r2362, %r2363, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2364, {%rs44, %rs44};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2365, %r2363, %r2364;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2368, %r2360, %r2365;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2219;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2371, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2230;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2374, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2265;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2377, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2276;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2380, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2311;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2383, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2322;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2386, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r172;
    mov.b32 {%r2re, %r2im}, %r2357;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2389, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r173;
    mov.b32 {%r2re, %r2im}, %r2368;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2392, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2458, %r2455}, {%r314, %r317}, {%r2371}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2467, %r2464}, {%r314, %r317}, {%r2374}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2476, %r2473}, {%r314, %r317}, {%r2377}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2485, %r2482}, {%r314, %r317}, {%r2380}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2494, %r2491}, {%r314, %r317}, {%r2383}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2503, %r2500}, {%r314, %r317}, {%r2386}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2512, %r2509}, {%r314, %r317}, {%r2389}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2521, %r2518}, {%r314, %r317}, {%r2392}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2451, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2453, %r2451, %r2455;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2456, %r352, %r2458, %r2453;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2460, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2462, %r2460, %r2464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2465, %r352, %r2467, %r2462;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2469, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2471, %r2469, %r2473;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2474, %r352, %r2476, %r2471;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2478, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2480, %r2478, %r2482;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2483, %r352, %r2485, %r2480;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2487, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2489, %r2487, %r2491;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2492, %r352, %r2494, %r2489;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2496, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2498, %r2496, %r2500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2501, %r352, %r2503, %r2498;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2505, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2507, %r2505, %r2509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2510, %r352, %r2512, %r2507;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2514, %r355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2516, %r2514, %r2518;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2519, %r352, %r2521, %r2516;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2523, %r355, %r2458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2526, %r352, %r2455, %r2523;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2530, %r355, %r2467;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2533, %r352, %r2464, %r2530;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2537, %r355, %r2476;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2540, %r352, %r2473, %r2537;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2544, %r355, %r2485;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2547, %r352, %r2482, %r2544;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2551, %r355, %r2494;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2554, %r352, %r2491, %r2551;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2558, %r355, %r2503;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2561, %r352, %r2500, %r2558;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2565, %r355, %r2512;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2568, %r352, %r2509, %r2565;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2572, %r355, %r2521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2575, %r352, %r2518, %r2572;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2652, %r2653}, {%r399, %r402}, {%r2456, %r2526}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2660, %r2661}, {%r399, %r402}, {%r2465, %r2533}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2668, %r2669}, {%r399, %r402}, {%r2474, %r2540}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2676, %r2677}, {%r399, %r402}, {%r2483, %r2547}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2684, %r2685}, {%r399, %r402}, {%r2492, %r2554}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2692, %r2693}, {%r399, %r402}, {%r2501, %r2561}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2700, %r2701}, {%r399, %r402}, {%r2510, %r2568}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2708, %r2709}, {%r399, %r402}, {%r2519, %r2575}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2651, %r2652, %r2653, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2655, %r2652, %r2653, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2659, %r2660, %r2661, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2663, %r2660, %r2661, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2667, %r2668, %r2669, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2671, %r2668, %r2669, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2675, %r2676, %r2677, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2679, %r2676, %r2677, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2683, %r2684, %r2685, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2687, %r2684, %r2685, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2691, %r2692, %r2693, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2695, %r2692, %r2693, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2699, %r2700, %r2701, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2703, %r2700, %r2701, %r845;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2707, %r2708, %r2709, %r841;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2711, %r2708, %r2709, %r845;
	// end inline asm
	st.shared.u32 	[%rd51], %r2651;
	st.shared.u32 	[%rd53+16576], %r2655;
	st.shared.u32 	[%rd53+64], %r2659;
	st.shared.u32 	[%rd53+16640], %r2663;
	st.shared.u32 	[%rd7], %r2667;
	st.shared.u32 	[%rd8+16576], %r2671;
	st.shared.u32 	[%rd8+64], %r2675;
	st.shared.u32 	[%rd8+16640], %r2679;
	st.shared.u32 	[%rd9], %r2683;
	st.shared.u32 	[%rd10+16576], %r2687;
	st.shared.u32 	[%rd10+64], %r2691;
	st.shared.u32 	[%rd10+16640], %r2695;
	st.shared.u32 	[%rd11], %r2699;
	st.shared.u32 	[%rd12+16576], %r2703;
	st.shared.u32 	[%rd12+64], %r2707;
	st.shared.u32 	[%rd12+16640], %r2711;
	@%p299 bra 	$L__BB0_222;
	bra.uni 	$L__BB0_155;
$L__BB0_222:                            // %pass16038
                                        //   in Loop: Header=BB0_154 Depth=2
	st.shared.u32 	[%rd51], %r2651;
	st.shared.u32 	[%rd53+16576], %r2655;
	st.shared.u32 	[%rd53+64], %r2659;
	st.shared.u32 	[%rd53+16640], %r2663;
	st.shared.u32 	[%rd7], %r2667;
	st.shared.u32 	[%rd8+16576], %r2671;
	st.shared.u32 	[%rd8+64], %r2675;
	st.shared.u32 	[%rd8+16640], %r2679;
	st.shared.u32 	[%rd9], %r2683;
	st.shared.u32 	[%rd10+16576], %r2687;
	st.shared.u32 	[%rd10+64], %r2691;
	st.shared.u32 	[%rd10+16640], %r2695;
	st.shared.u32 	[%rd11], %r2699;
	st.shared.u32 	[%rd12+16576], %r2703;
	st.shared.u32 	[%rd12+64], %r2707;
	st.shared.u32 	[%rd12+16640], %r2711;
$L__BB0_155:                            // %L39283
                                        //   in Loop: Header=BB0_154 Depth=2
	bar.sync 	0;
	ld.shared.u32 	%r2739, [%rd13];
	ld.shared.u32 	%r2746, [%rd14+64];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2756, %r2753}, {%r411, %r414}, {%r2739}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2765, %r2762}, {%r411, %r414}, {%r2746}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2749, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2751, %r2749, %r2753;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2754, %r445, %r2756, %r2751;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2758, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2760, %r2758, %r2762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2763, %r445, %r2765, %r2760;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2767, %r448, %r2756;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2770, %r445, %r2753, %r2767;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2774, %r448, %r2765;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2777, %r445, %r2762, %r2774;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2800, %r2803}, {%r487, %r490}, {%r2754, %r2770}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2807, %r2811}, {%r487, %r490}, {%r2763, %r2777}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2799, %r2800, %r2800;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2802, %r2803, %r2803, %r2799;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2806, %r2807, %r2807, %r2802;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2810, %r2811, %r2811, %r2806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2814, %r1659, %r2810, %r3468;
	// end inline asm
	ld.shared.u32 	%r2822, [%rd60];
	ld.shared.u32 	%r2829, [%rd61];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2839, %r2836}, {%r411, %r414}, {%r2822}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2848, %r2845}, {%r411, %r414}, {%r2829}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2832, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2834, %r2832, %r2836;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2837, %r445, %r2839, %r2834;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2841, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2843, %r2841, %r2845;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2846, %r445, %r2848, %r2843;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2850, %r448, %r2839;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2853, %r445, %r2836, %r2850;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2857, %r448, %r2848;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2860, %r445, %r2845, %r2857;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2883, %r2886}, {%r487, %r490}, {%r2837, %r2853}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2890, %r2894}, {%r487, %r490}, {%r2846, %r2860}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2882, %r2883, %r2883;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2885, %r2886, %r2886, %r2882;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2889, %r2890, %r2890, %r2885;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2893, %r2894, %r2894, %r2889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3488, %r1659, %r2893, %r2814;
	// end inline asm
	add.s32 	%r3486, %r3466, 2;
	setp.eq.s32 	%p304, %r3486, 6;
	@%p304 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_157;
$L__BB0_156:                            // %pass18876
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r2902, %r3467, 20;
	or.b32  	%r2903, %r2902, %r178;
	or.b32  	%r2904, %r2903, %r179;
	or.b32  	%r2905, %r2904, %r2;
	cvt.u64.u32 	%rd304, %r2905;
	add.s64 	%rd305, %rd304, %rd15;
	shr.u64 	%rd306, %rd305, 34;
	add.s64 	%rd307, %rd305, %rd306;
	shr.s64 	%rd308, %rd307, 30;
	setp.lt.s64 	%p305, %rd305, 0;
	and.b64  	%rd309, %rd307, -1073741824;
	setp.ne.s64 	%p306, %rd309, %rd305;
	and.pred  	%p307, %p305, %p306;
	selp.u64 	%rd310, 1, 0, %p307;
	sub.s64 	%rd311, %rd310, %rd308;
	shl.b64 	%rd312, %rd311, 30;
	add.s64 	%rd313, %rd312, %rd305;
	shl.b64 	%rd314, %rd313, 2;
	add.s64 	%rd315, %rd4, %rd314;
	st.global.u32 	[%rd315], %r3488;
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3486, 0;
	mov.u32 	%r3488, %r3486;
$L__BB0_157:                            // %pass19132
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r2910, [%rd62];
	ld.shared.u32 	%r2917, [%rd63];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2927, %r2924}, {%r411, %r414}, {%r2910}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2936, %r2933}, {%r411, %r414}, {%r2917}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2920, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2922, %r2920, %r2924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2925, %r445, %r2927, %r2922;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2929, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2931, %r2929, %r2933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2934, %r445, %r2936, %r2931;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2938, %r448, %r2927;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2941, %r445, %r2924, %r2938;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2945, %r448, %r2936;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2948, %r445, %r2933, %r2945;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2971, %r2974}, {%r487, %r490}, {%r2925, %r2941}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2978, %r2982}, {%r487, %r490}, {%r2934, %r2948}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2970, %r2971, %r2971;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2973, %r2974, %r2974, %r2970;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2977, %r2978, %r2978, %r2973;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2981, %r2982, %r2982, %r2977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2985, %r1659, %r2981, %r3488;
	// end inline asm
	ld.shared.u32 	%r2993, [%rd64];
	ld.shared.u32 	%r3000, [%rd65];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3010, %r3007}, {%r411, %r414}, {%r2993}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3019, %r3016}, {%r411, %r414}, {%r3000}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3003, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3005, %r3003, %r3007;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3008, %r445, %r3010, %r3005;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3012, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3014, %r3012, %r3016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3017, %r445, %r3019, %r3014;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3021, %r448, %r3010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3024, %r445, %r3007, %r3021;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3028, %r448, %r3019;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3031, %r445, %r3016, %r3028;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3054, %r3057}, {%r487, %r490}, {%r3008, %r3024}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3061, %r3065}, {%r487, %r490}, {%r3017, %r3031}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3053, %r3054, %r3054;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3056, %r3057, %r3057, %r3053;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3060, %r3061, %r3061, %r3056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3064, %r3065, %r3065, %r3060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3491, %r1659, %r3064, %r2985;
	// end inline asm
	add.s32 	%r3489, %r3486, 2;
	setp.ne.s32 	%p308, %r3489, 6;
	@%p308 bra 	$L__BB0_159;
// %bb.158:                             // %pass19792
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3073, %r3467, 20;
	or.b32  	%r3074, %r3073, %r178;
	or.b32  	%r3075, %r3074, %r179;
	or.b32  	%r3076, %r3075, %r2;
	cvt.u64.u32 	%rd316, %r3076;
	add.s64 	%rd317, %rd316, %rd15;
	shr.u64 	%rd318, %rd317, 34;
	add.s64 	%rd319, %rd317, %rd318;
	shr.s64 	%rd320, %rd319, 30;
	setp.lt.s64 	%p309, %rd317, 0;
	and.b64  	%rd321, %rd319, -1073741824;
	setp.ne.s64 	%p310, %rd321, %rd317;
	and.pred  	%p311, %p309, %p310;
	selp.u64 	%rd322, 1, 0, %p311;
	sub.s64 	%rd323, %rd322, %rd320;
	shl.b64 	%rd324, %rd323, 30;
	add.s64 	%rd325, %rd324, %rd317;
	shl.b64 	%rd326, %rd325, 2;
	add.s64 	%rd327, %rd4, %rd326;
	st.global.u32 	[%rd327], %r3491;
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3489, 0;
	mov.u32 	%r3491, %r3489;
$L__BB0_159:                            // %pass20048
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3081, [%rd66];
	ld.shared.u32 	%r3088, [%rd67];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3098, %r3095}, {%r411, %r414}, {%r3081}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3107, %r3104}, {%r411, %r414}, {%r3088}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3091, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3093, %r3091, %r3095;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3096, %r445, %r3098, %r3093;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3100, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3102, %r3100, %r3104;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3105, %r445, %r3107, %r3102;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3109, %r448, %r3098;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3112, %r445, %r3095, %r3109;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3116, %r448, %r3107;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3119, %r445, %r3104, %r3116;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3142, %r3145}, {%r487, %r490}, {%r3096, %r3112}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3149, %r3153}, {%r487, %r490}, {%r3105, %r3119}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3141, %r3142, %r3142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3144, %r3145, %r3145, %r3141;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3148, %r3149, %r3149, %r3144;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3152, %r3153, %r3153, %r3148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3156, %r1659, %r3152, %r3491;
	// end inline asm
	ld.shared.u32 	%r3164, [%rd68];
	ld.shared.u32 	%r3171, [%rd69];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3181, %r3178}, {%r411, %r414}, {%r3164}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3190, %r3187}, {%r411, %r414}, {%r3171}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3174, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3176, %r3174, %r3178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3179, %r445, %r3181, %r3176;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3183, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3185, %r3183, %r3187;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3188, %r445, %r3190, %r3185;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3192, %r448, %r3181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3195, %r445, %r3178, %r3192;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3199, %r448, %r3190;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3202, %r445, %r3187, %r3199;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3225, %r3228}, {%r487, %r490}, {%r3179, %r3195}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3232, %r3236}, {%r487, %r490}, {%r3188, %r3202}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3224, %r3225, %r3225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3227, %r3228, %r3228, %r3224;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3231, %r3232, %r3232, %r3227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3235, %r3236, %r3236, %r3231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3494, %r1659, %r3235, %r3156;
	// end inline asm
	add.s32 	%r3492, %r3489, 2;
	setp.ne.s32 	%p312, %r3492, 6;
	@%p312 bra 	$L__BB0_161;
// %bb.160:                             // %pass20708
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3244, %r3467, 20;
	or.b32  	%r3245, %r3244, %r178;
	or.b32  	%r3246, %r3245, %r179;
	or.b32  	%r3247, %r3246, %r2;
	cvt.u64.u32 	%rd328, %r3247;
	add.s64 	%rd329, %rd328, %rd15;
	shr.u64 	%rd330, %rd329, 34;
	add.s64 	%rd331, %rd329, %rd330;
	shr.s64 	%rd332, %rd331, 30;
	setp.lt.s64 	%p313, %rd329, 0;
	and.b64  	%rd333, %rd331, -1073741824;
	setp.ne.s64 	%p314, %rd333, %rd329;
	and.pred  	%p315, %p313, %p314;
	selp.u64 	%rd334, 1, 0, %p315;
	sub.s64 	%rd335, %rd334, %rd332;
	shl.b64 	%rd336, %rd335, 30;
	add.s64 	%rd337, %rd336, %rd329;
	shl.b64 	%rd338, %rd337, 2;
	add.s64 	%rd339, %rd4, %rd338;
	st.global.u32 	[%rd339], %r3494;
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3492, 0;
	mov.u32 	%r3494, %r3492;
$L__BB0_161:                            // %pass20964
                                        //   in Loop: Header=BB0_154 Depth=2
	ld.shared.u32 	%r3252, [%rd70];
	ld.shared.u32 	%r3259, [%rd71];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3269, %r3266}, {%r411, %r414}, {%r3252}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3278, %r3275}, {%r411, %r414}, {%r3259}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3262, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3264, %r3262, %r3266;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3267, %r445, %r3269, %r3264;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3271, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3273, %r3271, %r3275;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3276, %r445, %r3278, %r3273;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3280, %r448, %r3269;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3283, %r445, %r3266, %r3280;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3287, %r448, %r3278;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3290, %r445, %r3275, %r3287;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3313, %r3316}, {%r487, %r490}, {%r3267, %r3283}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3320, %r3324}, {%r487, %r490}, {%r3276, %r3290}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3312, %r3313, %r3313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3315, %r3316, %r3316, %r3312;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3319, %r3320, %r3320, %r3315;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3323, %r3324, %r3324, %r3319;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3327, %r1659, %r3323, %r3494;
	// end inline asm
	ld.shared.u32 	%r3335, [%rd72];
	ld.shared.u32 	%r3342, [%rd73];
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3352, %r3349}, {%r411, %r414}, {%r3335}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3361, %r3358}, {%r411, %r414}, {%r3342}, {%r1215, %r1215};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3345, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3347, %r3345, %r3349;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3350, %r445, %r3352, %r3347;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3354, %r448;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3356, %r3354, %r3358;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3359, %r445, %r3361, %r3356;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3363, %r448, %r3352;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3366, %r445, %r3349, %r3363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3370, %r448, %r3361;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3373, %r445, %r3358, %r3370;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3396, %r3399}, {%r487, %r490}, {%r3350, %r3366}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mma.sp.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3403, %r3407}, {%r487, %r490}, {%r3359, %r3373}, {%r1215, %r1215}, %r180, 0;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3395, %r3396, %r3396;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3398, %r3399, %r3399, %r3395;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3402, %r3403, %r3403, %r3398;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3406, %r3407, %r3407, %r3402;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3468, %r1659, %r3406, %r3327;
	// end inline asm
	add.s32 	%r3466, %r3492, 2;
	setp.ne.s32 	%p316, %r3466, 6;
	@%p316 bra 	$L__BB0_162;
// %bb.223:                             // %pass21624
                                        //   in Loop: Header=BB0_154 Depth=2
	shl.b32 	%r3415, %r3467, 20;
	or.b32  	%r3416, %r3415, %r178;
	or.b32  	%r3417, %r3416, %r179;
	or.b32  	%r3418, %r3417, %r2;
	cvt.u64.u32 	%rd340, %r3418;
	add.s64 	%rd341, %rd340, %rd15;
	shr.u64 	%rd342, %rd341, 34;
	add.s64 	%rd343, %rd341, %rd342;
	shr.s64 	%rd344, %rd343, 30;
	setp.lt.s64 	%p317, %rd341, 0;
	and.b64  	%rd345, %rd343, -1073741824;
	setp.ne.s64 	%p318, %rd345, %rd341;
	and.pred  	%p319, %p317, %p318;
	selp.u64 	%rd346, 1, 0, %p319;
	sub.s64 	%rd347, %rd346, %rd344;
	shl.b64 	%rd348, %rd347, 30;
	add.s64 	%rd349, %rd348, %rd341;
	shl.b64 	%rd350, %rd349, 2;
	add.s64 	%rd351, %rd4, %rd350;
	st.global.u32 	[%rd351], %r3468;
	add.s32 	%r3467, %r3467, 1;
	mov.u32 	%r3466, %r1215;
	mov.u32 	%r3468, %r1215;
	bra.uni 	$L__BB0_162;
$L__BB0_164:                            // %L47600
	mov.u32 	%r3419, 0;
	st.global.u32 	[%rd6], %r3419;
	ret;
$L__BB0_211:                            // %post_box_union
	mov.u64 	%rd241, exception4228;
	cvta.global.u64 	%rd242, %rd241;
	{ // callseq 50, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd242;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 50
	{ // callseq 51, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 51
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_136:                            // %L6855
	mov.u32 	%r3435, 5;
	st.global.u32 	[%rd6], %r3435;
	mov.u64 	%rd382, exception4180;
	cvta.global.u64 	%rd383, %rd382;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd383;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_137:                            // %L7011
	mov.u32 	%r3434, 5;
	st.global.u32 	[%rd6], %r3434;
	mov.u64 	%rd380, exception4180;
	cvta.global.u64 	%rd381, %rd380;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd381;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_138:                            // %L7167
	mov.u32 	%r3433, 5;
	st.global.u32 	[%rd6], %r3433;
	mov.u64 	%rd378, exception4180;
	cvta.global.u64 	%rd379, %rd378;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd379;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_139:                            // %L7323
	mov.u32 	%r3432, 5;
	st.global.u32 	[%rd6], %r3432;
	mov.u64 	%rd376, exception4180;
	cvta.global.u64 	%rd377, %rd376;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd377;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_140:                            // %L7479
	mov.u32 	%r3431, 5;
	st.global.u32 	[%rd6], %r3431;
	mov.u64 	%rd374, exception4180;
	cvta.global.u64 	%rd375, %rd374;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd375;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_141:                            // %L7635
	mov.u32 	%r3430, 5;
	st.global.u32 	[%rd6], %r3430;
	mov.u64 	%rd372, exception4180;
	cvta.global.u64 	%rd373, %rd372;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd373;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_142:                            // %L7791
	mov.u32 	%r3429, 5;
	st.global.u32 	[%rd6], %r3429;
	mov.u64 	%rd370, exception4180;
	cvta.global.u64 	%rd371, %rd370;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd371;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_143:                            // %L7947
	mov.u32 	%r3428, 5;
	st.global.u32 	[%rd6], %r3428;
	mov.u64 	%rd368, exception4180;
	cvta.global.u64 	%rd369, %rd368;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd369;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_144:                            // %L8103
	mov.u32 	%r3427, 5;
	st.global.u32 	[%rd6], %r3427;
	mov.u64 	%rd366, exception4180;
	cvta.global.u64 	%rd367, %rd366;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd367;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_145:                            // %L8259
	mov.u32 	%r3426, 5;
	st.global.u32 	[%rd6], %r3426;
	mov.u64 	%rd364, exception4180;
	cvta.global.u64 	%rd365, %rd364;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd365;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L8415
	mov.u32 	%r3425, 5;
	st.global.u32 	[%rd6], %r3425;
	mov.u64 	%rd362, exception4180;
	cvta.global.u64 	%rd363, %rd362;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd363;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L8571
	mov.u32 	%r3424, 5;
	st.global.u32 	[%rd6], %r3424;
	mov.u64 	%rd360, exception4180;
	cvta.global.u64 	%rd361, %rd360;
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd361;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 60
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 61
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_148:                            // %L8727
	mov.u32 	%r3423, 5;
	st.global.u32 	[%rd6], %r3423;
	mov.u64 	%rd358, exception4180;
	cvta.global.u64 	%rd359, %rd358;
	{ // callseq 58, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd359;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 58
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 59
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_149:                            // %L8883
	mov.u32 	%r3422, 5;
	st.global.u32 	[%rd6], %r3422;
	mov.u64 	%rd356, exception4180;
	cvta.global.u64 	%rd357, %rd356;
	{ // callseq 56, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd357;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 56
	{ // callseq 57, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 57
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_150:                            // %L9039
	mov.u32 	%r3421, 5;
	st.global.u32 	[%rd6], %r3421;
	mov.u64 	%rd354, exception4180;
	cvta.global.u64 	%rd355, %rd354;
	{ // callseq 54, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd355;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 54
	{ // callseq 55, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 55
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_151:                            // %L9195
	mov.u32 	%r3420, 5;
	st.global.u32 	[%rd6], %r3420;
	mov.u64 	%rd352, exception4180;
	cvta.global.u64 	%rd353, %rd352;
	{ // callseq 52, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd353;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 52
	{ // callseq 53, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 53
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3437, 2;
	st.global.u32 	[%rd6], %r3437;
	mov.u64 	%rd386, exception4180;
	cvta.global.u64 	%rd387, %rd386;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd387;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L307
	mov.u32 	%r3436, 3;
	st.global.u32 	[%rd6], %r3436;
	mov.u64 	%rd384, exception4180;
	cvta.global.u64 	%rd385, %rd384;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd385;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd80, exception1;
	cvta.global.u64 	%rd81, %rd80;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd81;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 45
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 46
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_135:                            // %L1153
	add.u64 	%rd79, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r3, %r4};
	st.local.v2.u32 	[%rd5+8], {%r1, %r86};
	st.local.u32 	[%rd5+16], %r87;
	mov.u64 	%rd85, __unnamed_1;
	cvta.global.u64 	%rd86, %rd85;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd86;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd79;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r500, [retval0+0];
	} // callseq 47
	mov.u32 	%r502, 4;
	st.global.u32 	[%rd6], %r502;
	mov.u64 	%rd88, exception4180;
	cvta.global.u64 	%rd89, %rd88;
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd89;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 48
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd74;
	st.param.b32 	[param0+8], %r284;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 49
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
