# MIPS-Singe-Cycle-Processor
MIPS (Microprocessor without Interlocked Pipelined Stages) is a family of reduced instruction set computer (RISC) instruction set architectures (ISA). This is the design of a MIPS microarchitecture that executes instructions in a single cycle.
