// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Rsqrt7Table(
  input  [6:0] src,
  output [6:0] out
);

  wire [6:0] out_invInputs = ~src;
  wire [5:0] _out_andMatrixOutputs_T_5 =
    {src[0],
     out_invInputs[1],
     out_invInputs[2],
     out_invInputs[3],
     out_invInputs[4],
     out_invInputs[6]};
  wire [5:0] _out_andMatrixOutputs_T_13 =
    {src[0], src[1], src[2], out_invInputs[3], out_invInputs[5], out_invInputs[6]};
  wire [5:0] _out_andMatrixOutputs_T_18 =
    {src[0], src[1], out_invInputs[2], src[3], out_invInputs[5], out_invInputs[6]};
  wire [5:0] _out_andMatrixOutputs_T_20 =
    {out_invInputs[0], src[1], src[2], src[3], out_invInputs[4], out_invInputs[5]};
  wire [5:0] _out_andMatrixOutputs_T_22 =
    {src[1],
     out_invInputs[2],
     out_invInputs[3],
     src[4],
     out_invInputs[5],
     out_invInputs[6]};
  wire [3:0] _out_andMatrixOutputs_T_24 =
    {src[2], out_invInputs[3], src[4], out_invInputs[5]};
  wire [5:0] _out_andMatrixOutputs_T_27 =
    {out_invInputs[0],
     out_invInputs[1],
     out_invInputs[2],
     src[3],
     src[4],
     out_invInputs[5]};
  wire [5:0] _out_andMatrixOutputs_T_32 =
    {out_invInputs[1],
     out_invInputs[2],
     out_invInputs[3],
     out_invInputs[4],
     src[5],
     out_invInputs[6]};
  wire [5:0] _out_andMatrixOutputs_T_36 =
    {src[1], src[2], out_invInputs[3], out_invInputs[4], src[5], out_invInputs[6]};
  wire [4:0] _out_andMatrixOutputs_T_45 =
    {src[1], out_invInputs[2], out_invInputs[3], src[4], src[5]};
  wire [5:0] _out_andMatrixOutputs_T_49 =
    {out_invInputs[1], src[2], out_invInputs[3], src[4], src[5], out_invInputs[6]};
  wire [5:0] _out_andMatrixOutputs_T_57 =
    {out_invInputs[0],
     out_invInputs[1],
     out_invInputs[2],
     out_invInputs[4],
     out_invInputs[5],
     src[6]};
  wire [4:0] _out_andMatrixOutputs_T_61 =
    {out_invInputs[2], out_invInputs[3], out_invInputs[4], out_invInputs[5], src[6]};
  wire [5:0] _out_andMatrixOutputs_T_67 =
    {src[0], out_invInputs[1], out_invInputs[2], src[3], out_invInputs[4], src[6]};
  wire [5:0] _out_andMatrixOutputs_T_68 =
    {src[0], out_invInputs[1], src[3], out_invInputs[4], out_invInputs[5], src[6]};
  wire [6:0] _out_andMatrixOutputs_T_70 =
    {out_invInputs[0],
     out_invInputs[1],
     src[2],
     src[3],
     out_invInputs[4],
     out_invInputs[5],
     src[6]};
  wire [6:0] _out_andMatrixOutputs_T_73 =
    {src[0],
     out_invInputs[1],
     out_invInputs[2],
     out_invInputs[3],
     src[4],
     out_invInputs[5],
     src[6]};
  wire [5:0] _out_andMatrixOutputs_T_74 =
    {out_invInputs[0], out_invInputs[1], src[2], src[4], out_invInputs[5], src[6]};
  wire [5:0] _out_andMatrixOutputs_T_76 =
    {src[1], out_invInputs[2], src[3], src[4], out_invInputs[5], src[6]};
  wire [5:0] _out_andMatrixOutputs_T_77 =
    {src[0], out_invInputs[1], out_invInputs[2], out_invInputs[4], src[5], src[6]};
  wire [4:0] _out_andMatrixOutputs_T_78 =
    {src[0], out_invInputs[3], out_invInputs[4], src[5], src[6]};
  wire [4:0] _out_andMatrixOutputs_T_79 =
    {src[1], out_invInputs[2], out_invInputs[3], src[5], src[6]};
  wire [4:0] _out_andMatrixOutputs_T_85 =
    {src[1], out_invInputs[2], src[4], src[5], src[6]};
  wire [5:0] _out_andMatrixOutputs_T_87 =
    {out_invInputs[0], out_invInputs[1], src[2], src[4], src[5], src[6]};
  wire [4:0] _out_andMatrixOutputs_T_88 = {src[0], src[2], src[4], src[5], src[6]};
  wire [5:0] _out_andMatrixOutputs_T_89 =
    {out_invInputs[0], src[1], src[2], src[4], src[5], src[6]};
  wire [5:0] _out_andMatrixOutputs_T_90 =
    {out_invInputs[1], out_invInputs[2], src[3], src[4], src[5], src[6]};
  assign out =
    {|{&{out_invInputs[1], out_invInputs[2], out_invInputs[3], src[6]},
       &{out_invInputs[4], src[6]},
       &{out_invInputs[5], src[6]}},
     |{&{out_invInputs[1], out_invInputs[2], out_invInputs[3], out_invInputs[5]},
       &{out_invInputs[4], out_invInputs[5]},
       &{out_invInputs[2], out_invInputs[3], out_invInputs[5], src[6]},
       &_out_andMatrixOutputs_T_85,
       &_out_andMatrixOutputs_T_87,
       &_out_andMatrixOutputs_T_88,
       &_out_andMatrixOutputs_T_89,
       &_out_andMatrixOutputs_T_90},
     |{&{out_invInputs[0],
         out_invInputs[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4]},
       &{out_invInputs[2], out_invInputs[3], out_invInputs[4], out_invInputs[6]},
       &_out_andMatrixOutputs_T_22,
       &_out_andMatrixOutputs_T_24,
       &{src[3], src[4], out_invInputs[5]},
       &{out_invInputs[1], out_invInputs[3], out_invInputs[4], src[5], out_invInputs[6]},
       &_out_andMatrixOutputs_T_57,
       &{out_invInputs[3], out_invInputs[4], out_invInputs[5], src[6]},
       &_out_andMatrixOutputs_T_85,
       &_out_andMatrixOutputs_T_87,
       &_out_andMatrixOutputs_T_88,
       &_out_andMatrixOutputs_T_89,
       &_out_andMatrixOutputs_T_90},
     |{&{src[2], out_invInputs[3], out_invInputs[5], out_invInputs[6]},
       &{out_invInputs[0], out_invInputs[2], src[3], out_invInputs[5], out_invInputs[6]},
       &{src[0], out_invInputs[1], out_invInputs[2], src[3], out_invInputs[5]},
       &_out_andMatrixOutputs_T_22,
       &_out_andMatrixOutputs_T_24,
       &_out_andMatrixOutputs_T_27,
       &_out_andMatrixOutputs_T_36,
       &{src[3], out_invInputs[4], src[5], out_invInputs[6]},
       &{out_invInputs[1],
         out_invInputs[2],
         out_invInputs[3],
         src[4],
         src[5],
         out_invInputs[6]},
       &_out_andMatrixOutputs_T_61,
       &{src[1], out_invInputs[2], out_invInputs[4], out_invInputs[5], src[6]},
       &_out_andMatrixOutputs_T_68,
       &_out_andMatrixOutputs_T_70,
       &_out_andMatrixOutputs_T_78,
       &_out_andMatrixOutputs_T_79,
       &{src[2], out_invInputs[3], src[5], src[6]},
       &{out_invInputs[0], out_invInputs[1], out_invInputs[2], src[3], src[5], src[6]},
       &_out_andMatrixOutputs_T_85,
       &_out_andMatrixOutputs_T_87,
       &_out_andMatrixOutputs_T_90},
     |{&{out_invInputs[0],
         out_invInputs[1],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5]},
       &{out_invInputs[0], src[2], out_invInputs[3], out_invInputs[5]},
       &{out_invInputs[1], src[2], out_invInputs[5], out_invInputs[6]},
       &_out_andMatrixOutputs_T_18,
       &_out_andMatrixOutputs_T_22,
       &{src[2], src[3], src[4], out_invInputs[5], out_invInputs[6]},
       &_out_andMatrixOutputs_T_36,
       &{out_invInputs[0],
         out_invInputs[1],
         out_invInputs[2],
         src[3],
         src[5],
         out_invInputs[6]},
       &{src[0], out_invInputs[2], src[3], out_invInputs[4], src[5]},
       &{src[1], out_invInputs[2], src[3], out_invInputs[4], src[5]},
       &{src[1], out_invInputs[3], src[4], src[5], out_invInputs[6]},
       &_out_andMatrixOutputs_T_49,
       &{out_invInputs[0], out_invInputs[1], out_invInputs[3], out_invInputs[5], src[6]},
       &{out_invInputs[1], out_invInputs[3], out_invInputs[4], out_invInputs[5], src[6]},
       &{out_invInputs[0], out_invInputs[1], src[2], out_invInputs[3], src[6]},
       &_out_andMatrixOutputs_T_67,
       &{src[1], src[3], out_invInputs[4], out_invInputs[5], src[6]},
       &_out_andMatrixOutputs_T_74,
       &{src[0], out_invInputs[1], src[2], src[4], src[6]},
       &_out_andMatrixOutputs_T_76,
       &_out_andMatrixOutputs_T_77,
       &_out_andMatrixOutputs_T_79,
       &{out_invInputs[1], src[2], src[3], out_invInputs[4], src[5], src[6]},
       &_out_andMatrixOutputs_T_89,
       &{src[0], src[2], src[3], src[4], src[5], src[6]}},
     |{&_out_andMatrixOutputs_T_5,
       &{out_invInputs[0], src[1], out_invInputs[2], out_invInputs[3], out_invInputs[4]},
       &{out_invInputs[1], src[2], out_invInputs[3], out_invInputs[4], out_invInputs[5]},
       &{src[0], src[1], src[2], out_invInputs[4], out_invInputs[5]},
       &_out_andMatrixOutputs_T_13,
       &{out_invInputs[0], out_invInputs[1], src[3], out_invInputs[4], out_invInputs[6]},
       &_out_andMatrixOutputs_T_18,
       &{out_invInputs[0], out_invInputs[1], src[2], src[3], out_invInputs[6]},
       &_out_andMatrixOutputs_T_20,
       &_out_andMatrixOutputs_T_22,
       &{out_invInputs[0], out_invInputs[1], src[2], out_invInputs[3], src[4]},
       &_out_andMatrixOutputs_T_27,
       &{out_invInputs[1], src[2], src[3], src[4], out_invInputs[5], out_invInputs[6]},
       &_out_andMatrixOutputs_T_32,
       &{out_invInputs[0], src[1], src[2], out_invInputs[4], src[5]},
       &_out_andMatrixOutputs_T_36,
       &{out_invInputs[1], src[2], src[3], out_invInputs[4], src[5], out_invInputs[6]},
       &_out_andMatrixOutputs_T_45,
       &{src[1], out_invInputs[2], src[4], src[5], out_invInputs[6]},
       &_out_andMatrixOutputs_T_49,
       &{src[0], out_invInputs[1], out_invInputs[2], src[3], src[4], src[5]},
       &{out_invInputs[0],
         out_invInputs[1],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         src[6]},
       &{src[0], out_invInputs[1], src[2], out_invInputs[3], out_invInputs[4], src[6]},
       &{src[0], src[1], src[2], out_invInputs[5], src[6]},
       &_out_andMatrixOutputs_T_67,
       &_out_andMatrixOutputs_T_70,
       &{out_invInputs[0], src[1], src[2], src[3], src[6]},
       &_out_andMatrixOutputs_T_73,
       &_out_andMatrixOutputs_T_76,
       &_out_andMatrixOutputs_T_77,
       &{src[1], src[3], out_invInputs[4], src[5], src[6]},
       &{src[0], src[1], out_invInputs[3], src[4], src[5], src[6]},
       &_out_andMatrixOutputs_T_90,
       &{src[0], out_invInputs[1], src[3], src[4], src[5], src[6]}},
     |{&_out_andMatrixOutputs_T_5,
       &{out_invInputs[0],
         out_invInputs[1],
         src[2],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5]},
       &_out_andMatrixOutputs_T_13,
       &{src[0], out_invInputs[1], out_invInputs[2], src[3], out_invInputs[6]},
       &_out_andMatrixOutputs_T_18,
       &_out_andMatrixOutputs_T_20,
       &{out_invInputs[0], out_invInputs[2], out_invInputs[3], src[4], out_invInputs[6]},
       &{src[0], src[2], out_invInputs[3], src[4], out_invInputs[5]},
       &{out_invInputs[0], src[2], src[3], src[4], out_invInputs[5]},
       &_out_andMatrixOutputs_T_32,
       &{src[0], out_invInputs[2], out_invInputs[3], out_invInputs[4], src[5]},
       &{out_invInputs[0], src[1], src[2], out_invInputs[3], src[5], out_invInputs[6]},
       &{out_invInputs[0], out_invInputs[1], src[2], src[3], out_invInputs[4], src[5]},
       &{src[0], src[1], src[2], src[3], out_invInputs[4], src[5], out_invInputs[6]},
       &_out_andMatrixOutputs_T_45,
       &{out_invInputs[0], src[1], src[4], src[5], out_invInputs[6]},
       &{src[0], out_invInputs[1], src[2], src[3], src[4], src[5]},
       &_out_andMatrixOutputs_T_57,
       &_out_andMatrixOutputs_T_61,
       &{out_invInputs[0], src[1], out_invInputs[2], out_invInputs[5], src[6]},
       &_out_andMatrixOutputs_T_68,
       &{out_invInputs[0], src[1], src[2], src[3], out_invInputs[4], src[6]},
       &_out_andMatrixOutputs_T_73,
       &_out_andMatrixOutputs_T_74,
       &_out_andMatrixOutputs_T_77,
       &_out_andMatrixOutputs_T_78,
       &{out_invInputs[0], out_invInputs[2], src[4], src[5], src[6]},
       &_out_andMatrixOutputs_T_88}};
endmodule

