# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/rtc/xlnx-rtc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Xilinx Zynq Ultrascale+ MPSoC Real Time Clock

maintainers:
  - Suneel Garapati <suneel.garapati@xilinx.com>
description: |+
  RTC controller for the Xilinx Zynq MPSoC Real Time Clock
  Separate IRQ lines for seconds and alarm

             

properties:
  compatible:
    items:
      - const: xlnx,zynqmp-rtc
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupt-parent: {}
  interrupts: {}
  interrupt-names:
    items:
      - const: alarm
      - const: sec
    minItems: 2
    maxItems: 2
    additionalItems: false
  calibration: {}
historical: |+
  * Xilinx Zynq Ultrascale+ MPSoC Real Time Clock

  RTC controller for the Xilinx Zynq MPSoC Real Time Clock
  Separate IRQ lines for seconds and alarm

  Required properties:
  - compatible: Should be "xlnx,zynqmp-rtc"
  - reg: Physical base address of the controller and length
         of memory mapped region.
  - interrupts: IRQ lines for the RTC.
  - interrupt-names: interrupt line names eg. "sec" "alarm"

  Optional:
  - calibration: calibration value for 1 sec period which will
  		be programmed directly to calibration register

...
