# FPGA Trading System

A high-frequency trading (HFT) system implemented on an FPGA (Basys 3), designed to simulate real-world electronic trading under ultra-low latency constraints. This project emulates network packet flows, order matching, and risk control using Verilog-based hardware logic and UART communication. Along with the main modules, the project includes dedicated testbenches for each file to verify functionality, ensure correctness, and simulate realistic trading scenarios before deployment to hardware.


## Key Features

- TCP-like Packet Parsing
- Price-Time Priority Matching Engine
- Risk Management Controls
- UART I/O for Trade Transmission
- Modular & Testable Verilog Architecture

## System Architecture

<img src="./System_Architecture.png" alt="System Architecture" width="800"/>

## Project Overview

## Project Overview

### `Wrapper.v`
This is the top-level module. It connects all the other submodules and wires them to the FPGA I/O. It Provides system-wide control signals (e.g., `RESET`, `CLK`) and binds UART lines, debug LEDs, and flow control between logic blocks.

---

### `uart_receiver.v`
This module receives serialised packet data over UART at a 9600 baud rate. It extracts TCP/IP-like fields including sequence numbers, flags, payload length, and order content. It also checks for a hardcoded destination IP to simulate a valid connection.

---

### `tcp_state_machine.v`
Implements a basic TCP handshake/connection tracker. It monitors sequence/acknowledgement numbers and flags (SYN, ACK, etc.), simulating state transitions like `LISTEN â†’ SYN_RCVD â†’ ESTABLISHED`. Outputs a clean, parsed payload and ready signal.

---

### `packet_fifo.v`
A buffer module that queues incoming payloads parsed by the TCP state machine. Decouples the receiver from the core trading logic to ensure flow control and prevent data loss under high loads.

---

### `order_matching_engine.v`
The heart of the system. Maintains a price-time priority order book using parallel arrays for bids and asks. On receiving a packet, it either:
- Cancels an existing order
- Scans for a matching order to trade against
- Inserts a new order into the book

It then generates a `trade_valid` pulse with order details upon a successful match.

---

### `risk_management.v`
Intercepts trades from the matching engine. Ensures no trade violates position or exposure limits using parameterised thresholds. Trades that pass are approved and passed forward for transmission.

---

### `uart_transmitter.v`
Serialises and sends approved trades over UART. Sends back trade details like price, quantity, and participant IDs to an external system (e.g., computer or logger).

---

### `debouncer.v`
Stabilizes button inputs (like BTNR) used to manually trigger trade transmission. Prevents multiple triggers from switch bouncing.

---

### `temp.v`
A lightweight monitor that lights up status LEDs when packets are received and parsed correctly. Useful for debugging and visual confirmation that packets are being received.

## Project Structure

```text
hft_fpga_system/
â”œâ”€â”€ hft_fpga_system.srcs/
â”‚   â”œâ”€â”€ sources_1/
â”‚   â”‚   â””â”€â”€ new/
â”‚   â”‚       â”œâ”€â”€ order_matching_engine.v
â”‚   â”‚       â”œâ”€â”€ tcp_ip_stack.v
â”‚   â”‚       â”œâ”€â”€ ethernet_layer.v
â”‚   â”‚       â”œâ”€â”€ ip_layer.v
â”‚   â”‚       â”œâ”€â”€ tcp_layer.v
â”‚   â”‚       â”œâ”€â”€ custom_ip_core.v
â”‚   â”‚       â”œâ”€â”€ axi_stream_if.v
â”‚   â”‚       â”œâ”€â”€ risk_management.v
â”‚   â”‚       â””â”€â”€ top_level.v
â”‚   â”œâ”€â”€ constrs_1/
â”‚   â”‚   â””â”€â”€ new/
â”‚   â”‚       â””â”€â”€ Constraints.xdc
â”‚   â””â”€â”€ sim_1/
â”‚       â””â”€â”€ new/
â”‚           â”œâ”€â”€ tb_order_matching_engine.v
â”‚           â”œâ”€â”€ tb_tcp_ip_stack.v
â”‚           â”œâ”€â”€ tb_custom_ip_core.v
â”‚           â”œâ”€â”€ tb_risk_management.v
â”‚           â””â”€â”€ tb_top_level.v
â”œâ”€â”€ hft_fpga_system.xpr
```
## Technologies

- Verilog HDL
- Xilinx Vivado
- Basys 3 FPGA (Artix-7)
- UART Protocol
- RTL Design

## Future Improvements

- AXI4-Stream Integration 
  Move to AXI4-Stream interfaces for better compatibility with DMA engines and high-speed IP cores, enhancing throughput and modularity.

- Dynamic Risk Configuration  
  Allow runtime adjustment of risk parameters (e.g., max position/exposure limits) via UART or control register interface for more flexible testing and prototyping.

- **ğŸ§  Smarter Order Matching Algorithms**  
  Introduce advanced features like iceberg orders, pegged orders, or multiple order types (limit/market) for more realistic exchange behavior.

- **ğŸ“Š Real-Time Monitoring Interface**  
  Add a UART or VGA dashboard module to view internal book state, trades executed, or performance metrics in real time.

- **ğŸ§ª Formal Verification & Assertions**  
  Integrate SystemVerilog assertions and formal tools to ensure protocol correctness, deadlock-freedom, and compliance with trading logic invariants.

- **ğŸ•’ Sub-Nanosecond Latency Profiling**  
  Use on-chip timers to measure exact cycle latencies through each module and identify performance bottlenecks.

- **ğŸ§° Configurable FIFO Depths**  
  Parameterize all FIFO buffers to allow tuning for throughput vs. resource trade-offs based on target FPGA.

- **ğŸ§¬ Add Replay or Logging Capability**  
  Store incoming/outgoing packets in BRAM for replay or post-analysis, useful for debugging and stress testing.

- **ğŸŒ Integration with Software Back-Ends**  
  Connect the FPGA output to a software trading simulator or order book visualizer via serial/USB to bridge hardware and higher-level analytics.



