// Seed: 1724822641
module module_0;
  logic id_1;
  wire ['h0 : -1] id_2;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_6 = -1;
  assign id_2 = id_4;
endmodule
module module_2 #(
    parameter id_3 = 32'd65,
    parameter id_4 = 32'd22
) (
    output logic id_0,
    input  wire  id_1,
    input  wire  id_2,
    input  wand  _id_3,
    input  tri   _id_4,
    input  tri1  id_5,
    output wand  id_6
    , id_8
);
  assign id_0 = id_5;
  always
    if (1) @(posedge {-1{id_8}}) id_0 = -1;
    else $signed(10);
  ;
  wire [id_4 : ~  -1] id_9;
  module_0 modCall_1 ();
  assign id_8[1][1'h0][-1'b0 : id_4<=-1'b0-id_3] = id_2;
  final id_0 <= id_2;
endmodule
