Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec 18 12:22:03 2019
| Host         : ubu64 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file MODULE_timing_summary_routed.rpt -pb MODULE_timing_summary_routed.pb -rpx MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : MODULE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.561        0.000                      0                   61        0.191        0.000                      0                   61        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.561        0.000                      0                   61        0.191        0.000                      0                   61        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 2.282ns (42.826%)  route 3.046ns (57.174%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    counter_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.657 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.657    counter_reg[24]_i_1_n_6
    SLICE_X0Y102         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.261ns (42.600%)  route 3.046ns (57.400%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    counter_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.636 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.636    counter_reg[24]_i_1_n_4
    SLICE_X0Y102         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 2.187ns (41.788%)  route 3.046ns (58.211%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    counter_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.562    counter_reg[24]_i_1_n_5
    SLICE_X0Y102         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.171ns (41.610%)  route 3.046ns (58.390%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    counter_reg[20]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.546 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.546    counter_reg[24]_i_1_n_7
    SLICE_X0Y102         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.168ns (41.576%)  route 3.046ns (58.424%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.543 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.543    counter_reg[20]_i_1_n_6
    SLICE_X0Y101         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.147ns (41.340%)  route 3.046ns (58.660%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.522 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.522    counter_reg[20]_i_1_n_4
    SLICE_X0Y101         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 2.073ns (40.492%)  route 3.046ns (59.508%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.448 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.448    counter_reg[20]_i_1_n_5
    SLICE_X0Y101         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 2.057ns (40.306%)  route 3.046ns (59.694%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    counter_reg[16]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.432 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.432    counter_reg[20]_i_1_n_7
    SLICE_X0Y101         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 2.054ns (40.271%)  route 3.046ns (59.729%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.429 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.429    counter_reg[16]_i_1_n_6
    SLICE_X0Y100         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.033ns (40.024%)  route 3.046ns (59.976%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.329    CLK_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.614    counter_reg[4]
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.124     6.738 r  ticksek_i_8/O
                         net (fo=1, routed)           0.703     7.441    ticksek_i_8_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.565 r  ticksek_i_4/O
                         net (fo=30, routed)          1.514     9.079    ticksek_i_4_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.124     9.203 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.203    counter[0]_i_5_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.753 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    counter_reg[0]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    counter_reg[4]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    counter_reg[8]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.095    counter_reg[12]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.408 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.408    counter_reg[16]_i_1_n_4
    SLICE_X0Y100         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.590    15.012    CLK_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDCE (Setup_fdce_C_D)        0.062    15.219    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  4.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_onehot_nstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  FSM_onehot_nstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  FSM_onehot_nstate_reg[3]/Q
                         net (fo=1, routed)           0.116     1.804    FSM_onehot_nstate_reg_n_0_[3]
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.076     1.613    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FSM_onehot_nstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  FSM_onehot_nstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  FSM_onehot_nstate_reg[1]/Q
                         net (fo=1, routed)           0.116     1.804    FSM_onehot_nstate_reg_n_0_[1]
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.075     1.612    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM_onehot_nstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  FSM_onehot_nstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  FSM_onehot_nstate_reg[2]/Q
                         net (fo=1, routed)           0.116     1.804    FSM_onehot_nstate_reg_n_0_[2]
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.071     1.608    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ticksek_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.181%)  route 0.157ns (45.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.604     1.523    CLK_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.157     1.822    counter_reg[0]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.045     1.867 r  ticksek_i_1/O
                         net (fo=1, routed)           0.000     1.867    ticksek_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  ticksek_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ticksek_reg/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.120     1.660    ticksek_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_nstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.099%)  route 0.104ns (44.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.104     1.757    FSM_onehot_state_reg_n_0_[2]
    SLICE_X2Y98          FDCE                                         r  FSM_onehot_nstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  FSM_onehot_nstate_reg[3]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.010     1.547    FSM_onehot_nstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_nstate_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.478%)  route 0.150ns (51.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.150     1.815    FSM_onehot_state_reg_n_0_[4]
    SLICE_X2Y98          FDCE                                         r  FSM_onehot_nstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  FSM_onehot_nstate_reg[5]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.064     1.601    FSM_onehot_nstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.373%)  route 0.082ns (26.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  FSM_onehot_state_reg[5]/Q
                         net (fo=4, routed)           0.082     1.734    FSM_onehot_state_reg_n_0_[5]
    SLICE_X3Y98          LUT5 (Prop_lut5_I3_O)        0.098     1.832 r  LED3_i_1/O
                         net (fo=1, routed)           0.000     1.832    LED3_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  LED3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  LED3_reg/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.092     1.616    LED3_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.098     1.750    FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.099     1.849 r  LED2_i_1/O
                         net (fo=1, routed)           0.000     1.849    LED2_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  LED2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  LED2_reg/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.092     1.616    LED2_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.218%)  route 0.145ns (43.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.145     1.810    FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  LED1_i_1/O
                         net (fo=1, routed)           0.000     1.855    LED1_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  LED1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  LED1_reg/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.091     1.615    LED1_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_nstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.911%)  route 0.212ns (60.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    CLK_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.212     1.878    FSM_onehot_state_reg_n_0_[0]
    SLICE_X2Y98          FDCE                                         r  FSM_onehot_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  FSM_onehot_nstate_reg[1]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.086     1.626    FSM_onehot_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     FSM_onehot_nstate_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     FSM_onehot_nstate_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     FSM_onehot_nstate_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     FSM_onehot_nstate_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     FSM_onehot_nstate_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     FSM_onehot_nstate_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y98     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    counter_reg[21]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     FSM_onehot_nstate_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     FSM_onehot_nstate_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     FSM_onehot_nstate_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     FSM_onehot_nstate_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     FSM_onehot_nstate_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y98     FSM_onehot_nstate_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     FSM_onehot_state_reg[3]/C



