# risc-v
This explains and implement simple riscv cpu supportting rv32i

# Verilator Build Requirements;
    Verilator: v5.042
    GCC: >= 10 (C++20 coroutine support required)