Analysis & Synthesis report for lab4top
Fri Feb 07 09:24:02 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 18. Source assignments for lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram|altsyncram_l2m1:auto_generated
 20. Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 21. Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 22. Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 24. Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 25. Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 26. Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 27. Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 28. Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux_001
 32. Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 33. Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 34. Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux_004
 35. Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux_005
 36. Source assignments for lab4:u0|altera_reset_controller:rst_controller
 37. Source assignments for lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Parameter Settings for User Entity Instance: lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo
 40. Parameter Settings for User Entity Instance: lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo
 41. Parameter Settings for User Entity Instance: lab4:u0|lab4_memory:memory
 42. Parameter Settings for User Entity Instance: lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a
 44. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b
 46. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 48. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram
 49. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 51. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 52. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 53. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 54. Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy
 55. Parameter Settings for User Entity Instance: lab4:u0|tonegenwrapper:tonegen_0
 56. Parameter Settings for User Entity Instance: lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0
 57. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_data_master_translator
 58. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_instruction_master_translator
 59. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 60. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator
 61. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor_debug_mem_slave_translator
 62. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator
 63. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 64. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator
 65. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_data_master_agent
 66. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_instruction_master_agent
 67. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 68. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent
 71. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent
 74. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent
 77. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
 80. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent
 83. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router:router|lab4_mm_interconnect_0_router_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_001:router_001|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_002|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_003|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_004|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_005|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_006|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_007|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 94. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 95. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 96. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 97. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 98. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 99. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
102. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
103. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
104. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
105. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
106. Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
107. Parameter Settings for User Entity Instance: lab4:u0|altera_reset_controller:rst_controller
108. Parameter Settings for User Entity Instance: lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
109. Parameter Settings for User Entity Instance: lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
110. Parameter Settings for Inferred Entity Instance: lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0|lpm_divide:Div0
111. scfifo Parameter Settings by Entity Instance
112. altsyncram Parameter Settings by Entity Instance
113. Port Connectivity Checks: "lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
114. Port Connectivity Checks: "lab4:u0|altera_reset_controller:rst_controller"
115. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
116. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
117. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
118. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_004|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode"
119. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_002|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode"
120. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_001:router_001|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode"
121. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router:router|lab4_mm_interconnect_0_router_default_decode:the_default_decode"
122. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo"
123. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent"
124. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
125. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
126. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo"
127. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent"
128. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo"
129. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent"
130. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo"
131. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent"
132. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
133. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
134. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_instruction_master_agent"
135. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_data_master_agent"
136. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator"
137. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
138. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator"
139. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor_debug_mem_slave_translator"
140. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator"
141. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
142. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_instruction_master_translator"
143. Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_data_master_translator"
144. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy"
145. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
146. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
147. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_pib:the_lab4_processor_cpu_nios2_oci_pib"
148. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo|lab4_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_processor_cpu_nios2_oci_fifo_wrptr_inc"
149. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace|lab4_processor_cpu_nios2_oci_td_mode:lab4_processor_cpu_nios2_oci_trc_ctrl_td_mode"
150. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_itrace:the_lab4_processor_cpu_nios2_oci_itrace"
151. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk"
152. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_xbrk:the_lab4_processor_cpu_nios2_oci_xbrk"
153. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug"
154. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci"
155. Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_test_bench:the_lab4_processor_cpu_test_bench"
156. Port Connectivity Checks: "lab4:u0|lab4_processor:processor"
157. Port Connectivity Checks: "lab4:u0|lab4_memory:memory"
158. Port Connectivity Checks: "lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic"
159. Port Connectivity Checks: "lab4:u0|lab4_jtag_uart:jtag_uart"
160. Post-Synthesis Netlist Statistics for Top Partition
161. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
162. Elapsed Time Per Partition
163. Analysis & Synthesis Messages
164. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Feb 07 09:24:02 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lab4top                                     ;
; Top-level Entity Name           ; lab4top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1109                                        ;
; Total pins                      ; 12                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 273,408                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; lab4top            ; lab4top            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; lab4/synthesis/lab4.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v                                                                 ; lab4        ;
; lab4/synthesis/submodules/altera_reset_controller.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v                                   ; lab4        ;
; lab4/synthesis/submodules/altera_reset_synchronizer.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_synchronizer.v                                 ; lab4        ;
; lab4/synthesis/submodules/lab4_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_irq_mapper.sv                                          ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v                                    ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v                  ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv                       ; lab4        ;
; lab4/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv                           ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv                         ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv                       ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv                           ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv                     ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv                         ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv                        ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv                        ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv                        ; lab4        ;
; lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv                            ; lab4        ;
; lab4/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; lab4        ;
; lab4/synthesis/submodules/altera_merlin_slave_agent.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv                                ; lab4        ;
; lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; lab4        ;
; lab4/synthesis/submodules/altera_merlin_master_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_agent.sv                               ; lab4        ;
; lab4/synthesis/submodules/altera_merlin_slave_translator.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_translator.sv                           ; lab4        ;
; lab4/synthesis/submodules/altera_merlin_master_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_translator.sv                          ; lab4        ;
; lab4/synthesis/submodules/tonegenwrapper.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v                                            ; lab4        ;
; lab4/synthesis/submodules/lab4_timer.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_timer.v                                                ; lab4        ;
; lab4/synthesis/submodules/lab4_processor.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v                                            ; lab4        ;
; lab4/synthesis/submodules/lab4_processor_cpu.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v                                        ; lab4        ;
; lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v                     ; lab4        ;
; lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v                        ; lab4        ;
; lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v                    ; lab4        ;
; lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v                             ; lab4        ;
; lab4/synthesis/submodules/lab4_pio.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_pio.v                                                  ; lab4        ;
; lab4/synthesis/submodules/lab4_memory.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v                                               ; lab4        ;
; lab4/synthesis/submodules/lab4_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v                                            ; lab4        ;
; tonegen.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv                                                                            ;             ;
; lab4top.sv                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4top.sv                                                                            ;             ;
; scfifo.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                       ;             ;
; a_regfifo.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                    ;             ;
; a_dpfifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                     ;             ;
; a_i2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                     ;             ;
; a_fffifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                     ;             ;
; a_f2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                     ;             ;
; aglobal181.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                   ;             ;
; db/scfifo_3291.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/scfifo_3291.tdf                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_vg7.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/cntr_vg7.tdf                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_7pu1.tdf                                                                ;             ;
; db/cntr_jgb.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/cntr_jgb.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_l2m1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_l2m1.tdf                                                                ;             ;
; db/altsyncram_msi1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_msi1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                        ;             ;
; db/altsyncram_qid1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_qid1.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                         ;             ;
; sld_hub.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sldf6d2a07f/alt_sld_fab.v                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
; sld_rom_sr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
; lpm_divide.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                   ;             ;
; abs_divider.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                  ;             ;
; sign_div_unsign.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                              ;             ;
; db/lpm_divide_5dm.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/lpm_divide_5dm.tdf                                                                 ;             ;
; db/sign_div_unsign_9nh.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/sign_div_unsign_9nh.tdf                                                            ;             ;
; db/alt_u_div_o2f.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/alt_u_div_o2f.tdf                                                                  ;             ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1411               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 2456               ;
;     -- 7 input functions                    ; 24                 ;
;     -- 6 input functions                    ; 214                ;
;     -- 5 input functions                    ; 835                ;
;     -- 4 input functions                    ; 624                ;
;     -- <=3 input functions                  ; 759                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 1109               ;
;                                             ;                    ;
; I/O pins                                    ; 12                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 273408             ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 1082               ;
; Total fan-out                               ; 16506              ;
; Average fan-out                             ; 4.41               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |lab4top                                                                                                                                ; 2456 (1)            ; 1109 (0)                  ; 273408            ; 0          ; 12   ; 0            ; |lab4top                                                                                                                                                                                                                                                                                                                                              ; lab4top                                   ; work         ;
;    |lab4:u0|                                                                                                                            ; 2343 (0)            ; 1024 (0)                  ; 273408            ; 0          ; 0    ; 0            ; |lab4top|lab4:u0                                                                                                                                                                                                                                                                                                                                      ; lab4                                      ; lab4         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                   ; lab4         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                 ; lab4         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                 ; lab4         ;
;       |lab4_jtag_uart:jtag_uart|                                                                                                        ; 113 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                             ; lab4_jtag_uart                            ; lab4         ;
;          |alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|                                                                           ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                         ; work         ;
;          |lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|                                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r                                                                                                                                                                                                                                                         ; lab4_jtag_uart_scfifo_r                   ; lab4         ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                            ; scfifo                                    ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                 ; scfifo_3291                               ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                            ; a_dpfifo_5771                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                              ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                               ; cntr_vg7                                  ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                    ; altsyncram_7pu1                           ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                      ; cntr_jgb                                  ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                            ; cntr_jgb                                  ; work         ;
;          |lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|                                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w                                                                                                                                                                                                                                                         ; lab4_jtag_uart_scfifo_w                   ; lab4         ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                            ; scfifo                                    ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                 ; scfifo_3291                               ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                            ; a_dpfifo_5771                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                    ; a_fefifo_7cf                              ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                               ; cntr_vg7                                  ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                    ; altsyncram_7pu1                           ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                      ; cntr_jgb                                  ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                            ; cntr_jgb                                  ; work         ;
;       |lab4_memory:memory|                                                                                                              ; 2 (2)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_memory:memory                                                                                                                                                                                                                                                                                                                   ; lab4_memory                               ; lab4         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                         ; altsyncram                                ; work         ;
;             |altsyncram_l2m1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram|altsyncram_l2m1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_l2m1                           ; work         ;
;       |lab4_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 226 (0)             ; 125 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; lab4_mm_interconnect_0                    ; lab4         ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                     ; lab4         ;
;          |altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; lab4         ;
;          |altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|                                                                                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                     ; lab4         ;
;          |altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|                                                               ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                     ; lab4         ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; lab4         ;
;          |altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|                                                                ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; lab4         ;
;          |altera_merlin_master_translator:processor_data_master_translator|                                                             ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_data_master_translator                                                                                                                                                                                                                            ; altera_merlin_master_translator           ; lab4         ;
;          |altera_merlin_master_translator:processor_instruction_master_translator|                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_instruction_master_translator                                                                                                                                                                                                                     ; altera_merlin_master_translator           ; lab4         ;
;          |altera_merlin_slave_agent:pio_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                 ; lab4         ;
;          |altera_merlin_slave_agent:processor_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                 ; lab4         ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                 ; lab4         ;
;          |altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent|                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                 ; lab4         ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator            ; lab4         ;
;          |altera_merlin_slave_translator:memory_s1_translator|                                                                          ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator            ; lab4         ;
;          |altera_merlin_slave_translator:pio_s1_translator|                                                                             ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator            ; lab4         ;
;          |altera_merlin_slave_translator:processor_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor_debug_mem_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator            ; lab4         ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator            ; lab4         ;
;          |altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator|                                                           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator            ; lab4         ;
;          |lab4_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; lab4_mm_interconnect_0_cmd_demux          ; lab4         ;
;          |lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; lab4_mm_interconnect_0_cmd_demux_001      ; lab4         ;
;          |lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                          ; lab4_mm_interconnect_0_cmd_demux_001      ; lab4         ;
;          |lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                          ; lab4_mm_interconnect_0_cmd_demux_001      ; lab4         ;
;          |lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                               ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                              ; lab4_mm_interconnect_0_cmd_mux_002        ; lab4         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                  ; lab4         ;
;          |lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                               ; 57 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                              ; lab4_mm_interconnect_0_cmd_mux_002        ; lab4         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                  ; lab4         ;
;          |lab4_mm_interconnect_0_router:router|                                                                                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; lab4_mm_interconnect_0_router             ; lab4         ;
;          |lab4_mm_interconnect_0_router_001:router_001|                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; lab4_mm_interconnect_0_router_001         ; lab4         ;
;          |lab4_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; lab4_mm_interconnect_0_rsp_mux            ; lab4         ;
;       |lab4_pio:pio|                                                                                                                    ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_pio:pio                                                                                                                                                                                                                                                                                                                         ; lab4_pio                                  ; lab4         ;
;       |lab4_processor:processor|                                                                                                        ; 668 (0)             ; 577 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor                                                                                                                                                                                                                                                                                                             ; lab4_processor                            ; lab4         ;
;          |lab4_processor_cpu:cpu|                                                                                                       ; 668 (505)           ; 577 (308)                 ; 10240             ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu                                                                                                                                                                                                                                                                                      ; lab4_processor_cpu                        ; lab4         ;
;             |lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|                                                             ; 163 (8)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci                                                                                                                                                                                                                        ; lab4_processor_cpu_nios2_oci              ; lab4         ;
;                |lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|                                      ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper                                                                                                                                      ; lab4_processor_cpu_debug_slave_wrapper    ; lab4         ;
;                   |lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|                                     ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk                                                      ; lab4_processor_cpu_debug_slave_sysclk     ; lab4         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                   ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                   ; work         ;
;                   |lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|                                           ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck                                                            ; lab4_processor_cpu_debug_slave_tck        ; lab4         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                   ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                   ; work         ;
;                   |sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy|                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy                                                                            ; sld_virtual_jtag_basic                    ; work         ;
;                |lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|                                            ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg                                                                                                                                            ; lab4_processor_cpu_nios2_avalon_reg       ; lab4         ;
;                |lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break|                                              ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break                                                                                                                                              ; lab4_processor_cpu_nios2_oci_break        ; lab4         ;
;                |lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|                                              ; 6 (6)               ; 8 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug                                                                                                                                              ; lab4_processor_cpu_nios2_oci_debug        ; lab4         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; altera_std_synchronizer                   ; work         ;
;                |lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|                                                    ; 75 (75)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem                                                                                                                                                    ; lab4_processor_cpu_nios2_ocimem           ; lab4         ;
;                   |lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram                                                                           ; lab4_processor_cpu_ociram_sp_ram_module   ; lab4         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                           ; work         ;
;             |lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a                                                                                                                                                                                                         ; lab4_processor_cpu_register_bank_a_module ; lab4         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; altsyncram                                ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                ; altsyncram_msi1                           ; work         ;
;             |lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b|                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b                                                                                                                                                                                                         ; lab4_processor_cpu_register_bank_b_module ; lab4         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; altsyncram                                ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                ; altsyncram_msi1                           ; work         ;
;       |lab4_timer:timer|                                                                                                                ; 108 (108)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|lab4_timer:timer                                                                                                                                                                                                                                                                                                                     ; lab4_timer                                ; lab4         ;
;       |tonegenwrapper:tonegen_0|                                                                                                        ; 1209 (0)            ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|tonegenwrapper:tonegen_0                                                                                                                                                                                                                                                                                                             ; tonegenwrapper                            ; lab4         ;
;          |tonegen:tonegen0|                                                                                                             ; 1209 (97)           ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0                                                                                                                                                                                                                                                                                            ; tonegen                                   ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 1112 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0|lpm_divide:Div0                                                                                                                                                                                                                                                                            ; lpm_divide                                ; work         ;
;                |lpm_divide_5dm:auto_generated|                                                                                          ; 1112 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0|lpm_divide:Div0|lpm_divide_5dm:auto_generated                                                                                                                                                                                                                                              ; lpm_divide_5dm                            ; work         ;
;                   |sign_div_unsign_9nh:divider|                                                                                         ; 1112 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                  ; sign_div_unsign_9nh                       ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 1112 (1112)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                            ; alt_u_div_o2f                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab4top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                             ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                             ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                          ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                      ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                          ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (75)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                             ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg     ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm   ; sld_shadow_jsm                            ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None            ;
; lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None            ;
; lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram|altsyncram_l2m1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; lab4_memory.hex ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0                                                                                                                                                                                                                                                             ; lab4.qsys       ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; lab4.qsys       ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart                                                                                                                                                                                                                                    ; lab4.qsys       ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_memory:memory                                                                                                                                                                                                                                          ; lab4.qsys       ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; lab4.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; lab4.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; lab4.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                     ; lab4.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; lab4.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                     ; lab4.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; lab4.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                     ; lab4.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; lab4.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                     ; lab4.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; lab4.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                     ; lab4.qsys       ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; lab4.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                         ; lab4.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                 ; lab4.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                             ; lab4.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                         ; lab4.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                     ; lab4.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                     ; lab4.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                         ; lab4.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                         ; lab4.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                        ; lab4.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                   ; lab4.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                              ; lab4.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent                                                                                                                                                                          ; lab4.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo                                                                                                                                                                     ; lab4.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator                                                                                                                                                                ; lab4.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent                                                                                                                                                                             ; lab4.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo                                                                                                                                                                        ; lab4.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator                                                                                                                                                                   ; lab4.qsys       ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_data_master_agent                                                                                                                                                             ; lab4.qsys       ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_data_master_translator                                                                                                                                                   ; lab4.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent                                                                                                                                                          ; lab4.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo                                                                                                                                                     ; lab4.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor_debug_mem_slave_translator                                                                                                                                                ; lab4.qsys       ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_instruction_master_agent                                                                                                                                                      ; lab4.qsys       ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_instruction_master_translator                                                                                                                                            ; lab4.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router:router                                                                                                                                                                               ; lab4.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_001:router_001                                                                                                                                                                       ; lab4.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_002                                                                                                                                                                       ; lab4.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_003                                                                                                                                                                       ; lab4.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_004                                                                                                                                                                       ; lab4.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_005                                                                                                                                                                       ; lab4.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_006                                                                                                                                                                       ; lab4.qsys       ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_007                                                                                                                                                                       ; lab4.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                         ; lab4.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                     ; lab4.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                 ; lab4.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                 ; lab4.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                     ; lab4.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                     ; lab4.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                             ; lab4.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                     ; lab4.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                           ; lab4.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                      ; lab4.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                 ; lab4.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent                                                                                                                                                           ; lab4.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                      ; lab4.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator                                                                                                                                                 ; lab4.qsys       ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_pio:pio                                                                                                                                                                                                                                                ; lab4.qsys       ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_processor:processor                                                                                                                                                                                                                                    ; lab4.qsys       ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu                                                                                                                                                                                                             ; lab4.qsys       ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; lab4.qsys       ;
; Altera ; altera_avalon_timer             ; 18.1    ; N/A          ; N/A          ; |lab4top|lab4:u0|lab4_timer:timer                                                                                                                                                                                                                                            ; lab4.qsys       ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_im:the_lab4_processor_cpu_nios2_oci_im|trc_wrap                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_im:the_lab4_processor_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_xbrk:the_lab4_processor_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[2]                                                                             ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                      ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                      ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                      ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                      ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                 ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                 ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                 ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                 ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_data_master_agent|hold_waitrequest                                                                                                                                                                     ; Merged with lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_instruction_master_agent|hold_waitrequest                                                                                                                                                              ; Merged with lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                            ; Merged with lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                              ; Merged with lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                               ; Merged with lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                   ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                      ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                      ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                 ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                 ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                 ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                 ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                           ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                       ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                       ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                     ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                  ; Merged with lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                  ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break|trigger_state                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk|dbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break|trigbrktype                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize.011 ; Merged with lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize.001 ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 387                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                 ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ;                           ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                           ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                            ;                           ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                              ;
;                                                                                                                                                                                                                                                                                            ;                           ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                   ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk|dbrk_break,                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break|trigbrktype                                                                                  ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                    ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                            ;                           ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                  ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ;                           ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][76],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ;                           ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                               ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ;                           ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                   ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                   ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                   ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                   ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                   ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                   ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                   ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break|trigger_state                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                   ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                        ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                    ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                      ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                    ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                  ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                  ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                    ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                  ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                  ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                    ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                               ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                 ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                               ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                    ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                               ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                  ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                    ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ; Lost Fanouts              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                 ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                               ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                  ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                    ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                 ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                 ; Stuck at GND              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1109  ;
; Number of registers using Synchronous Clear  ; 246   ;
; Number of registers using Synchronous Load   ; 185   ;
; Number of registers using Asynchronous Clear ; 746   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 519   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                        ; 26      ;
; lab4:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; lab4:u0|lab4_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                 ; 8       ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; 11      ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; lab4:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|i_read                                                                                                                                                                                                                                                                  ; 9       ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                ; 2       ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; lab4:u0|lab4_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                          ; 3       ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                          ; 6       ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; lab4:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                        ; 3       ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                ; 2       ;
; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                ; 2       ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; lab4:u0|lab4_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab4:u0|lab4_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                                   ; 3       ;
; lab4:u0|lab4_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                                   ; 3       ;
; lab4:u0|lab4_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                                    ; 3       ;
; lab4:u0|lab4_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                                    ; 3       ;
; lab4:u0|lab4_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                                    ; 3       ;
; lab4:u0|lab4_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                                    ; 3       ;
; lab4:u0|lab4_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                                    ; 3       ;
; lab4:u0|lab4_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                    ; 3       ;
; lab4:u0|lab4_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                    ; 3       ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 1       ;
; lab4:u0|lab4_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab4:u0|lab4_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab4:u0|lab4_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab4:u0|lab4_timer:timer|period_l_register[6]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab4:u0|lab4_timer:timer|period_l_register[8]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab4:u0|lab4_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                                  ; 2       ;
; lab4:u0|lab4_timer:timer|period_l_register[14]                                                                                                                                                                                                                                                                                  ; 2       ;
; lab4:u0|lab4_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1       ;
; lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|av_ld_byte1_data[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_alu_result[29]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|sr[36]                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|sr[33]                                                                 ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|sr[11]                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|sr[27]                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|E_logic_result[4]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|W_rf_wr_data[14]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab4top|lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab4top|lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |lab4top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram|altsyncram_l2m1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for lab4:u0|altera_reset_controller:rst_controller     ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_memory:memory ;
+----------------+-----------------+--------------------------------------+
; Parameter Name ; Value           ; Type                                 ;
+----------------+-----------------+--------------------------------------+
; INIT_FILE      ; lab4_memory.hex ; String                               ;
+----------------+-----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; lab4_memory.hex      ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_l2m1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                  ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                  ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                  ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                  ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|tonegenwrapper:tonegen_0 ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; fclk           ; 50000000 ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0 ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; fclk           ; 50000000 ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router:router|lab4_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_001:router_001|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_002|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_003|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_004|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_005|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_006|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_007|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                                                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                           ;
+----------------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_004|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_002|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_001:router_001|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router:router|lab4_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memory_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tonegen_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tonegen_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_pib:the_lab4_processor_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo|lab4_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_processor_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace|lab4_processor_cpu_nios2_oci_td_mode:lab4_processor_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_itrace:the_lab4_processor_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_xbrk:the_lab4_processor_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_test_bench:the_lab4_processor_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                       ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_processor:processor"     ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_memory:memory" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; freeze ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic"                                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4:u0|lab4_jtag_uart:jtag_uart"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1024                        ;
;     CLR               ; 258                         ;
;     CLR SCLR          ; 97                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 89                          ;
;     ENA CLR           ; 193                         ;
;     ENA CLR SCLR      ; 46                          ;
;     ENA CLR SLD       ; 41                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 30                          ;
;     plain             ; 97                          ;
; arriav_lcell_comb     ; 2344                        ;
;     arith             ; 768                         ;
;         0 data inputs ; 45                          ;
;         1 data inputs ; 185                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 15                          ;
;         5 data inputs ; 480                         ;
;     extend            ; 22                          ;
;         7 data inputs ; 22                          ;
;     normal            ; 1554                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 182                         ;
;         3 data inputs ; 221                         ;
;         4 data inputs ; 596                         ;
;         5 data inputs ; 330                         ;
;         6 data inputs ; 191                         ;
; boundary_port         ; 51                          ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 94.00                       ;
; Average LUT depth     ; 38.43                       ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 112                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 110                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 18                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 23                                       ;
; boundary_port         ; 141                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.57                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 07 09:23:15 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4top -c lab4top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "lab4.qsys"
Info (12250): 2020.02.07.09:23:26 Progress: Loading lab4/lab4.qsys
Info (12250): 2020.02.07.09:23:26 Progress: Reading input file
Info (12250): 2020.02.07.09:23:27 Progress: Adding clock [clock_source 18.1]
Info (12250): 2020.02.07.09:23:27 Progress: Parameterizing module clock
Info (12250): 2020.02.07.09:23:27 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2020.02.07.09:23:27 Progress: Parameterizing module jtag_uart
Info (12250): 2020.02.07.09:23:27 Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Info (12250): 2020.02.07.09:23:27 Progress: Parameterizing module memory
Info (12250): 2020.02.07.09:23:27 Progress: Adding pio [altera_avalon_pio 18.1]
Info (12250): 2020.02.07.09:23:27 Progress: Parameterizing module pio
Info (12250): 2020.02.07.09:23:27 Progress: Adding processor [altera_nios2_gen2 18.1]
Info (12250): 2020.02.07.09:23:27 Progress: Parameterizing module processor
Info (12250): 2020.02.07.09:23:27 Progress: Adding timer [altera_avalon_timer 18.1]
Info (12250): 2020.02.07.09:23:27 Progress: Parameterizing module timer
Info (12250): 2020.02.07.09:23:27 Progress: Adding tonegen_0 [tonegen 1.0]
Info (12250): 2020.02.07.09:23:28 Progress: Parameterizing module tonegen_0
Info (12250): 2020.02.07.09:23:28 Progress: Building connections
Info (12250): 2020.02.07.09:23:28 Progress: Parameterizing connections
Info (12250): 2020.02.07.09:23:28 Progress: Validating
Info (12250): 2020.02.07.09:23:28 Progress: Done reading input file
Info (12250): Lab4.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Lab4: Generating lab4 "lab4" for QUARTUS_SYNTH
Info (12250): Jtag_uart: Starting RTL generation for module 'lab4_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0002_jtag_uart_gen//lab4_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'lab4_jtag_uart'
Info (12250): Jtag_uart: "lab4" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Memory: Starting RTL generation for module 'lab4_memory'
Info (12250): Memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0003_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0003_memory_gen//lab4_memory_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Memory: Done RTL generation for module 'lab4_memory'
Info (12250): Memory: "lab4" instantiated altera_avalon_onchip_memory2 "memory"
Info (12250): Pio: Starting RTL generation for module 'lab4_pio'
Info (12250): Pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0004_pio_gen//lab4_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio: Done RTL generation for module 'lab4_pio'
Info (12250): Pio: "lab4" instantiated altera_avalon_pio "pio"
Info (12250): Processor: "lab4" instantiated altera_nios2_gen2 "processor"
Info (12250): Timer: Starting RTL generation for module 'lab4_timer'
Info (12250): Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab4_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0005_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0005_timer_gen//lab4_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'lab4_timer'
Info (12250): Timer: "lab4" instantiated altera_avalon_timer "timer"
Info (12250): Tonegen_0: "lab4" instantiated tonegen "tonegen_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "lab4" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "lab4" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "lab4" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'lab4_processor_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab4_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_8962263411554952870.dir/0009_cpu_gen//lab4_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.02.07 09:23:38 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.02.07 09:23:38 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.02.07 09:23:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2020.02.07 09:23:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2020.02.07 09:23:38 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2020.02.07 09:23:38 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.02.07 09:23:38 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2020.02.07 09:23:38 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.02.07 09:23:38 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.02.07 09:23:39 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.02.07 09:23:39 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2020.02.07 09:23:39 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'lab4_processor_cpu'
Info (12250): Cpu: "processor" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "processor_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "processor_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Lab4: Done "lab4" with 29 modules, 42 files
Info (12249): Finished elaborating Platform Designer system entity "lab4.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/lab4.v
    Info (12023): Found entity 1: lab4 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_irq_mapper.sv
    Info (12023): Found entity 1: lab4_irq_mapper File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0.v
    Info (12023): Found entity 1: lab4_mm_interconnect_0 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_rsp_mux_001 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_rsp_mux File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_rsp_demux File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_cmd_mux_002 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_cmd_mux File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_cmd_demux_001 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_cmd_demux File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_router_004_default_decode File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: lab4_mm_interconnect_0_router_004 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_router_002_default_decode File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab4_mm_interconnect_0_router_002 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_router_001_default_decode File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab4_mm_interconnect_0_router_001 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab4_mm_interconnect_0_router_default_decode File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab4_mm_interconnect_0_router File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/tonegenwrapper.v
    Info (12023): Found entity 1: tonegenwrapper File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_timer.v
    Info (12023): Found entity 1: lab4_timer File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor.v
    Info (12023): Found entity 1: lab4_processor File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu.v
    Info (12023): Found entity 1: lab4_processor_cpu_register_bank_a_module File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 21
    Info (12023): Found entity 2: lab4_processor_cpu_register_bank_b_module File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 87
    Info (12023): Found entity 3: lab4_processor_cpu_nios2_oci_debug File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 153
    Info (12023): Found entity 4: lab4_processor_cpu_nios2_oci_break File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 295
    Info (12023): Found entity 5: lab4_processor_cpu_nios2_oci_xbrk File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 588
    Info (12023): Found entity 6: lab4_processor_cpu_nios2_oci_dbrk File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 795
    Info (12023): Found entity 7: lab4_processor_cpu_nios2_oci_itrace File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 982
    Info (12023): Found entity 8: lab4_processor_cpu_nios2_oci_td_mode File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1115
    Info (12023): Found entity 9: lab4_processor_cpu_nios2_oci_dtrace File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1183
    Info (12023): Found entity 10: lab4_processor_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1265
    Info (12023): Found entity 11: lab4_processor_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1337
    Info (12023): Found entity 12: lab4_processor_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1380
    Info (12023): Found entity 13: lab4_processor_cpu_nios2_oci_fifo File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1427
    Info (12023): Found entity 14: lab4_processor_cpu_nios2_oci_pib File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1913
    Info (12023): Found entity 15: lab4_processor_cpu_nios2_oci_im File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1936
    Info (12023): Found entity 16: lab4_processor_cpu_nios2_performance_monitors File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2006
    Info (12023): Found entity 17: lab4_processor_cpu_nios2_avalon_reg File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2023
    Info (12023): Found entity 18: lab4_processor_cpu_ociram_sp_ram_module File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2116
    Info (12023): Found entity 19: lab4_processor_cpu_nios2_ocimem File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2181
    Info (12023): Found entity 20: lab4_processor_cpu_nios2_oci File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2362
    Info (12023): Found entity 21: lab4_processor_cpu File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab4_processor_cpu_debug_slave_sysclk File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab4_processor_cpu_debug_slave_tck File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab4_processor_cpu_debug_slave_wrapper File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v
    Info (12023): Found entity 1: lab4_processor_cpu_test_bench File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_pio.v
    Info (12023): Found entity 1: lab4_pio File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_memory.v
    Info (12023): Found entity 1: lab4_memory File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab4/synthesis/submodules/lab4_jtag_uart.v
    Info (12023): Found entity 1: lab4_jtag_uart_sim_scfifo_w File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 21
    Info (12023): Found entity 2: lab4_jtag_uart_scfifo_w File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 78
    Info (12023): Found entity 3: lab4_jtag_uart_sim_scfifo_r File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 164
    Info (12023): Found entity 4: lab4_jtag_uart_scfifo_r File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 243
    Info (12023): Found entity 5: lab4_jtag_uart File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file tonegenwrapper.v
    Info (12023): Found entity 1: tonegenwrapper File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegenwrapper.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file tonegen.sv
    Info (12023): Found entity 1: tonegen File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab4top.sv
    Info (12023): Found entity 1: lab4top File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4top.sv Line: 4
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/lab4.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/lab4.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_avalon_sc_fifo.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_arbitrator.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_master_agent.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_master_translator.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_slave_agent.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_slave_translator.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_reset_controller.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_irq_mapper.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_irq_mapper.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_jtag_uart.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_jtag_uart.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_memory.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_memory.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_pio.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_pio.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_pio.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_timer.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_timer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_timer.v
Info (15248): File "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/tonegenwrapper.v" is a duplicate of already analyzed file "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/tonegenwrapper.v
Info (12127): Elaborating entity "lab4top" for the top level hierarchy
Info (12128): Elaborating entity "lab4" for hierarchy "lab4:u0" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4top.sv Line: 15
Info (12128): Elaborating entity "lab4_jtag_uart" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 76
Info (12128): Elaborating entity "lab4_jtag_uart_scfifo_w" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "lab4_jtag_uart_scfifo_r" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab4:u0|lab4_jtag_uart:jtag_uart|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab4_memory" for hierarchy "lab4:u0|lab4_memory:memory" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 90
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v Line: 69
Info (12133): Instantiated megafunction "lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab4_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l2m1.tdf
    Info (12023): Found entity 1: altsyncram_l2m1 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_l2m1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l2m1" for hierarchy "lab4:u0|lab4_memory:memory|altsyncram:the_altsyncram|altsyncram_l2m1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab4_pio" for hierarchy "lab4:u0|lab4_pio:pio" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 101
Info (12128): Elaborating entity "lab4_processor" for hierarchy "lab4:u0|lab4_processor:processor" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 130
Info (12128): Elaborating entity "lab4_processor_cpu" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v Line: 65
Info (12128): Elaborating entity "lab4_processor_cpu_test_bench" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_test_bench:the_lab4_processor_cpu_test_bench" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 3545
Info (12128): Elaborating entity "lab4_processor_cpu_register_bank_a_module" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_msi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab4_processor_cpu_register_bank_b_module" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 4079
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 4575
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_debug" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_break" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2561
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_xbrk" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_xbrk:the_lab4_processor_cpu_nios2_oci_xbrk" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2582
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_dbrk" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2608
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_itrace" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_itrace:the_lab4_processor_cpu_nios2_oci_itrace" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2624
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_dtrace" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2639
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_td_mode" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace|lab4_processor_cpu_nios2_oci_td_mode:lab4_processor_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1233
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_fifo" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2654
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo|lab4_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab4_processor_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1546
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo|lab4_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_processor_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1555
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo|lab4_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab4_processor_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 1564
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_pib" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_pib:the_lab4_processor_cpu_nios2_oci_pib" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2659
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_oci_im" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_oci_im:the_lab4_processor_cpu_nios2_oci_im" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2673
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_avalon_reg" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2692
Info (12128): Elaborating entity "lab4_processor_cpu_nios2_ocimem" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2712
Info (12128): Elaborating entity "lab4_processor_cpu_ociram_sp_ram_module" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab4_processor_cpu_debug_slave_wrapper" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v Line: 2814
Info (12128): Elaborating entity "lab4_processor_cpu_debug_slave_tck" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab4_processor_cpu_debug_slave_sysclk" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy" with the following parameter: File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab4:u0|lab4_processor:processor|lab4_processor_cpu:cpu|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab4_timer" for hierarchy "lab4:u0|lab4_timer:timer" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 141
Info (12128): Elaborating entity "tonegenwrapper" for hierarchy "lab4:u0|tonegenwrapper:tonegen_0" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 151
Info (12128): Elaborating entity "tonegen" for hierarchy "lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v Line: 22
Info (12128): Elaborating entity "lab4_mm_interconnect_0" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 202
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_data_master_translator" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 541
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor_instruction_master_translator" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 601
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 665
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tonegen_0_avalon_slave_0_translator" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 729
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor_debug_mem_slave_translator" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 793
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memory_s1_translator" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 857
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 921
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_s1_translator" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 985
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_data_master_agent" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 1066
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor_instruction_master_agent" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 1147
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 1231
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 1272
Info (12128): Elaborating entity "lab4_mm_interconnect_0_router" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router:router" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 1913
Info (12128): Elaborating entity "lab4_mm_interconnect_0_router_default_decode" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router:router|lab4_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "lab4_mm_interconnect_0_router_001" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_001:router_001" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 1929
Info (12128): Elaborating entity "lab4_mm_interconnect_0_router_001_default_decode" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_001:router_001|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "lab4_mm_interconnect_0_router_002" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_002" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 1945
Info (12128): Elaborating entity "lab4_mm_interconnect_0_router_002_default_decode" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_002:router_002|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab4_mm_interconnect_0_router_004" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_004" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 1977
Info (12128): Elaborating entity "lab4_mm_interconnect_0_router_004_default_decode" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_router_004:router_004|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "lab4_mm_interconnect_0_cmd_demux" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 2072
Info (12128): Elaborating entity "lab4_mm_interconnect_0_cmd_demux_001" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 2095
Info (12128): Elaborating entity "lab4_mm_interconnect_0_cmd_mux" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 2112
Info (12128): Elaborating entity "lab4_mm_interconnect_0_cmd_mux_002" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 2152
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab4_mm_interconnect_0_rsp_demux" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 2226
Info (12128): Elaborating entity "lab4_mm_interconnect_0_rsp_mux" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 2370
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab4_mm_interconnect_0_rsp_mux_001" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 2393
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "lab4_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v Line: 2422
Info (12128): Elaborating entity "lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab4:u0|lab4_mm_interconnect_0:mm_interconnect_0|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab4_irq_mapper" for hierarchy "lab4:u0|lab4_irq_mapper:irq_mapper" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 210
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab4:u0|altera_reset_controller:rst_controller" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v Line: 273
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.02.07.09:23:48 Progress: Loading sldf6d2a07f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0|Div0" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv Line: 24
Info (12130): Elaborated megafunction instantiation "lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0|lpm_divide:Div0" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv Line: 24
Info (12133): Instantiated megafunction "lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0|lpm_divide:Div0" with the following parameter: File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/lpm_divide_5dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/alt_u_div_o2f.tdf Line: 22
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 65 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/output_files/lab4top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4top.sv Line: 6
Info (21057): Implemented 3072 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2911 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5015 megabytes
    Info: Processing ended: Fri Feb 07 09:24:03 2020
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/output_files/lab4top.map.smsg.


