design_ocr_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_processing_system7_0_0/sim/design_ocr_processing_system7_0_0.v,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_0_0/sim/design_ocr_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_1_0/sim/design_ocr_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_2_0/sim/design_ocr_axi_gpio_2_0.vhd,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
neural_network_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
neural_network_v1_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ipshared/5f95/hdl/neural_network_v1_0.v,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_neural_network_0_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_neural_network_0_0/sim/design_ocr_neural_network_0_0.v,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_0_1/sim/design_ocr_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_clk_wiz_0_0/design_ocr_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_clk_wiz_0_0/design_ocr_clk_wiz_0_0.v,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_out1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_out1_0/sim/design_ocr_axi_gpio_out1_0.vhd,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_out1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_out1_1/sim/design_ocr_axi_gpio_out1_1.vhd,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_out1_2.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_out1_2/sim/design_ocr_axi_gpio_out1_2.vhd,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_axi_gpio_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_axi_gpio_0_2/sim/design_ocr_axi_gpio_0_2.vhd,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_rst_ps7_0_100M_0/sim/design_ocr_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_xbar_0/sim/design_ocr_xbar_0.v,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_ocr/ip/design_ocr_auto_pc_0/sim/design_ocr_auto_pc_0.v,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
design_ocr.v,verilog,xil_defaultlib,../../../bd/design_ocr/sim/design_ocr.v,incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="$ref_dir/../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/ec67/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/02c8/hdl/verilog"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/1313/hdl"incdir="../../../../OCR_FPGA.srcs/sources_1/bd/design_ocr/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
