library IEEE;
use IEEE.std_logic_1164.all;

entity hard_to_print is
	port(
		q, x, y, z : in std_logic;
		none, all, some, even_less, more_than_less, none_again, all_again, some_again, more_than_less_again, half, some_the_third_time, more_than_less_the_third_time, most, even_more, half_again : out std_logic
	);
end hard_to_print;

architecture behavioural of hard_to_print is
	-- Internal signals
	signal prods : std_logic_vector(1 downto 0);
	signal sums : std_logic_vector(2 downto 0);
	
begin
	
	-- Products
	prods(0) <= not q and not x;
	prods(1) <= not y and prods(0);
	
	-- Sums
	sums(0) <= prods(1) or not z;
	sums(1) <= y or q;
	sums(2) <= not x or sums(1);
	
	-- Results
	none <= '0';
	all <= '1';
	some <= prods(0);
	even_less <= prods(1);
	more_than_less <= sums(0);
	none_again <= '0';
	all_again <= '1';
	some_again <= prods(0);
	more_than_less_again <= sums(0);
	half <= not z;
	some_the_third_time <= prods(0);
	more_than_less_the_third_time <= sums(0);
	most <= sums(1);
	even_more <= sums(2);
	half_again <= not z;
	
end behavioural;
