/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module adder16(\in1[0] , \in1[1] , \in1[2] , \in1[3] , \in1[4] , \in1[5] , \in1[6] , \in1[7] , \in1[8] , \in1[9] , \in1[10] , \in1[11] , \in1[12] , \in1[13] , \in1[14] , \in1[15] , \in2[0] , \in2[1] , \in2[2] , \in2[3] , \in2[4] 
, \in2[5] , \in2[6] , \in2[7] , \in2[8] , \in2[9] , \in2[10] , \in2[11] , \in2[12] , \in2[13] , \in2[14] , \in2[15] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] , \res[5] , \res[6] , \res[7] , \res[8] , \res[9] 
, \res[10] , \res[11] , \res[12] , \res[13] , \res[14] , \res[15] , \res[16] );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  input \in1[0] ;
  wire \in1[0] ;
  input \in1[10] ;
  wire \in1[10] ;
  input \in1[11] ;
  wire \in1[11] ;
  input \in1[12] ;
  wire \in1[12] ;
  input \in1[13] ;
  wire \in1[13] ;
  input \in1[14] ;
  wire \in1[14] ;
  input \in1[15] ;
  wire \in1[15] ;
  input \in1[1] ;
  wire \in1[1] ;
  input \in1[2] ;
  wire \in1[2] ;
  input \in1[3] ;
  wire \in1[3] ;
  input \in1[4] ;
  wire \in1[4] ;
  input \in1[5] ;
  wire \in1[5] ;
  input \in1[6] ;
  wire \in1[6] ;
  input \in1[7] ;
  wire \in1[7] ;
  input \in1[8] ;
  wire \in1[8] ;
  input \in1[9] ;
  wire \in1[9] ;
  input \in2[0] ;
  wire \in2[0] ;
  input \in2[10] ;
  wire \in2[10] ;
  input \in2[11] ;
  wire \in2[11] ;
  input \in2[12] ;
  wire \in2[12] ;
  input \in2[13] ;
  wire \in2[13] ;
  input \in2[14] ;
  wire \in2[14] ;
  input \in2[15] ;
  wire \in2[15] ;
  input \in2[1] ;
  wire \in2[1] ;
  input \in2[2] ;
  wire \in2[2] ;
  input \in2[3] ;
  wire \in2[3] ;
  input \in2[4] ;
  wire \in2[4] ;
  input \in2[5] ;
  wire \in2[5] ;
  input \in2[6] ;
  wire \in2[6] ;
  input \in2[7] ;
  wire \in2[7] ;
  input \in2[8] ;
  wire \in2[8] ;
  input \in2[9] ;
  wire \in2[9] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[10] ;
  wire \res[10] ;
  output \res[11] ;
  wire \res[11] ;
  output \res[12] ;
  wire \res[12] ;
  output \res[13] ;
  wire \res[13] ;
  output \res[14] ;
  wire \res[14] ;
  output \res[15] ;
  wire \res[15] ;
  output \res[16] ;
  wire \res[16] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  output \res[9] ;
  wire \res[9] ;
  XNOR2_X1 _088_ (
    .A(_041_),
    .B(_049_),
    .ZN(_057_)
  );
  INV_X1 _089_ (
    .A(_057_),
    .ZN(_079_)
  );
  XNOR2_X1 _090_ (
    .A(_054_),
    .B(_046_),
    .ZN(_058_)
  );
  NAND2_X1 _091_ (
    .A1(_045_),
    .A2(_053_),
    .ZN(_059_)
  );
  XNOR2_X1 _092_ (
    .A(_045_),
    .B(_053_),
    .ZN(_060_)
  );
  OAI21_X1 _093_ (
    .A(_059_),
    .B1(_079_),
    .B2(_060_),
    .ZN(_061_)
  );
  XNOR2_X1 _094_ (
    .A(_061_),
    .B(_058_),
    .ZN(_085_)
  );
  XNOR2_X1 _095_ (
    .A(_085_),
    .B(_055_),
    .ZN(_062_)
  );
  XOR2_X1 _096_ (
    .A(_062_),
    .B(_047_),
    .Z(_086_)
  );
  NAND2_X1 _097_ (
    .A1(_052_),
    .A2(_044_),
    .ZN(_063_)
  );
  AND2_X1 _098_ (
    .A1(_051_),
    .A2(_043_),
    .ZN(_064_)
  );
  NOR2_X1 _099_ (
    .A1(_051_),
    .A2(_043_),
    .ZN(_065_)
  );
  XOR2_X1 _100_ (
    .A(_042_),
    .B(_050_),
    .Z(_066_)
  );
  INV_X1 _101_ (
    .A(_066_),
    .ZN(_067_)
  );
  NOR2_X1 _102_ (
    .A1(_086_),
    .A2(_067_),
    .ZN(_068_)
  );
  AOI21_X1 _103_ (
    .A(_068_),
    .B1(_042_),
    .B2(_050_),
    .ZN(_069_)
  );
  NOR3_X1 _104_ (
    .A1(_069_),
    .A2(_064_),
    .A3(_065_),
    .ZN(_070_)
  );
  XOR2_X1 _105_ (
    .A(_052_),
    .B(_044_),
    .Z(_071_)
  );
  OAI21_X1 _106_ (
    .A(_071_),
    .B1(_070_),
    .B2(_064_),
    .ZN(_072_)
  );
  NAND2_X1 _107_ (
    .A1(_072_),
    .A2(_063_),
    .ZN(_083_)
  );
  OR3_X1 _108_ (
    .A1(_070_),
    .A2(_064_),
    .A3(_071_),
    .ZN(_073_)
  );
  AND2_X1 _109_ (
    .A1(_073_),
    .A2(_072_),
    .ZN(_082_)
  );
  NOR2_X1 _110_ (
    .A1(_064_),
    .A2(_065_),
    .ZN(_074_)
  );
  XNOR2_X1 _111_ (
    .A(_069_),
    .B(_074_),
    .ZN(_081_)
  );
  XNOR2_X1 _112_ (
    .A(_086_),
    .B(_066_),
    .ZN(_080_)
  );
  XOR2_X1 _113_ (
    .A(_056_),
    .B(_048_),
    .Z(_075_)
  );
  INV_X1 _114_ (
    .A(_055_),
    .ZN(_076_)
  );
  NOR2_X1 _115_ (
    .A1(_085_),
    .A2(_076_),
    .ZN(_077_)
  );
  AOI21_X1 _116_ (
    .A(_077_),
    .B1(_062_),
    .B2(_047_),
    .ZN(_078_)
  );
  XNOR2_X1 _117_ (
    .A(_078_),
    .B(_075_),
    .ZN(_087_)
  );
  XNOR2_X1 _118_ (
    .A(_060_),
    .B(_057_),
    .ZN(_084_)
  );
  assign \res[10]  = 1'h0;
  assign \res[11]  = 1'h1;
  assign \res[12]  = 1'h0;
  assign \res[1]  = 1'h1;
  assign \res[2]  = 1'h0;
  assign \res[5]  = 1'h1;
  assign \res[6]  = 1'h1;
  assign \res[7]  = 1'h1;
  assign _047_ = \in1[8] ;
  assign _055_ = \in2[8] ;
  assign _054_ = \in2[4] ;
  assign _046_ = \in1[4] ;
  assign _045_ = \in1[3] ;
  assign _041_ = \in1[0] ;
  assign _049_ = \in2[0] ;
  assign \res[0]  = _079_;
  assign _053_ = \in2[3] ;
  assign \res[8]  = _086_;
  assign \res[4]  = _085_;
  assign _052_ = \in2[15] ;
  assign _044_ = \in1[15] ;
  assign _051_ = \in2[14] ;
  assign _043_ = \in1[14] ;
  assign _042_ = \in1[13] ;
  assign _050_ = \in2[13] ;
  assign \res[16]  = _083_;
  assign \res[15]  = _082_;
  assign \res[14]  = _081_;
  assign \res[13]  = _080_;
  assign _056_ = \in2[9] ;
  assign _048_ = \in1[9] ;
  assign \res[9]  = _087_;
  assign \res[3]  = _084_;
endmodule
