==39162== Cachegrind, a cache and branch-prediction profiler
==39162== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39162== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39162== Command: ./sift .
==39162== 
--39162-- warning: L3 cache found, using its data for the LL simulation.
--39162-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39162-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39162== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39162== (see section Limitations in user manual)
==39162== NOTE: further instances of this message will not be shown
==39162== 
==39162== I   refs:      3,167,698,646
==39162== I1  misses:            1,854
==39162== LLi misses:            1,837
==39162== I1  miss rate:          0.00%
==39162== LLi miss rate:          0.00%
==39162== 
==39162== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39162== D1  misses:       10,321,675  (  8,013,217 rd   +   2,308,458 wr)
==39162== LLd misses:        4,130,324  (  2,206,639 rd   +   1,923,685 wr)
==39162== D1  miss rate:           1.1% (        1.2%     +         0.8%  )
==39162== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39162== 
==39162== LL refs:          10,323,529  (  8,015,071 rd   +   2,308,458 wr)
==39162== LL misses:         4,132,161  (  2,208,476 rd   +   1,923,685 wr)
==39162== LL miss rate:            0.1% (        0.1%     +         0.6%  )
