#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011DEEE0 .scope module, "tb_shift_register_4bit" "tb_shift_register_4bit" 2 3;
 .timescale -9 -12;
v011D7DD0_0 .var "clk", 0 0;
v011D8350_0 .var "data_in", 0 0;
v011D8090_0 .net "data_out", 0 0, L_011D82A0; 1 drivers
v011D83A8_0 .var "rst_n", 0 0;
E_011DDB20 .event posedge, v011D8400_0;
S_011DDEB8 .scope module, "dut" "shift_register_4bit" 2 12, 3 1, S_011DEEE0;
 .timescale 0 0;
v011D8400_0 .net "clk", 0 0, v011D7DD0_0; 1 drivers
v011D7D78_0 .net "data_in", 0 0, v011D8350_0; 1 drivers
v011D7FE0_0 .alias "data_out", 0 0, v011D8090_0;
v011D7D20_0 .net "rst_n", 0 0, v011D83A8_0; 1 drivers
v011D82F8_0 .var "shift_reg", 3 0;
E_011DDD60/0 .event negedge, v011D7D20_0;
E_011DDD60/1 .event posedge, v011D8400_0;
E_011DDD60 .event/or E_011DDD60/0, E_011DDD60/1;
L_011D82A0 .part v011D82F8_0, 3, 1;
    .scope S_011DDEB8;
T_0 ;
    %wait E_011DDD60;
    %load/v 8, v011D7D20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v011D82F8_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v011D7D78_0, 1;
    %load/v 9, v011D82F8_0, 3; Select 3 out of 4 bits
    %ix/load 0, 4, 0;
    %assign/v0 v011D82F8_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_011DEEE0;
T_1 ;
    %set/v v011D7DD0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/v 8, v011D7DD0_0, 1;
    %inv 8, 1;
    %set/v v011D7DD0_0, 8, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_011DEEE0;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "dump.vcd";
    %vpi_call 2 30 "$dumpvars", 1'sb0, S_011DEEE0;
    %set/v v011D83A8_0, 1, 1;
    %set/v v011D8350_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 38 "$display", "T=%0t: Applying reset...", $time;
    %set/v v011D83A8_0, 0, 1;
    %delay 15000, 0;
    %set/v v011D83A8_0, 1, 1;
    %vpi_call 2 42 "$display", "T=%0t: Releasing reset.", $time;
    %delay 5000, 0;
    %vpi_call 2 46 "$display", "T=%0t: Starting data transmission: 1101", $time;
    %wait E_011DDB20;
    %set/v v011D8350_0, 1, 1;
    %vpi_call 2 51 "$display", "T=%0t: Driving data_in = %b, Register = %b, data_out = %b", $time, v011D8350_0, v011D82F8_0, v011D8090_0;
    %wait E_011DDB20;
    %set/v v011D8350_0, 0, 1;
    %vpi_call 2 56 "$display", "T=%0t: Driving data_in = %b, Register = %b, data_out = %b", $time, v011D8350_0, v011D82F8_0, v011D8090_0;
    %wait E_011DDB20;
    %set/v v011D8350_0, 1, 1;
    %vpi_call 2 61 "$display", "T=%0t: Driving data_in = %b, Register = %b, data_out = %b", $time, v011D8350_0, v011D82F8_0, v011D8090_0;
    %wait E_011DDB20;
    %set/v v011D8350_0, 1, 1;
    %vpi_call 2 66 "$display", "T=%0t: Driving data_in = %b, Register = %b, data_out = %b", $time, v011D8350_0, v011D82F8_0, v011D8090_0;
    %wait E_011DDB20;
    %set/v v011D8350_0, 0, 1;
    %vpi_call 2 71 "$display", "T=%0t: Driving data_in = %b, Register = %b, data_out = %b", $time, v011D8350_0, v011D82F8_0, v011D8090_0;
    %wait E_011DDB20;
    %vpi_call 2 74 "$display", "T=%0t: Driving data_in = %b, Register = %b, data_out = %b", $time, v011D8350_0, v011D82F8_0, v011D8090_0;
    %wait E_011DDB20;
    %vpi_call 2 77 "$display", "T=%0t: Driving data_in = %b, Register = %b, data_out = %b", $time, v011D8350_0, v011D82F8_0, v011D8090_0;
    %wait E_011DDB20;
    %vpi_call 2 80 "$display", "T=%0t: Driving data_in = %b, Register = %b, data_out = %b", $time, v011D8350_0, v011D82F8_0, v011D8090_0;
    %delay 20000, 0;
    %vpi_call 2 84 "$display", "T=%0t: Simulation finished.", $time;
    %vpi_call 2 85 "$finish";
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_shift_register_4bit.v";
    "shift_register_4bit.v";
