// Seed: 236476801
module module_0 (
    input  wand id_0,
    input  wor  id_1,
    output tri0 id_2
);
  assign id_2 = 1'b0 ? 1 : 1;
  module_0(
      .id_0(id_1),
      .id_1(id_0),
      .id_2(1),
      .id_3(id_2),
      .id_4(id_1),
      .id_5(1),
      .id_6(id_2),
      .id_7(id_2)
  );
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6,
    inout supply1 id_7,
    input wire id_8,
    input wand id_9
);
  module_0(
      id_2, id_2, id_6
  );
  wire id_11;
  wire id_12;
  initial begin
    assume (1);
  end
endmodule
