# This script segment is generated automatically by AutoPilot

set id 41
set name myproject_axi_lshr_2304ns_12ns_2304_6_1
set corename simcore_lshr
set op lshr
set stage_num 6
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 2304
set in0_signed 0
set in1_width 2304
set in1_signed 0
set ce_width 1
set ce_signed 0
set out_width 2304
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_lshr] == "ap_gen_simcore_lshr"} {
eval "ap_gen_simcore_lshr { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_lshr, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op lshr
set corename ShiftnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipeshift] == "::AESL_LIB_VIRTEX::xil_gen_pipeshift"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipeshift { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipeshift, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 44
set hasByteEnable 0
set MemName conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_s_w7_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 15
set AddrRange 576
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "011010000110111" "010011100110100" "010011111000000" "010101000111000" "110011010010110" "001111011101101" "000010101010111" "111111010101001" "111111110111100" "000111100111000" "011000011111100" "000001010010100" "111001001011100" "111000110000000" "000100111101100" "010000000000110" "110101011001111" "010011111010010" "000001100101101" "101011101010110" "000000101010111" "111001101010111" "110100101111010" "010010011001110" "101010000011111" "001000111101111" "101000100101000" "101100100001111" "101101101111110" "000100100110100" "101100111011111" "111110010111111" "100111011011011" "110111011111001" "110011101111110" "111001011001111" "110111011000101" "111011110001001" "010000000101110" "101010001011110" "001010110101001" "110110001110111" "110100100001101" "111101011101110" "111000101000100" "110000010011010" "100110110011000" "001111001010100" "110101101100011" "010111001111010" "110110011101010" "111000110110010" "100111001110101" "001111000110010" "001111101101100" "010000101100110" "101011101111110" "101100110100110" "010000001111110" "100111001101101" "000111011011000" "010100011010101" "101111001011011" "001011100101011" "001010000010011" "111000011100110" "101011000101010" "101111000010110" "110000011111000" "110101110000110" "101100001100100" "100110000111011" "000011011001101" "010010011010101" "010111000111000" "101000110001110" "101010011001000" "100111100011100" "111001001010000" "110101100111011" "001110110000111" "001000110011110" "111101100111001" "001110000010101" "000111100001010" "000011001000000" "010011110011111" "001011100110000" "100111101001111" "101000100001010" "001011100101110" "111100001011000" "000000101011011" "000001110001000" "111010010101111" "011001000011111" "000101011000010" "010111100001011" "010010111111101" "001001101001101" "101010011101010" "110111010111100" "100110001000011" "010110000010110" "101011011110000" "000000100110000" "010110001010001" "110101111101110" "010000111000000" "111101000100101" "111011101011110" "110111111010001" "110101101011001" "011001010011110" "111001011001000" "111010001110001" "010000010111111" "010110100100101" "111010001000000" "101010111010110" "000101111001011" "001000100101110" "110110100001001" "111101100000010" "101101010111000" "000101100011010" "110111011001101" "001111101011001" "000000001110110" "000100001011011" "110011001101100" "110110001000010" "111111001000001" "010011011111000" "010001011110110" "001001110011001" "111000101011011" "110100000111001" "111000000101000" "101111110001010" "111110100100110" "110010101110000" "111100100110000" "111100100100011" "101011110010011" "101111101101001" "010000110111011" "110000011101110" "001010010011101" "000111110101110" "010101001010101" "001011010000110" "111000110001100" "011001101011001" "001011100100101" "010100001110110" "110100010110101" "010110110110010" "000000100110000" "111111000010100" "100111001000011" "011000100000000" "111100001001010" "101101110111111" "000101000111000" "111100101110100" "101001110001111" "111111010110001" "011000010100000" "010001010000000" "000111001001110" "111111110111011" "010110000100110" "001111011100111" "000010011111010" "100110011100001" "010101000110110" "000111100100101" "000111110010010" "101100001101110" "010001110101011" "001100101000111" "110101100100100" "010100101001100" "101000110110100" "101101000000001" "101011010110000" "000101010001000" "110001110101000" "010011000111100" "101110111100100" "000000100011100" "110111000110000" "011000001001000" "000001001111111" "011001101001101" "000100110101010" "001011100001001" "110101110010001" "010101000110010" "101110110110100" "111110110101001" "111010000101100" "111010001000101" "110001011000011" "000111000000110" "110000110100010" "110101110010100" "000111000100100" "011001110101111" "001100110000010" "110110000111001" "110010001011000" "110001111001011" "001010011110000" "000011010100111" "000000100001101" "000000100000010" "001000011011111" "110101100001010" "011000001010000" "111111100100110" "000001010100010" "101100011011001" "001101010011110" "001010010100001" "111001011100100" "001001010010110" "111010000111101" "001100101010101" "010110111011000" "011000011001101" "111010111010010" "000110100110000" "111100110100000" "110001000101010" "001011111011100" "100111110110011" "110001111101001" "001101101010101" "001001011011111" "000010000110000" "110110000111000" "000011001100100" "111010101100011" "110101100100011" "000101001010101" "000010000111011" "010101000000111" "111100110010000" "000001000001010" "101001101111010" "000100100010100" "111111010110011" "010101101000100" "101100100100000" "100110010110000" "110111110110100" "001010110110110" "110010111011110" "000110000001101" "110001011100111" "111111101100010" "101110001101011" "111110101111101" "101011100100110" "000111100100011" "000010010100001" "101100001000100" "010101111101101" "010010100000000" "110111110100010" "100111111100111" "010001011101101" "001011011000000" "100110010101110" "110010111111111" "111001111100111" "000001000100000" "110100110010101" "101100101001001" "101011010011100" "000111110000000" "000111001110100" "010111011000000" "001110100001100" "110111001010110" "010001110101111" "101101001000110" "001110101000101" "001100100111100" "001110011101001" "101001110000010" "101010100011010" "001100111101110" "010110011000110" "110110101100010" "110101011111010" "010110001110110" "001110010011101" "111011100101011" "001011000110110" "000001110111000" "000000010101011" "000010001100001" "010010000001100" "111110010000100" "010111000111100" "111010101100010" "000000001111111" "000110111111001" "110111001110101" "010100111001100" "111100100111111" "001000011100111" "001001101111000" "001000110011111" "110001001111001" "100111101011110" "010001001000001" "110100100110111" "111110111111110" "110110101101100" "001111001111001" "000001011011111" "010101011001111" "000001001011110" "000111000110111" "110110011111000" "011000010111101" "111011111100010" "111001110001001" "110111000011111" "010001010101111" "110000111111010" "111100010111010" "000110000001100" "000010001111001" "111011100011100" "010100000001010" "000000100110101" "111001111101001" "000100010110010" "001101001011011" "000111011001110" "101101011100000" "100110101111111" "010011011101110" "001011110010001" "111100111110011" "111100010101100" "111011111011101" "000010010110111" "010111000100100" "101110111100110" "101100100111000" "100110010100010" "111011001101100" "101100011001011" "000010010110111" "111110111010010" "001101001001110" "001011001111100" "010101010000111" "000000010000001" "001011010010111" "110100000110110" "101111110100001" "001111010110101" "101100011000000" "110001001010010" "111001110000101" "111100101110110" "110011011010000" "101011111000011" "110100011001000" "011001000011011" "010111010110101" "110000000000101" "101001001001001" "000111001110110" "101011101011001" "001110001110110" "110010111111001" "000010000010111" "001110100010111" "000001111010101" "110011110100010" "111000100100000" "111000000111001" "101000001100000" "111001110010100" "000010110000101" "010110001100000" "001011100001011" "110011111111010" "101011000100011" "001001000001010" "001001110111110" "000010001111101" "011000101101001" "010110111011000" "000010110110000" "010101001111101" "000101011000110" "000110000111011" "111111111100110" "100110011010100" "110001010101100" "111110111011110" "010100000000110" "010000011000000" "110100101001001" "111111011000000" "101101000110000" "000111001101110" "001010010111001" "001100011001101" "001110110111110" "010111101001101" "110110000000100" "000111110100001" "000101100000110" "101100111000010" "001101011110011" "111101011001011" "000010011100010" "110100000011100" "000111101001110" "110001111000101" "101101001110011" "100110011000011" "111101010000111" "110100010100000" "111000100011000" "001000011110100" "011000010010001" "110100111111001" "111001110110100" "111001011011100" "111110101000011" "001011101111000" "111111011011001" "001000101101100" "011001111110100" "110111100011000" "110101111101011" "010101001111011" "110100011010100" "010111011011111" "101111110010011" "001010101101110" "100111001000001" "111010111101001" "101011111001010" "110101010000001" "011001110111010" "001011000111011" "001011111001110" "010101011110111" "111111010101000" "000010001111010" "101011110100001" "000011001101010" "110110010100100" "011000010100110" "101111010101011" "000000001101111" "000110101110110" "111011101111011" "000110100101110" "100110100001001" "101011101111010" "111111000000010" "110001101111101" "110111001110101" "001010111110100" "010010101010100" "111100011101011" "101000001111100" "011000101011011" "111100100010111" "110001001011111" "010101110001100" "001111010011001" "000100111100111" "010110111110000" "010101111011111" "101101010000100" "100101111111000" "001111111100001" "101010001000101" "011001010100010" "001111110111111" "000101101100010" "100111011101100" "111011010100101" "000101101110001" "100111101010001" "010111010111001" "000101100101010" "001100010010011" "101110100010000" "000101111101011" "101111110000100" "010100000111000" "111100101010101" "101110111110001" "111100011100100" "111101111000100" "000100101100011" "110111110111110" "111101100010010" "111001010000011" "010000001110110" "001011000011011" "101111011110011" "010101011010010" "000110010110001" "010000101111101" "010010011001101" "101010010001100" "110010111110111" "111010000001110" "000011000010010" "011001100101000" "001000110000101" "001110010100010" "001000010010111" "110110101101010" "001101011101101" "000001011111100" "101000101100000" "111101010011111" "111111000000101" "010111000100111" "010000011110100" "100111010100001" "000011100010011" "110111000011110" "000011100011000" "001010111010100" "111101001110101" "111100100101010" "000001010000101" "101100000100001" "000010101001110" "100110001011111" "000011111110010" "010010010100000" "110110001110000" "111001001100111" "010101110001000" "000011111000110" "101110110101100" "101000000000101" "010110000000110" "000110001111001" "001101010101110" "101000110000000" "000001110011001" "111101100000000" "001000101000011" "001110011101111" "011001001110011" "110000001001110" "011001011110011" "000011101000000" "111010001011110" "001010000100110" "111001000001101" "010001011011100" "110110001100101" "111101111010101" "010111110000000" "001100100100101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 5
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name data_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_V \
    op interface \
    ports { data_V_V_dout { I 32 vector } data_V_V_empty_n { I 1 bit } data_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name res_V_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_V \
    op interface \
    ports { res_V_V_din { O 32 vector } res_V_V_full_n { I 1 bit } res_V_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


