#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f82cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f82e80 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1f90670 .functor NOT 1, L_0x1fbc460, C4<0>, C4<0>, C4<0>;
L_0x1fbc1f0 .functor XOR 1, L_0x1fbc0b0, L_0x1fbc150, C4<0>, C4<0>;
L_0x1fbc350 .functor XOR 1, L_0x1fbc1f0, L_0x1fbc2b0, C4<0>, C4<0>;
v0x1fb7de0_0 .net *"_ivl_10", 0 0, L_0x1fbc2b0;  1 drivers
v0x1fb7ee0_0 .net *"_ivl_12", 0 0, L_0x1fbc350;  1 drivers
v0x1fb7fc0_0 .net *"_ivl_2", 0 0, L_0x1fbc010;  1 drivers
v0x1fb8080_0 .net *"_ivl_4", 0 0, L_0x1fbc0b0;  1 drivers
v0x1fb8160_0 .net *"_ivl_6", 0 0, L_0x1fbc150;  1 drivers
v0x1fb8290_0 .net *"_ivl_8", 0 0, L_0x1fbc1f0;  1 drivers
v0x1fb8370_0 .net "a", 0 0, v0x1fb4be0_0;  1 drivers
v0x1fb8410_0 .net "b", 0 0, v0x1fb4c80_0;  1 drivers
v0x1fb84b0_0 .net "c", 0 0, v0x1fb4d20_0;  1 drivers
v0x1fb8550_0 .var "clk", 0 0;
v0x1fb85f0_0 .net "d", 0 0, v0x1fb4e90_0;  1 drivers
v0x1fb8690_0 .net "out_dut", 0 0, L_0x1fbbeb0;  1 drivers
v0x1fb8730_0 .net "out_ref", 0 0, L_0x1fb95f0;  1 drivers
v0x1fb87d0_0 .var/2u "stats1", 159 0;
v0x1fb8870_0 .var/2u "strobe", 0 0;
v0x1fb8910_0 .net "tb_match", 0 0, L_0x1fbc460;  1 drivers
v0x1fb89d0_0 .net "tb_mismatch", 0 0, L_0x1f90670;  1 drivers
v0x1fb8a90_0 .net "wavedrom_enable", 0 0, v0x1fb4f80_0;  1 drivers
v0x1fb8b30_0 .net "wavedrom_title", 511 0, v0x1fb5020_0;  1 drivers
L_0x1fbc010 .concat [ 1 0 0 0], L_0x1fb95f0;
L_0x1fbc0b0 .concat [ 1 0 0 0], L_0x1fb95f0;
L_0x1fbc150 .concat [ 1 0 0 0], L_0x1fbbeb0;
L_0x1fbc2b0 .concat [ 1 0 0 0], L_0x1fb95f0;
L_0x1fbc460 .cmp/eeq 1, L_0x1fbc010, L_0x1fbc350;
S_0x1f83010 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1f82e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1f83790 .functor NOT 1, v0x1fb4d20_0, C4<0>, C4<0>, C4<0>;
L_0x1f90f30 .functor NOT 1, v0x1fb4c80_0, C4<0>, C4<0>, C4<0>;
L_0x1fb8d40 .functor AND 1, L_0x1f83790, L_0x1f90f30, C4<1>, C4<1>;
L_0x1fb8de0 .functor NOT 1, v0x1fb4e90_0, C4<0>, C4<0>, C4<0>;
L_0x1fb8f10 .functor NOT 1, v0x1fb4be0_0, C4<0>, C4<0>, C4<0>;
L_0x1fb9010 .functor AND 1, L_0x1fb8de0, L_0x1fb8f10, C4<1>, C4<1>;
L_0x1fb90f0 .functor OR 1, L_0x1fb8d40, L_0x1fb9010, C4<0>, C4<0>;
L_0x1fb91b0 .functor AND 1, v0x1fb4be0_0, v0x1fb4d20_0, C4<1>, C4<1>;
L_0x1fb9270 .functor AND 1, L_0x1fb91b0, v0x1fb4e90_0, C4<1>, C4<1>;
L_0x1fb9330 .functor OR 1, L_0x1fb90f0, L_0x1fb9270, C4<0>, C4<0>;
L_0x1fb94a0 .functor AND 1, v0x1fb4c80_0, v0x1fb4d20_0, C4<1>, C4<1>;
L_0x1fb9510 .functor AND 1, L_0x1fb94a0, v0x1fb4e90_0, C4<1>, C4<1>;
L_0x1fb95f0 .functor OR 1, L_0x1fb9330, L_0x1fb9510, C4<0>, C4<0>;
v0x1f908e0_0 .net *"_ivl_0", 0 0, L_0x1f83790;  1 drivers
v0x1f90980_0 .net *"_ivl_10", 0 0, L_0x1fb9010;  1 drivers
v0x1fb33d0_0 .net *"_ivl_12", 0 0, L_0x1fb90f0;  1 drivers
v0x1fb3490_0 .net *"_ivl_14", 0 0, L_0x1fb91b0;  1 drivers
v0x1fb3570_0 .net *"_ivl_16", 0 0, L_0x1fb9270;  1 drivers
v0x1fb36a0_0 .net *"_ivl_18", 0 0, L_0x1fb9330;  1 drivers
v0x1fb3780_0 .net *"_ivl_2", 0 0, L_0x1f90f30;  1 drivers
v0x1fb3860_0 .net *"_ivl_20", 0 0, L_0x1fb94a0;  1 drivers
v0x1fb3940_0 .net *"_ivl_22", 0 0, L_0x1fb9510;  1 drivers
v0x1fb3a20_0 .net *"_ivl_4", 0 0, L_0x1fb8d40;  1 drivers
v0x1fb3b00_0 .net *"_ivl_6", 0 0, L_0x1fb8de0;  1 drivers
v0x1fb3be0_0 .net *"_ivl_8", 0 0, L_0x1fb8f10;  1 drivers
v0x1fb3cc0_0 .net "a", 0 0, v0x1fb4be0_0;  alias, 1 drivers
v0x1fb3d80_0 .net "b", 0 0, v0x1fb4c80_0;  alias, 1 drivers
v0x1fb3e40_0 .net "c", 0 0, v0x1fb4d20_0;  alias, 1 drivers
v0x1fb3f00_0 .net "d", 0 0, v0x1fb4e90_0;  alias, 1 drivers
v0x1fb3fc0_0 .net "out", 0 0, L_0x1fb95f0;  alias, 1 drivers
S_0x1fb4120 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1f82e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1fb4be0_0 .var "a", 0 0;
v0x1fb4c80_0 .var "b", 0 0;
v0x1fb4d20_0 .var "c", 0 0;
v0x1fb4df0_0 .net "clk", 0 0, v0x1fb8550_0;  1 drivers
v0x1fb4e90_0 .var "d", 0 0;
v0x1fb4f80_0 .var "wavedrom_enable", 0 0;
v0x1fb5020_0 .var "wavedrom_title", 511 0;
S_0x1fb43c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1fb4120;
 .timescale -12 -12;
v0x1fb4620_0 .var/2s "count", 31 0;
E_0x1f7dc40/0 .event negedge, v0x1fb4df0_0;
E_0x1f7dc40/1 .event posedge, v0x1fb4df0_0;
E_0x1f7dc40 .event/or E_0x1f7dc40/0, E_0x1f7dc40/1;
E_0x1f7de90 .event negedge, v0x1fb4df0_0;
E_0x1f679f0 .event posedge, v0x1fb4df0_0;
S_0x1fb4720 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1fb4120;
 .timescale -12 -12;
v0x1fb4920_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fb4a00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1fb4120;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fb5180 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1f82e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1fb9750 .functor AND 1, v0x1fb4be0_0, v0x1fb4c80_0, C4<1>, C4<1>;
L_0x1fb9860 .functor AND 1, L_0x1fb9750, L_0x1fb97c0, C4<1>, C4<1>;
L_0x1fb9a30 .functor AND 1, L_0x1fb9860, L_0x1fb9990, C4<1>, C4<1>;
L_0x1fb9be0 .functor AND 1, L_0x1fb9b40, v0x1fb4c80_0, C4<1>, C4<1>;
L_0x1fb9eb0 .functor AND 1, L_0x1fb9be0, L_0x1fb9cd0, C4<1>, C4<1>;
L_0x1fba170 .functor AND 1, L_0x1fb9eb0, L_0x1fb9fc0, C4<1>, C4<1>;
L_0x1fba2c0 .functor OR 1, L_0x1fb9a30, L_0x1fba170, C4<0>, C4<0>;
L_0x1fba5c0 .functor AND 1, v0x1fb4be0_0, L_0x1fba3d0, C4<1>, C4<1>;
L_0x1fba7e0 .functor AND 1, L_0x1fba5c0, v0x1fb4d20_0, C4<1>, C4<1>;
L_0x1fba940 .functor AND 1, L_0x1fba7e0, L_0x1fba8a0, C4<1>, C4<1>;
L_0x1fbaab0 .functor OR 1, L_0x1fba2c0, L_0x1fba940, C4<0>, C4<0>;
L_0x1fbab70 .functor AND 1, v0x1fb4be0_0, v0x1fb4c80_0, C4<1>, C4<1>;
L_0x1fbac50 .functor AND 1, L_0x1fbab70, v0x1fb4d20_0, C4<1>, C4<1>;
L_0x1fbad10 .functor AND 1, L_0x1fbac50, v0x1fb4e90_0, C4<1>, C4<1>;
L_0x1fbabe0 .functor OR 1, L_0x1fbaab0, L_0x1fbad10, C4<0>, C4<0>;
L_0x1fbafe0 .functor AND 1, L_0x1fbaef0, v0x1fb4c80_0, C4<1>, C4<1>;
L_0x1fbb130 .functor AND 1, L_0x1fbafe0, v0x1fb4d20_0, C4<1>, C4<1>;
L_0x1fbb1f0 .functor AND 1, L_0x1fbb130, v0x1fb4e90_0, C4<1>, C4<1>;
L_0x1fbb350 .functor OR 1, L_0x1fbabe0, L_0x1fbb1f0, C4<0>, C4<0>;
L_0x1fbb460 .functor AND 1, v0x1fb4be0_0, v0x1fb4c80_0, C4<1>, C4<1>;
L_0x1fbb580 .functor AND 1, L_0x1fbb460, v0x1fb4d20_0, C4<1>, C4<1>;
L_0x1fbb640 .functor AND 1, L_0x1fbb580, L_0x1fbb2b0, C4<1>, C4<1>;
L_0x1fbb810 .functor OR 1, L_0x1fbb350, L_0x1fbb640, C4<0>, C4<0>;
L_0x1fbbac0 .functor AND 1, L_0x1fbb920, L_0x1fbba20, C4<1>, C4<1>;
L_0x1fbbc50 .functor AND 1, L_0x1fbbac0, v0x1fb4d20_0, C4<1>, C4<1>;
L_0x1fbbd10 .functor AND 1, L_0x1fbbc50, v0x1fb4e90_0, C4<1>, C4<1>;
L_0x1fbbeb0 .functor OR 1, L_0x1fbb810, L_0x1fbbd10, C4<0>, C4<0>;
v0x1fb5470_0 .net *"_ivl_0", 0 0, L_0x1fb9750;  1 drivers
v0x1fb5550_0 .net *"_ivl_11", 0 0, L_0x1fb9b40;  1 drivers
v0x1fb5610_0 .net *"_ivl_12", 0 0, L_0x1fb9be0;  1 drivers
v0x1fb5700_0 .net *"_ivl_15", 0 0, L_0x1fb9cd0;  1 drivers
v0x1fb57c0_0 .net *"_ivl_16", 0 0, L_0x1fb9eb0;  1 drivers
v0x1fb58f0_0 .net *"_ivl_19", 0 0, L_0x1fb9fc0;  1 drivers
v0x1fb59b0_0 .net *"_ivl_20", 0 0, L_0x1fba170;  1 drivers
v0x1fb5a90_0 .net *"_ivl_22", 0 0, L_0x1fba2c0;  1 drivers
v0x1fb5b70_0 .net *"_ivl_25", 0 0, L_0x1fba3d0;  1 drivers
v0x1fb5c30_0 .net *"_ivl_26", 0 0, L_0x1fba5c0;  1 drivers
v0x1fb5d10_0 .net *"_ivl_28", 0 0, L_0x1fba7e0;  1 drivers
v0x1fb5df0_0 .net *"_ivl_3", 0 0, L_0x1fb97c0;  1 drivers
v0x1fb5eb0_0 .net *"_ivl_31", 0 0, L_0x1fba8a0;  1 drivers
v0x1fb5f70_0 .net *"_ivl_32", 0 0, L_0x1fba940;  1 drivers
v0x1fb6050_0 .net *"_ivl_34", 0 0, L_0x1fbaab0;  1 drivers
v0x1fb6130_0 .net *"_ivl_36", 0 0, L_0x1fbab70;  1 drivers
v0x1fb6210_0 .net *"_ivl_38", 0 0, L_0x1fbac50;  1 drivers
v0x1fb6400_0 .net *"_ivl_4", 0 0, L_0x1fb9860;  1 drivers
v0x1fb64e0_0 .net *"_ivl_40", 0 0, L_0x1fbad10;  1 drivers
v0x1fb65c0_0 .net *"_ivl_42", 0 0, L_0x1fbabe0;  1 drivers
v0x1fb66a0_0 .net *"_ivl_45", 0 0, L_0x1fbaef0;  1 drivers
v0x1fb6760_0 .net *"_ivl_46", 0 0, L_0x1fbafe0;  1 drivers
v0x1fb6840_0 .net *"_ivl_48", 0 0, L_0x1fbb130;  1 drivers
v0x1fb6920_0 .net *"_ivl_50", 0 0, L_0x1fbb1f0;  1 drivers
v0x1fb6a00_0 .net *"_ivl_52", 0 0, L_0x1fbb350;  1 drivers
v0x1fb6ae0_0 .net *"_ivl_54", 0 0, L_0x1fbb460;  1 drivers
v0x1fb6bc0_0 .net *"_ivl_56", 0 0, L_0x1fbb580;  1 drivers
v0x1fb6ca0_0 .net *"_ivl_59", 0 0, L_0x1fbb2b0;  1 drivers
v0x1fb6d60_0 .net *"_ivl_60", 0 0, L_0x1fbb640;  1 drivers
v0x1fb6e40_0 .net *"_ivl_62", 0 0, L_0x1fbb810;  1 drivers
v0x1fb6f20_0 .net *"_ivl_65", 0 0, L_0x1fbb920;  1 drivers
v0x1fb6fe0_0 .net *"_ivl_67", 0 0, L_0x1fbba20;  1 drivers
v0x1fb70a0_0 .net *"_ivl_68", 0 0, L_0x1fbbac0;  1 drivers
v0x1fb7390_0 .net *"_ivl_7", 0 0, L_0x1fb9990;  1 drivers
v0x1fb7450_0 .net *"_ivl_70", 0 0, L_0x1fbbc50;  1 drivers
v0x1fb7530_0 .net *"_ivl_72", 0 0, L_0x1fbbd10;  1 drivers
v0x1fb7610_0 .net *"_ivl_8", 0 0, L_0x1fb9a30;  1 drivers
v0x1fb76f0_0 .net "a", 0 0, v0x1fb4be0_0;  alias, 1 drivers
v0x1fb7790_0 .net "b", 0 0, v0x1fb4c80_0;  alias, 1 drivers
v0x1fb7880_0 .net "c", 0 0, v0x1fb4d20_0;  alias, 1 drivers
v0x1fb7970_0 .net "d", 0 0, v0x1fb4e90_0;  alias, 1 drivers
v0x1fb7a60_0 .net "out", 0 0, L_0x1fbbeb0;  alias, 1 drivers
L_0x1fb97c0 .reduce/nor v0x1fb4d20_0;
L_0x1fb9990 .reduce/nor v0x1fb4e90_0;
L_0x1fb9b40 .reduce/nor v0x1fb4be0_0;
L_0x1fb9cd0 .reduce/nor v0x1fb4d20_0;
L_0x1fb9fc0 .reduce/nor v0x1fb4e90_0;
L_0x1fba3d0 .reduce/nor v0x1fb4c80_0;
L_0x1fba8a0 .reduce/nor v0x1fb4e90_0;
L_0x1fbaef0 .reduce/nor v0x1fb4be0_0;
L_0x1fbb2b0 .reduce/nor v0x1fb4e90_0;
L_0x1fbb920 .reduce/nor v0x1fb4be0_0;
L_0x1fbba20 .reduce/nor v0x1fb4c80_0;
S_0x1fb7bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1f82e80;
 .timescale -12 -12;
E_0x1f7d9e0 .event anyedge, v0x1fb8870_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb8870_0;
    %nor/r;
    %assign/vec4 v0x1fb8870_0, 0;
    %wait E_0x1f7d9e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fb4120;
T_3 ;
    %fork t_1, S_0x1fb43c0;
    %jmp t_0;
    .scope S_0x1fb43c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fb4620_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fb4e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb4d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb4c80_0, 0;
    %assign/vec4 v0x1fb4be0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f679f0;
    %load/vec4 v0x1fb4620_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1fb4620_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fb4e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb4d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb4c80_0, 0;
    %assign/vec4 v0x1fb4be0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f7de90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fb4a00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f7dc40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1fb4be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb4c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb4d20_0, 0;
    %assign/vec4 v0x1fb4e90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1fb4120;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1f82e80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb8550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb8870_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f82e80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb8550_0;
    %inv;
    %store/vec4 v0x1fb8550_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f82e80;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fb4df0_0, v0x1fb89d0_0, v0x1fb8370_0, v0x1fb8410_0, v0x1fb84b0_0, v0x1fb85f0_0, v0x1fb8730_0, v0x1fb8690_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f82e80;
T_7 ;
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f82e80;
T_8 ;
    %wait E_0x1f7dc40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb87d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb87d0_0, 4, 32;
    %load/vec4 v0x1fb8910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb87d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb87d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb87d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fb8730_0;
    %load/vec4 v0x1fb8730_0;
    %load/vec4 v0x1fb8690_0;
    %xor;
    %load/vec4 v0x1fb8730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb87d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fb87d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb87d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/kmap2/iter0/response24/top_module.sv";
