<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" 
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">

<HTML>
<HEAD>
	<TITLE>Async 2008</TITLE>
	<META NAME="description" CONTENT="Async 2008">
	<META NAME="author" CONTENT="Ian G. Clark">
	<META NAME="keywords" CONTENT="Async 2008">
	<BASE TARGET="_self">
	<LINK REL="stylesheet" TYPE="text/css" HREF="async2008.css" />
</HEAD>
<BODY>

	<DIV id="container">
		<DIV id="header">
		</DIV>
<!-- include header file -->

<DIV id="left-menu">

<a href="index.html" title="Async 2008 Home">Home</a><BR>
<a href="history.html" title="Welcome &amp; History">Welcome &amp; History</a><BR>
<a href="updates.html" title="News &amp; Updates">News &amp; Updates</a><BR>
<a href="async2008-cfp.pdf" title="Call for papers">Call for papers</a><BR>
<a href="#" title="Online Registration">Online Registration</a><BR>
<a href="https://www.softconf.com/starts/async08/" title="Paper Submissions">Paper Submissions</a><BR>
<a href="https://www.softconf.com/starts/async08/" title="Referees login">Referees login</a><BR>
<a href="committee.html" title="Committees">Committees</a><BR>
<a href="sponsors.html" title="Sponsors">Sponsors</a><BR>
<a href="contacts.html" title="Contacts">Contacts</a><BR>
<a href="student-travel-grants.html" title="Student Grants">Student Grants</a><BR>
<a href="#" title="&nbsp;">&nbsp;</a><BR>
<a href="programme.html" class="on" title="Programme">Programme</a><BR>
<a href="keynote-tutorials.html" title="Keynote Talks &amp; Tutorials">Keynote Talks &amp; Tutorials</a><BR>
<a href="demos.html" title="Echibition &amp; Demo Sessions">Exhibition &amp; Demo Sessions</a><BR>
<a href="#" title="&nbsp;">&nbsp;</a><BR>
<a href="venue.html" title="Venue">Venue</a><BR>
<a href="hotels.html" title="Accommodation &amp; Hotels">Accommodation &amp; Hotels</a><BR>
<a href="venue.html#welcome" title="Welcome Reception">Welcome Reception</a><BR>
<a href="banquet-excursion.html" title="Banquet &amp; Excursion">Banquet &amp; Excursion</a><BR>
<a href="http://www.ncl.ac.uk/travel/info/index.php" title="Travel &amp; Maps">Travel &amp; Maps</a><BR>
<a href="http://en.wikipedia.org/wiki/Newcastle_upon_Tyne" title="About Newcastle">About Newcastle</a><BR>
<a href="restaurants.html" title="Local Restaurants">Local Restaurants</a><BR>
<a href="practical.html" title="Practical Information">Practical Information</a><BR>
<a href="#" title="&nbsp;">&nbsp;</a><BR>
<a href="http://picasaweb.google.co.uk/async.noc" title="Photos">Photos</a><BR>
<a href="http://simon.trinhall.cam.ac.uk/swmpics/2008/pics.cgi?dir=swmpics/2008/2008-04-09-BeamishMuseum" title="Simon Moore's Photos">Simon Moore's Photos</a><BR>

</DIV>

<!-- include left hand menu file -->

<!-- include Programme contents -->
<DIV id="content">
	<H3 class="middle">Provisional Programme</H3>

	<TABLE width="100%" class="prog">
		<TR>
			<TH width="5%">&nbsp;</TH>
			<TH width="19%">Mon (7th)</TH> <!-- mon -->
			<TH width="19%">Tue (8th)</TH> <!-- tue -->
			<TH width="19%">Wed (9th)</TH> <!-- wed -->
			<TH width="19%">Thu (10th)</TH> <!-- thu -->
			<TH width="19%">Fri (11th)</TH> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">8:00</TD>
			<TD class="pra">&nbsp;</TD> <!-- mon -->
			<TD class="pre">Registration +<BR><A HREF="#opening">Official Open</A></TD> <!-- tue -->
			<TD class="pra">&nbsp;</TD> <!-- wed -->
			<TD class="pra">&nbsp;</TD> <!-- thu -->
			<TD class="pra">&nbsp;</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">8:30</TD>
			<TD class="pre">Registration</TD> <!-- mon -->
			<TD class="prb"rowspan="2"><A HREF="keynote-tutorials.html#keynote-async1">Keynote Async-1</A></TD> <!-- tue -->
			<TD class="prb" rowspan="2"><A HREF="keynote-tutorials.html#keynote-nocs1">Keynote NoCS-1</A></TD> <!-- wed -->
			<TD class="prb" rowspan="2"><A HREF="keynote-tutorials.html#keynote-async2">Keynote Async-2</A></TD> <!-- thu -->
			<TD class="prb" rowspan="2"><A HREF="keynote-tutorials.html#keynote-nocs2">Keynote NoCS-2</A></TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">9:00</TD>
			<TD class="prb" rowspan="3"><A HREF="keynote-tutorials.html#tutorial1">Tutorial<BR>David Kinniment (1)</A></TD> <!-- mon -->
		</TR>
		<TR>
			<TD class="prog-small">9:30</TD>
			<TD class="prb" rowspan="2"><A HREF="#async1">Async-1</A></TD> <!-- tue -->
			<TD class="prb" rowspan="2"><A HREF="#nocs3">NoCS-3</A></TD> <!-- wed -->
			<TD class="prb" rowspan="2"><A HREF="#async3">Async-3</A></TD> <!-- thu -->
			<TD class="prb" rowspan="2"><A HREF="#nocs6">NoCS-6</A></TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">10:00</TD>
		</TR>
		<TR>
			<TD class="prog-small">10:30</TD>
			<TD class="prc">Coffee +<BR>Tutorial Demo 1</TD> <!-- mon -->
			<TD class="prc">Coffee</TD> <!-- tue -->
			<TD class="prc">Coffee</TD> <!-- wed -->
			<TD class="prc">Coffee</TD> <!-- thu -->
			<TD class="prc">Coffee</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">11:00</TD>
			<TD class="prb" rowspan="2"><A HREF="keynote-tutorials.html#tutorial1">Tutorial<BR>David Kinniment (2)</A></TD> <!-- mon -->
			<TD class="prb" rowspan="4"><A HREF="#async2">Async-2</A></TD> <!-- tue -->
			<TD class="prb" rowspan="4"><A HREF="#nocs4">NoCS-4</A></TD> <!-- wed -->
			<TD class="prb" rowspan="4"><A HREF="#async4">Async-4</A></TD> <!-- thu -->
			<TD class="prb" rowspan="2"><A HREF="#nocs7">NoCS-7</A></TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">11:30</TD>
		</TR>
		<TR>
			<TD class="prog-small">12:00</TD>
			<TD class="prc">Tutorial Demo 2</TD> <!-- mon -->
			<TD class="prb" rowspan="2"><A HREF="#nocs8">NoCS-8<BR>Poster Session + Demos</A></TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">12:30</TD>
			<TD class="prd" rowspan="2">Lunch</TD> <!-- mon -->
		</TR>
		<TR>
			<TD class="prog-small">13:00</TD>
			<TD class="prd" rowspan="3">Lunch</TD> <!-- tue -->
			<TD class="pre" rowspan="10"><A HREF="banquet-excursion.html">Excursion</A> to<BR><A HREF="http://www.beamish.org.uk/">Beamish Open Air Museum</A><BR><BR><I>light lunch included</I></TD> <!-- wed -->
			<TD class="prd" rowspan="2">Lunch</TD> <!-- thu -->
			<TD class="prd" rowspan="2">Lunch</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">13:30</TD>
			<TD class="prb" rowspan="4"><A HREF="keynote-tutorials.html#tutorial2">Tutorial<BR>Sachin Sapatnekar</A></TD> <!-- mon -->
		</TR>
		<TR>
			<TD class="prog-small">14:00</TD>
			<TD class="prb" rowspan="3"><A HREF="#nocs5">NoCS-5</A></TD> <!-- thu -->
			<TD class="prb" rowspan="2">Panel</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">14:30</TD>
			<TD class="prb" rowspan="3"><A HREF="#nocs1">NoCS-1</A></TD> <!-- tue -->
		</TR>
		<TR>
			<TD class="prog-small">15:00</TD>
			<TD class="pre">Close</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">15:30</TD>
			<TD class="prc">Coffee +<BR>Tutorial Demo 3</TD> <!-- mon -->
			<TD class="prc">Coffee</TD> <!-- thu -->
			<TD class="pra">&nbsp;</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">16:00</TD>
			<TD class="prb" rowspan="3"><A HREF="keynote-tutorials.html#tutorial3">Tutorial<BR>Mike Kishinevsky</A></TD> <!-- mon -->
			<TD class="prc">Coffee</TD> <!-- tue -->
			<TD class="prb" rowspan="3"><A HREF="#async5">Async-5</A></TD> <!-- thu -->
			<TD class="pra">&nbsp;</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">16:30</TD>
			<TD class="prb" rowspan="3"><A HREF="#nocs2">NoCS-2</A></TD> <!-- tue -->
			<TD class="pra">&nbsp;</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">17:00</TD>
			<TD class="pra">&nbsp;</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">17:30</TD>
			<TD class="prc">Tutorial Demo 4</TD> <!-- mon -->
			<TD class="pre"><A HREF="#bestpaper">Best Paper Award</A></TD> <!-- thu -->
			<TD class="pra">&nbsp;</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">18:00</TD>
			<TD class="pre">Registration</TD> <!-- mon -->
			<TD class="pre" rowspan="2">Industrial Demos<BR>&amp; Reception</TD> <!-- tue -->
			<TD class="pra">&nbsp;</TD> <!-- wed -->
			<TD class="pra">&nbsp;</TD> <!-- thu -->
			<TD class="pra">&nbsp;</TD> <!-- fri -->
		</TR>
		<TR>
			<TD class="prog-small">19:00</TD>
			<TD class="pre">Welcome Reception</TD> <!-- mon -->
			<TD class="pre"><A HREF="banquet-excursion.html">Banquet</A></TD> <!-- wed -->
			<TD class="pra">&nbsp;</TD> <!-- thu -->
			<TD class="pra">&nbsp;</TD> <!-- fri -->
		</TR>

	</TABLE>

<P><A HREF="printable-programme.html">Printable Programme</A></P>

	<H3 class="middle"><A NAME="opening">Official Opening</A> - <A HREF="../async2008/async-nocs-slides/Tuesday/Welcome-talk-ASYNC-NOCS-2008.pdf">Slides (740KB PDF)</A></H3>
	<UL type=disc>
	<LI>Tuesday 8th 08:15-08:30<BR>
	Welcome from Newcastle University Pro-Vice Chancellor, Professor Oliver Hinton.<BR>
	Welcome from General Chairs, Alex Yakovlev and John Bainbridge<BR>
	ASYNC PC Chairs, Jordi Cortadella and Alexander Taubin<BR>
	NOCS PC Chairs, Davide Bertozzi and Kees Goossens
	</UL>

<HR>
	<H3 class="middle"><A NAME="async1">Async-1</A>: Data-driven asynchronous circuits<BR>
	      Chair: Jordi Cortadella</H3>

      <UL type="disc">
	      <LI><B>Automatic Compilation of Data-Driven Circuits</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/Async-1/Doug-Edwards.pdf">Slides (270KB PDF)</A><BR>
Doug Edwards, Sam Taylor and Luis Plana<BR>
		09:30-10:00
              
<LI><B>Concurrency-Enhancing Transformations for Asynchronous Behavioral Specifications:
	A Data-Driven Approach</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/Async-1/John-Hansen.pdf">Slides (1.5MB PDF)</A><BR>
John Hansen and Montek Singh<BR>
		10:00-10:30

</UL>
<HR>
 
<H3 class="middle"><A NAME="async2">Async-2</A>: Variability, power and nanoelectronics<BR>
      	Chair: John Bainbridge</H3>

      <UL type="disc">
	      <LI><B>High-Level Time-Accurate Model for the Design of Self-Timed Ring Oscillators</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/Async-2/ASYNC_Jeremie_Hamon_final.pdf">Slides (1.5MB PDF)</A><BR>
Jérémie Hamon, Laurent Fesquet, Benoît Miscopein and Marc Renaudin<BR>
11:00-11:30

<LI><B>Adapting Synchronizers to the Effects of On Chip Variability</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/Async-2/Jun-Zhou.pdf">Slides (775KB PDF)</A><BR>
Jun Zhou, David Kinniment, Gordon Russell and Alex Yakovlev<BR>
11:30-12:00

<LI><B>Automatic Power regulation based on an Asynchronous Activity Detection and  its Application to ANOC Node Leakage Reduction</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/Async-2/Automatic_Power_Regulation.pdf">Slides (1.8MB PDF)</A><BR>
Yvain Thonnart, Edith Beigne, Alexandre Valentian and Pascal Vivet<BR>
12:00-12:30

<LI><B>Asynchronous Nano-electronics: Preliminary Investigation</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/Async-2/ajm.pdf">Slides (9.0MB PDF)</A><BR>
Alain J. Martin and Piyush Prakash, Caltech<BR>
12:30-13:00


</UL>
<HR>
    
<H3 class="middle"><A NAME="async3">Async-3</A>: Latch protocols and pipelines<BR>
	Chair: David Bormann</H3>

      <UL type="disc">
	      <LI><B>The family of 4-phase latch protocols</B> - <A HREF="../async2008/async-nocs-slides/Thursday/Async-3/3t3.pdf">Slides (88KB PDF)</A><BR>
Graham Birtwistle and Kenneth Stevens<BR>
09:30-10:00

<LI><B>Heterogeneous Latch-based Asynchronous Pipelines</B> - <A HREF="../async2008/async-nocs-slides/Thursday/Async-3/async08b.pdf">Slides (270KB PDF)</A><BR>
Girish Venkataramani, Tiberiu Chelcea and Seth Goldstein <BR>
10:00-10:30

</UL>
<HR>
 
<H3 class="middle"><A NAME="async4">Async-4</A>: Efficient and reliable schemes for computation and communication<BR>
	Chair: Jim Garside</H3>

      <UL type="disc">
	      <LI><B>Block-Level Relaxation for Timing-Robust Asynchronous Circuits Based on Eager Evaluation</B> - <A HREF="../async2008/async-nocs-slides/Thursday/Async-4/fin-jeong-nowick-async-08-talk.pdf">Slides (605KB PDF)</A><BR>
Cheoljoo Jeong and Steven Nowick, Columbia University<BR>
11:00-11:30

<LI><B>Asynchronous Computing in Sense Amplifier-based Pass Transistor Logic</B> - <A HREF="../async2008/async-nocs-slides/Thursday/Async-4/Async08_TTL.pdf">Slides (1.5MB PDF)</A><BR>
Tsung-Te Liu, Louis Alarcón, Matthew Pierson and Jan Rabaey<BR>
11:30-12:00

<LI><B>A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication</B> - <A HREF="../async2008/async-nocs-slides/Thursday/Async-4/LETS_slides.pdf">Slides (480KB PDF)</A><BR>
Peggy McGee, Melinda Agyekum, Moustafa Mohamed and Steven Nowick<BR>
12:00-12:30

<LI><B>FPGA Implementation of an Asynchronous Processor with Online and Offline Testing Capabilities</B> - <A HREF="../async2008/async-nocs-slides/Thursday/Async-4/ASYNC_2008_mod.pdf">Slides (680KB PDF)</A><BR>
Nikolaos Minas, Matthew Marshall, Gordon Russell and Alex Yakovlev<BR>
12:30-13:00

</UL>
<HR>

<H3 class="middle"><A NAME="async5">Async-5</A>: Synthesis and verification of asynchronous controllers<BR>
	Chair: Luciano Lavagno</H3>

      <UL type="disc">
	      <LI><B>Derivation of Monotonic Covers for Standard-C Implementation Using STG Unfoldings</B> - <A HREF="../async2008/async-nocs-slides/Thursday/Async-5/Khomenko_async08.pdf">Slides (560KB PDF)</A><BR>
Victor Khomenko, Newcastle University<BR>
16:00-16:30

<LI><B>Coping with Soft Errors in Asynchronous Burst-Mode Machines</B> - <A HREF="../async2008/async-nocs-slides/Thursday/Async-5/Soft-Errors-Almukhaizim.pdf">Slides (360KB PDF)</A><BR>
	Sobeeh Almukhaizim, Feng Shi and Yiorgos Makris<BR>
16:30-17:00

	<LI><B>Automated verification of asynchronous circuits using circuit Petri nets</B> - <A HREF="../async2008/async-nocs-slides/Thursday/Async-5/Poliakov_verification.pdf">Slides (680KB PDF)</A><BR>
Ivan Poliakov, Andrey Mokhov, Ashur Rafiev, Danil Sokolov and Alex Yakovlev<BR>
17:00-17:30

</UL>

<HR>

<H3 class="middle"><A NAME="nocs1">NoCS-1</A>: TUNING NOC ARCHITECTURE FOR SPECIFIC PURPOSES<BR>
Chair: Ran Ginosar</H3>

      <UL type="disc">
	      <LI><I>The papers presented in this session show how network building blocks or an entire architecture can be optimized for specific purposes, such as debugging, fault-tolerance, or low power. </I>

	      <LI><B>Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip</B>  - <A HREF="../async2008/async-nocs-slides/Tuesday/NoCS-1/20080408-nocs-debug.v3.pdf">Slides (540KB PDF)</A><BR>
Bart Vermeulen, Kees Goossens and Siddharth Umrani<BR>
14:30-15:00

<LI><B>A Lightweight Fault-tolerant Mechanism for Network-on-chip</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/NoCS-1/dbp-nocs08-v5.pdf">Slides (267KB PDF)</A><BR>
Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano and Timothy Pinkston<BR>
15:00-15:30

<LI><B>Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/NoCS-1/matsutani-nocs.pdf">Slides (510KB PDF)</A><BR>
Hiroki Matsutani, Michihiro Koibuchi, Daihan Wang and Hideharu Amano<BR>
15:30-16:00

</UL>
<HR>

<H3 class="middle"><A NAME="nocs2">NoCS-2</A>: FPGA-BASED AND RECONFIGURABLE NOC DESIGN<BR>
Chair: Davide Bertozzi</H3>

      <UL type="disc">
	      <LI><I>The papers in this session extend FPGAs with networks on chip techniques, or conversely, networks are augmented with circuit-switching techniques around the routers.</I>

		      <LI><B>A Network of Time-Division Multiplexed Wiring for FPGAs</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/NoCS-2/slides_rmf_pdf.pdf">Slides (112KB PDF)</A><BR>
Rosemary Francis, Simon Moore and Robert Mullins<BR>
16:30-17:00

<LI><B>Hardwired Networks on Chip in FPGAs to unify Functional and Configuration Interconnects</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/NoCS-2/20080408-nocs-fpga.v1.pdf">Slides (488kB PDF)</A><BR>
Kees Goossens, Martijn Bennebroek, Jae Young Hur and Muhammad Aqeel Wahlah<BR>
17:00-17:30
   
<LI><B>ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology</B> - <A HREF="../async2008/async-nocs-slides/Tuesday/NoCS-2/ReNoC2008.pdf">Slides (481KB PDF)</A><BR>
Mikkel B. Stensgaard and Jens Sparsø<BR>
17:30-18:00

</UL>
<HR>

<H3 class="middle"><A NAME="nocs3">NoCS-3</A>: LOW-POWER AND RELIABLE LINK DESIGN<BR>
Chair: Marcello Lajolo</H3>

      <UL type="disc">
	      <LI><I>The papers in this session present link design techniques trading off power with reliability.</I>

	      <LI><B>SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks</B> - <A HREF="../async2008/async-nocs-slides/Wednesday/NoCS-3/NOCS_Presentation_Ver3.pdf">Slides (493KB PDF)</A><BR>
Alireza Ejlali and Bashir M Al-Hashimi<BR>
09:30-10:00

<LI><B>Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip</B> - <A HREF="../async2008/async-nocs-slides/Wednesday/NoCS-3/NoCS-coding.v5.pdf">Slides (463KB PDF)</A><BR>
Po-Tsang Huang, Wei-Li Fang, Yin-Ling Wang and Wei Hwang<BR>
10:00-10:30

</UL>
<HR>

<H3 class="middle"><A NAME="nocs4">NoCS-4</A>: TOPOLOGY AND ROUTING DESIGN: methodologies and tools<BR>
Chair: Andreas Hansson</H3>

      <UL type="disc">
	      <LI><I>Topology and routing design require high-level exploration tools and methodologies and an interaction
		      of these latter with physical synthesis tools.  All these issues are covered by the papers presented in this session.</I>

<LI><B>An Efficient Implementation of Distributed Routing Algorithms for NoCs</B> - <A HREF="../async2008/async-nocs-slides/Wednesday/NoCS-4/isnoc.pdf">Slides (2.2MB PDF)</A><BR>
José Flich, Samuel Rodrigo and José Duato<BR>
11:00-11:30

<LI><B>Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms</B> - <A HREF="../async2008/async-nocs-slides/Wednesday/NoCS-4/palesi_nocs.pdf">Slides (545KB PDF)</A><BR>
Maurizio Palesi, Giuseppe Longo, Salvatore Signorino, Rickard Holsmark, Shashi Kumar and Vincenzo Catania<BR>
11:30-12:00

<LI><B>Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework</B> - <A HREF="../async2008/async-nocs-slides/Wednesday/NoCS-4/Gilabert.pdf">Slides (1.5MB PDF)</A><BR>
Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Maria Engracia Gomez, Pedro Lopez and Jose Duato<BR>
12:00-12:30

<LI><B>Impact of Process and Temperature Variations on Network-on-Chip Design Exploration</B> - <A HREF="../async2008/async-nocs-slides/Wednesday/NoCS-4/PolarisPT-NoCs-08-Bin.pdf">Slides (1.7MB PDF)</A><BR>
Bin Li, Li-Shiuan Peh and Priyadarsan Patra<BR>
12:30-13:00

</UL>
<HR>

<H3 class="middle"><A NAME="nocs5">NoCS-5</A>: GALS NOC IMPLEMENTATION<BR>
Chair: Jens Sparsø</H3>

      <UL type="disc">
	      <LI><I>GALS NoC design is addressed at different levels of abstraction in this session. Proposed papers range form comprehensive system-wide implementation and design choices to design-for-test implementation for asynchronous interconnects.</I>

	      <LI><B>Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC</B> - <A HREF="../async2008/async-nocs-slides/Thursday/NoCS-5/ALPIN_NOCS_presentation.pdf">Slides (1.1MB PDF)</A><BR>
Edith Beigné, Fabien Clermidy, Sylvain Miermont and Pascal Vivet<BR>
14:00-14:30

<LI><B>Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture</B> - <A HREF="../async2008/async-nocs-slides/Thursday/NoCS-5/DSPINvsANOC.pdf">Slides (2.3MB PDF)</A><BR>
Ivan Miro Panades, Fabien Clermidy, Pascal Vivet and Alain Greiner<BR>
14:30-15:00

<LI><B>A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application</B> - <A HREF="../async2008/async-nocs-slides/Thursday/NoCS-5/NOCS2008_TranXT_final.pdf">Slides (648KB PDF)</A><BR>
Xuan-Tu Tran, Yvain Thonnart, Jean Durupt, Vincent Beroulle and Chantal Robach<BR>
15:00-15:30


</UL>
<HR>

<H3 class="middle"><A NAME="nocs6">NoCS-6</A>: QUALITY OF SERVICE<BR>
Chair: Kees Goossens</H3>

      <UL type="disc">
	      <LI><I>The papers in this session discuss NoC performance and quality of service.</I>

		      <LI><B>Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching</B> - <A HREF="../async2008/async-nocs-slides/Friday/NoCS-6/Real-time-communication-analysis-for-NoCs.pdf">Slides (346KB PDF)</A><BR>
Zheng Shi and Alan Burns<BR>
09:30-10:00

<LI><B>Statistical Approach to NoC Design</B> - <A HREF="../async2008/async-nocs-slides/Friday/NoCS-6/Statistical-Approach.pdf">Slides (862KB PDF)</A><BR>
Itamar Cohen, Ori Rottenstreich and Isaac Keslassy<BR>
10:00-10:30

</UL>
<HR>

<H3 class="middle"><A NAME="nocs7">NoCS-7</A>: COHERENCE REQUIREMENTS ON THE INTERCONNECT<BR>
Chair: Federico Angiolini</H3>

      <UL type="disc">
	      <LI><I>The coherence protocol in CMP systems poses requirements on the system interconnect which have to be met through proper architecture design choices, as described by the papers in this session.</I>

		      <LI><B>Reducing the Interconnection Network cost of Chip Multiprocessors</B> - <A HREF="../async2008/async-nocs-slides/Friday/NoCS-7/NOCS-Rotary.pdf">Slides (888KB PDF)</A><BR>
Pablo Abad, Valentin Puente and Jose Angel Gregorio<BR>
11:00-11:30


<LI><B>Circuit-Switched Coherence</B> - <A HREF="../async2008/async-nocs-slides/Friday/NoCS-7/circuit-switched-coherence.pdf">Slides (695KB PDF)</A><BR>
Natalie Enright Jerger, Li-Shiuan Peh and Mikko Lipasti<BR>
11:30-12:00

</UL>
<HR>

<H3 class="middle"><A NAME="nocs8">NoCS-8</A>: POSTER SESSION<BR>
Chair: Kees Goossens</H3>

<P><A HREF="posters.html">Poster requirements</A>.</P>

      <UL type="disc">
	      <LI><B>Simulation and Evaluation of On-Chip Interconnect Architectures: 2D Mesh, Spidergon, and WK-recursive network</B> - <A HREF="../async2008/async-nocs-slides/Friday/NoCS-8/SubohPoster.jpg">Poster (474KB JPG)</A><BR>
Suboh Suboh, Mohamed Bakhouya and Tarek El-Ghazawi
   

<LI><B>Low-cost VC allocator design for virtual channel wormhole routers in networks-on-chip</B><BR>
Min Zhang and Chiu-Sing Choy
   

<LI><B>Network Simplicity for Latency Insensitive Cores</B><BR>
Daniel Gebhardt and Kenneth Stevens
    

<LI><B>Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip</B><BR>
Andreas Hansson, Maarten Wiggers, Arno Moonen, Kees Goossens and Marco Bekooij


<LI><B>Analysis and Design of Wave-Pipelined Global Interconnects in FPGAs</B><BR>
Terrence Mak, Crescenzo D'Alessandro, Pete Sedcole, Peter Y.K. Cheung, Alex Yakovlev and Wayne Luk
    

<LI><B>An on-Chip and inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator</B><BR>
Luis Plana, John Bainbridge, Steve Furber, Yebin Shi and Jian Wu


<LI><B>Dual-channel access mechanism for cost-effective NoC design</B> - <A HREF="../async2008/async-nocs-slides/Friday/NoCS-8/Shijun-Lin.pdf">Poster (460KB PDF)</A> - <A HREF="../async2008/async-nocs-slides/Friday/NoCS-8/Shijun-Lin-notes.pdf">Notes (15KB PDF)</A><BR>
Shijun Lin, Li Su, Depeng Jin and Lieguang Zeng

</UL>

<HR>
<H3 class="middle"><A NAME="bestpaper">Best Paper Award</A> - <A HREF="../async2008/async-nocs-slides/Thursday/BPA/ASYNC08-Best-Paper-Award.pdf">Slides (120KB PDF)</A><BR>
	Chair: Jens Sparsoe</H3>
      <UL type="disc">
	<LI>17:30-17:45
</UL>

</DIV>
<!-- end Programme contents -->

<!-- include footer file -->
		<DIV id="footer">
			<IMG SRC="photos/Image8.png" alt="8 Tyne Bridge C elements" width="800px" height="75px"><BR>
			<P class="footer"><A HREF="http://async.org.uk/async2008/">Async 2008</A>, <A HREF="http://www.ncl.ac.uk/">Newcastle University</A>, UK. &nbsp;&nbsp;|&nbsp;&nbsp; General Chair: <A HREF="mailto:Alex.Yakovlev@ncl.ac.uk?subject=Async2008">Alex Yakovlev</A> &nbsp;&nbsp;|&nbsp;&nbsp; Local Arrangements Co-Chairs: <A HREF="mailto:Albert.Koelmans@ncl.ac.uk?subject=Async2008">Albert Koelmans</a> &amp; <A HREF="mailto:Fei.Xia@ncl.ac.uk?subject=Async2008">Fei Xia</A></P>
		</DIV>
	</DIV>
</BODY>
</HTML>
