User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/WriteLatency/SRAM/32KB/32KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 32KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 128 x 32
 - Row Activation   : 1 / 128
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 8
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 742.855um x 124.281um = 92322.613um^2
 |--- Mat Area      = 5.804um x 3.884um = 22.540um^2   (20.065%)
 |--- Subarray Area = 2.367um x 1.942um = 4.597um^2   (24.596%)
 - Area Efficiency = 20.065%
Timing:
 -  Read Latency = 149.069ps
 |--- H-Tree Latency = 70.069ps
 |--- Mat Latency    = 79.000ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 57.056ps
       |--- Row Decoder Latency = 26.770ps
       |--- Bitline Latency     = 9.861ps
       |--- Senseamp Latency    = 3.759ps
       |--- Mux Latency         = 16.666ps
       |--- Precharge Latency   = 12.514ps
 - Write Latency = 114.034ps
 |--- H-Tree Latency = 35.034ps
 |--- Mat Latency    = 79.000ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 57.056ps
       |--- Row Decoder Latency = 26.770ps
       |--- Charge Latency      = 2.316ps
 - Read Bandwidth  = 373.830GB/s
 - Write Bandwidth = 280.426GB/s
Power:
 -  Read Dynamic Energy = 14.168pJ
 |--- H-Tree Dynamic Energy = 12.997pJ
 |--- Mat Dynamic Energy    = 0.037pJ per mat
    |--- Predecoder Dynamic Energy = 0.001pJ
    |--- Subarray Dynamic Energy   = 0.009pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.002pJ
       |--- Senseamp Dynamic Energy    = 0.003pJ
       |--- Mux Dynamic Energy         = 0.000pJ
       |--- Precharge Dynamic Energy   = 0.003pJ
 - Write Dynamic Energy = 13.387pJ
 |--- H-Tree Dynamic Energy = 12.997pJ
 |--- Mat Dynamic Energy    = 0.012pJ per mat
    |--- Predecoder Dynamic Energy = 0.001pJ
    |--- Subarray Dynamic Energy   = 0.003pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.002pJ
       |--- Mux Dynamic Energy         = 0.000pJ
 - Leakage Power = 9.155uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 2.235nW per mat

Finished!
