

================================================================
== Vitis HLS Report for 'receive4DDR'
================================================================
* Date:           Mon May 12 19:57:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.108 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      313|      313|  0.695 us|  0.695 us|  313|  313|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119  |receive4DDR_Pipeline_VITIS_LOOP_39_2  |       33|       33|  73.326 ns|  73.326 ns|   33|   33|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |      312|      312|        39|          -|          -|     8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_temp = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 9 'alloca' 'data_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_temp_1 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 10 'alloca' 'data_temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_temp_5_loc = alloca i64 1"   --->   Operation 11 'alloca' 'data_temp_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 0, i1 %norm_rx0_V_last_V, i1 0, i1 0, void @empty_16"   --->   Operation 12 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 0"   --->   Operation 16 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_1"   --->   Operation 17 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 0, i128 %data_temp_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 18 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 0"   --->   Operation 19 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp"   --->   Operation 20 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln31 = store i128 0, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 21 'store' 'store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln32 = muxlogic i4 0"   --->   Operation 22 'muxlogic' 'muxLogicData_to_store_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln32 = muxlogic i4 %i"   --->   Operation 23 'muxlogic' 'muxLogicAddr_to_store_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.39ns)   --->   "%store_ln32 = store i4 0, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 24 'store' 'store_ln32' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_39_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 25 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_7 = muxlogic i4 %i"   --->   Operation 26 'muxlogic' 'MuxLogicAddr_to_i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_7 = load i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 27 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.53ns)   --->   "%i_8 = add i4 %i_7, i4 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 28 'add' 'i_8' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.53ns)   --->   "%icmp_ln32 = icmp_eq  i4 %i_7, i4 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 29 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %VITIS_LOOP_39_2.split, void %for.end67" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 30 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load = muxlogic i128 %data_temp"   --->   Operation 31 'muxlogic' 'MuxLogicAddr_to_data_temp_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%data_temp_load = load i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 32 'load' 'data_temp_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty = muxlogic"   --->   Operation 33 'muxlogic' 'muxLogicCE_to_empty' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:33]   --->   Operation 34 'read' 'empty' <Predicate = (!icmp_ln32)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i161 %empty" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:33]   --->   Operation 35 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %tmp_data, i32 32, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 36 'partselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_temp_2 = partset i128 @_ssdm_op_PartSet.i128.i128.i96.i32.i32, i128 %data_temp_load, i96 %tmp, i32 0, i32 95" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 37 'partset' 'data_temp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln32 = muxlogic i4 %i_8"   --->   Operation 38 'muxlogic' 'muxLogicData_to_store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln32 = muxlogic i4 %i"   --->   Operation 39 'muxlogic' 'muxLogicAddr_to_store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln32 = store i4 %i_8, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 40 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.39>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:57]   --->   Operation 41 'ret' 'ret_ln57' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_1_load = muxlogic i128 %data_temp_1"   --->   Operation 42 'muxlogic' 'MuxLogicAddr_to_data_temp_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_temp_1_load = load i128 %data_temp_1"   --->   Operation 43 'load' 'data_temp_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_83 = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (1.00ns)   --->   "%call_ln37 = call void @receive4DDR_Pipeline_VITIS_LOOP_39_2, i128 %data_temp_1_load, i128 %data_temp_2, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_5_loc, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 45 'call' 'call_ln37' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 46 [1/2] (1.10ns)   --->   "%call_ln37 = call void @receive4DDR_Pipeline_VITIS_LOOP_39_2, i128 %data_temp_1_load, i128 %data_temp_2, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V, i128 %receive_fifo_0, i128 %data_temp_5_loc, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:37]   --->   Operation 46 'call' 'call_ln37' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty_84 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty_85 = muxlogic"   --->   Operation 48 'muxlogic' 'muxLogicCE_to_empty_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.00ns)   --->   "%empty_85 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:49]   --->   Operation 49 'read' 'empty_85' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_4 = extractvalue i161 %empty_85" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:49]   --->   Operation 50 'extractvalue' 'tmp_data_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i128 %tmp_data_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:50]   --->   Operation 51 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sigma = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %tmp_data_4, i32 32, i32 63" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:53]   --->   Operation 52 'partselect' 'sigma' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.96>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_5_loc_load = muxlogic i128 %data_temp_5_loc"   --->   Operation 53 'muxlogic' 'MuxLogicAddr_to_data_temp_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%data_temp_5_loc_load = load i128 %data_temp_5_loc"   --->   Operation 54 'load' 'data_temp_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%data_temp_6 = partset i128 @_ssdm_op_PartSet.i128.i128.i32.i32.i32, i128 %data_temp_5_loc_load, i32 %trunc_ln50, i32 96, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:50]   --->   Operation 55 'partset' 'data_temp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln51 = muxlogic i128 %data_temp_6"   --->   Operation 56 'muxlogic' 'muxLogicData_to_write_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.96ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %data_temp_6" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:51]   --->   Operation 57 'write' 'write_ln51' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_6"   --->   Operation 58 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_1"   --->   Operation 59 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_6, i128 %data_temp_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 60 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>

State 7 <SV = 6> <Delay = 0.96>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 62 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i32 %sigma" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:53]   --->   Operation 63 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln54 = muxlogic i128 %zext_ln53"   --->   Operation 64 'muxlogic' 'muxLogicData_to_write_ln54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.96ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %zext_ln53" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:54]   --->   Operation 65 'write' 'write_ln54' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_39_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32]   --->   Operation 66 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ receive_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ norm_rx0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                    (alloca             ) [ 01111111]
data_temp                            (alloca             ) [ 01111111]
data_temp_1                          (alloca             ) [ 01111111]
data_temp_5_loc                      (alloca             ) [ 00111111]
specaxissidechannel_ln0              (specaxissidechannel) [ 00000000]
specmemcore_ln0                      (specmemcore        ) [ 00000000]
specinterface_ln0                    (specinterface      ) [ 00000000]
specinterface_ln0                    (specinterface      ) [ 00000000]
muxLogicData_to_store_ln31           (muxlogic           ) [ 00000000]
muxLogicAddr_to_store_ln31           (muxlogic           ) [ 00000000]
store_ln31                           (store              ) [ 00000000]
muxLogicData_to_store_ln31           (muxlogic           ) [ 00000000]
muxLogicAddr_to_store_ln31           (muxlogic           ) [ 00000000]
store_ln31                           (store              ) [ 00000000]
muxLogicData_to_store_ln32           (muxlogic           ) [ 00000000]
muxLogicAddr_to_store_ln32           (muxlogic           ) [ 00000000]
store_ln32                           (store              ) [ 00000000]
br_ln32                              (br                 ) [ 00000000]
MuxLogicAddr_to_i_7                  (muxlogic           ) [ 00000000]
i_7                                  (load               ) [ 00000000]
i_8                                  (add                ) [ 00000000]
icmp_ln32                            (icmp               ) [ 00111111]
br_ln32                              (br                 ) [ 00000000]
MuxLogicAddr_to_data_temp_load       (muxlogic           ) [ 00000000]
data_temp_load                       (load               ) [ 00000000]
muxLogicCE_to_empty                  (muxlogic           ) [ 00000000]
empty                                (read               ) [ 00000000]
tmp_data                             (extractvalue       ) [ 00000000]
tmp                                  (partselect         ) [ 00000000]
data_temp_2                          (partset            ) [ 00011000]
muxLogicData_to_store_ln32           (muxlogic           ) [ 00000000]
muxLogicAddr_to_store_ln32           (muxlogic           ) [ 00000000]
store_ln32                           (store              ) [ 00000000]
ret_ln57                             (ret                ) [ 00000000]
MuxLogicAddr_to_data_temp_1_load     (muxlogic           ) [ 00000000]
data_temp_1_load                     (load               ) [ 00001000]
empty_83                             (wait               ) [ 00000000]
call_ln37                            (call               ) [ 00000000]
empty_84                             (wait               ) [ 00000000]
muxLogicCE_to_empty_85               (muxlogic           ) [ 00000000]
empty_85                             (read               ) [ 00000000]
tmp_data_4                           (extractvalue       ) [ 00000000]
trunc_ln50                           (trunc              ) [ 00000010]
sigma                                (partselect         ) [ 00000011]
MuxLogicAddr_to_data_temp_5_loc_load (muxlogic           ) [ 00000000]
data_temp_5_loc_load                 (load               ) [ 00000000]
data_temp_6                          (partset            ) [ 00000000]
muxLogicData_to_write_ln51           (muxlogic           ) [ 00000000]
write_ln51                           (write              ) [ 00000000]
muxLogicData_to_store_ln31           (muxlogic           ) [ 00000000]
muxLogicAddr_to_store_ln31           (muxlogic           ) [ 00000000]
store_ln31                           (store              ) [ 00000000]
speclooptripcount_ln31               (speclooptripcount  ) [ 00000000]
specloopname_ln32                    (specloopname       ) [ 00000000]
zext_ln53                            (zext               ) [ 00000000]
muxLogicData_to_write_ln54           (muxlogic           ) [ 00000000]
write_ln54                           (write              ) [ 00000000]
br_ln32                              (br                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="receive_fifo_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="norm_rx0_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norm_rx0_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="norm_rx0_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="norm_rx0_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i128.i128.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive4DDR_Pipeline_VITIS_LOOP_39_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i128.i128.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_temp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_temp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_temp_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_temp_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_temp_5_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_temp_5_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="161" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="0" index="3" bw="16" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="1" index="5" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_85/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="0" index="2" bw="128" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/6 write_ln54/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="128" slack="0"/>
<pin id="122" dir="0" index="2" bw="128" slack="1"/>
<pin id="123" dir="0" index="3" bw="128" slack="0"/>
<pin id="124" dir="0" index="4" bw="16" slack="0"/>
<pin id="125" dir="0" index="5" bw="16" slack="0"/>
<pin id="126" dir="0" index="6" bw="1" slack="0"/>
<pin id="127" dir="0" index="7" bw="128" slack="0"/>
<pin id="128" dir="0" index="8" bw="128" slack="2"/>
<pin id="129" dir="0" index="9" bw="128" slack="2"/>
<pin id="130" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_empty/2 muxLogicCE_to_empty_85/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="161" slack="0"/>
<pin id="141" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/2 tmp_data_4/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="128" slack="2"/>
<pin id="145" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_1_load/3 muxLogicAddr_to_store_ln31/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="muxLogicData_to_store_ln31_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln31/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="muxLogicAddr_to_store_ln31_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="128" slack="0"/>
<pin id="152" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln31/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln31_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="128" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="muxLogicData_to_store_ln31_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln31/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="muxLogicAddr_to_store_ln31_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="128" slack="0"/>
<pin id="164" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln31/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln31_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="128" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="muxLogicData_to_store_ln32_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln32/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="muxLogicAddr_to_store_ln32_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln32/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln32_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="MuxLogicAddr_to_i_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="1"/>
<pin id="184" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_7/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_7_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_8_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln32_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="MuxLogicAddr_to_data_temp_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="1"/>
<pin id="202" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="data_temp_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="128" slack="1"/>
<pin id="205" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_temp_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="96" slack="0"/>
<pin id="208" dir="0" index="1" bw="128" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="0" index="3" bw="8" slack="0"/>
<pin id="211" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="data_temp_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="128" slack="0"/>
<pin id="218" dir="0" index="1" bw="128" slack="0"/>
<pin id="219" dir="0" index="2" bw="96" slack="0"/>
<pin id="220" dir="0" index="3" bw="1" slack="0"/>
<pin id="221" dir="0" index="4" bw="8" slack="0"/>
<pin id="222" dir="1" index="5" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="data_temp_2/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="muxLogicData_to_store_ln32_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln32/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="muxLogicAddr_to_store_ln32_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln32/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln32_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="1"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_temp_1_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="128" slack="2"/>
<pin id="242" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_temp_1_load/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln50_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="128" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sigma_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="128" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sigma/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="MuxLogicAddr_to_data_temp_5_loc_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="128" slack="5"/>
<pin id="260" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_5_loc_load/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="data_temp_5_loc_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="128" slack="5"/>
<pin id="263" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_temp_5_loc_load/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="data_temp_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="128" slack="0"/>
<pin id="266" dir="0" index="1" bw="128" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="1"/>
<pin id="268" dir="0" index="3" bw="8" slack="0"/>
<pin id="269" dir="0" index="4" bw="8" slack="0"/>
<pin id="270" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="data_temp_6/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="muxLogicData_to_write_ln51_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="128" slack="0"/>
<pin id="278" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln51/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="muxLogicData_to_store_ln31_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln31/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln31_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="128" slack="0"/>
<pin id="286" dir="0" index="1" bw="128" slack="5"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln53_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2"/>
<pin id="291" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="muxLogicData_to_write_ln54_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln54/7 "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="307" class="1005" name="data_temp_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="128" slack="0"/>
<pin id="309" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="data_temp "/>
</bind>
</comp>

<comp id="316" class="1005" name="data_temp_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="128" slack="0"/>
<pin id="318" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="data_temp_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="data_temp_5_loc_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="128" slack="2"/>
<pin id="327" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="data_temp_5_loc "/>
</bind>
</comp>

<comp id="335" class="1005" name="data_temp_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="128" slack="1"/>
<pin id="337" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_temp_2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="trunc_ln50_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="348" class="1005" name="sigma_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2"/>
<pin id="350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sigma "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="117"><net_src comp="74" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="131"><net_src comp="64" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="119" pin=5"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="119" pin=6"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="119" pin=7"/></net>

<net id="142"><net_src comp="100" pin="5"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="139" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="203" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="206" pin="4"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="231"><net_src comp="188" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="188" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="247"><net_src comp="139" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="139" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="271"><net_src comp="70" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="261" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="275"><net_src comp="264" pin="5"/><net_sink comp="112" pin=2"/></net>

<net id="279"><net_src comp="264" pin="5"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="264" pin="5"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="264" pin="5"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="84" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="310"><net_src comp="88" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="119" pin=9"/></net>

<net id="319"><net_src comp="92" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="328"><net_src comp="96" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="119" pin=8"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="338"><net_src comp="216" pin="5"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="346"><net_src comp="244" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="351"><net_src comp="248" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="289" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: receive_fifo_0 | {3 4 6 7 }
 - Input state : 
	Port: receive4DDR : norm_rx0_V_data_V | {2 3 4 5 }
	Port: receive4DDR : norm_rx0_V_keep_V | {2 3 4 5 }
	Port: receive4DDR : norm_rx0_V_strb_V | {2 3 4 5 }
	Port: receive4DDR : norm_rx0_V_last_V | {2 3 4 5 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln31 : 1
		store_ln31 : 1
		muxLogicAddr_to_store_ln31 : 1
		store_ln31 : 1
		muxLogicAddr_to_store_ln32 : 1
		store_ln32 : 1
	State 2
		i_8 : 1
		icmp_ln32 : 1
		br_ln32 : 2
		tmp : 1
		data_temp_2 : 2
		muxLogicData_to_store_ln32 : 2
		store_ln32 : 2
	State 3
		call_ln37 : 1
	State 4
	State 5
		trunc_ln50 : 1
		sigma : 1
	State 6
		data_temp_6 : 1
		muxLogicData_to_write_ln51 : 2
		write_ln51 : 2
		muxLogicData_to_store_ln31 : 2
		store_ln31 : 2
	State 7
		muxLogicData_to_write_ln54 : 1
		write_ln54 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119 |   263   |   520   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                    i_8_fu_188                   |    0    |    5    |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                 icmp_ln32_fu_194                |    0    |    5    |
|----------|-------------------------------------------------|---------|---------|
|   read   |                 grp_read_fu_100                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   write  |                 grp_write_fu_112                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                    grp_fu_137                   |    0    |    0    |
|          |                    grp_fu_143                   |    0    |    0    |
|          |        muxLogicData_to_store_ln31_fu_146        |    0    |    0    |
|          |        muxLogicAddr_to_store_ln31_fu_150        |    0    |    0    |
|          |        muxLogicData_to_store_ln31_fu_158        |    0    |    0    |
|          |        muxLogicAddr_to_store_ln31_fu_162        |    0    |    0    |
|          |        muxLogicData_to_store_ln32_fu_170        |    0    |    0    |
| muxlogic |        muxLogicAddr_to_store_ln32_fu_174        |    0    |    0    |
|          |            MuxLogicAddr_to_i_7_fu_182           |    0    |    0    |
|          |      MuxLogicAddr_to_data_temp_load_fu_200      |    0    |    0    |
|          |        muxLogicData_to_store_ln32_fu_228        |    0    |    0    |
|          |        muxLogicAddr_to_store_ln32_fu_232        |    0    |    0    |
|          |   MuxLogicAddr_to_data_temp_5_loc_load_fu_258   |    0    |    0    |
|          |        muxLogicData_to_write_ln51_fu_276        |    0    |    0    |
|          |        muxLogicData_to_store_ln31_fu_280        |    0    |    0    |
|          |        muxLogicData_to_write_ln54_fu_293        |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|extractvalue|                    grp_fu_139                   |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|partselect|                    tmp_fu_206                   |    0    |    0    |
|          |                   sigma_fu_248                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|  partset |                data_temp_2_fu_216               |    0    |    0    |
|          |                data_temp_6_fu_264               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   trunc  |                trunc_ln50_fu_244                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   zext   |                 zext_ln53_fu_289                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |   263   |   530   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  data_temp_1_reg_316  |   128  |
|  data_temp_2_reg_335  |   128  |
|data_temp_5_loc_reg_325|   128  |
|   data_temp_reg_307   |   128  |
|       i_reg_297       |    4   |
|     sigma_reg_348     |   32   |
|   trunc_ln50_reg_343  |   32   |
+-----------------------+--------+
|         Total         |   580  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_112 |  p2  |   2  |  128 |   256  ||   121   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  0.535  ||   121   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   263  |   530  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   121  |
|  Register |    -   |   580  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   843  |   651  |
+-----------+--------+--------+--------+
