Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec 10 11:37:54 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (22)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: IO_INST/PWM_DRIVER/pulse_count_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     68.834        0.000                      0                 1616        0.106        0.000                      0                 1616        8.334        0.000                       0                   709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_i      {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     8.334        0.000                       0                     1  
  clk_i            68.834        0.000                      0                 1616        0.106        0.000                      0                 1616       38.750        0.000                       0                   708  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            1.666         10.000      8.334      BUFR_X1Y9  CLOCK_DIV/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack       68.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.834ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_FLAGS/Q_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.172ns  (logic 1.994ns (17.849%)  route 9.178ns (82.151%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 r  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           0.945     8.223    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.549 f  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_6/O
                         net (fo=1, routed)           1.010     9.559    PROCESSOR_INST/IR_MSB/Q_i[1]_i_2__0
    SLICE_X76Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.683 f  PROCESSOR_INST/IR_MSB/Q_i[1]_i_3/O
                         net (fo=1, routed)           0.643    10.326    PROCESSOR_INST/CU/Q_i_reg[1]_1
    SLICE_X77Y101        LUT6 (Prop_lut6_I4_O)        0.124    10.450 f  PROCESSOR_INST/CU/Q_i[1]_i_2__0/O
                         net (fo=26, routed)          1.335    11.785    PROCESSOR_INST/IR_MSB/Q_i_reg[1]_3
    SLICE_X74Y96         LUT5 (Prop_lut5_I0_O)        0.146    11.931 r  PROCESSOR_INST/IR_MSB/Q_i[0]_i_2__0/O
                         net (fo=2, routed)           0.617    12.549    PROCESSOR_INST/IR_MSB/Q_i[0]_i_2__0_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.328    12.877 f  PROCESSOR_INST/IR_MSB/Q_i[0]_i_1__1/O
                         net (fo=2, routed)           0.807    13.684    PROCESSOR_INST/IR_MSB/Q_i_reg[7]_0[0]
    SLICE_X76Y99         LUT6 (Prop_lut6_I4_O)        0.124    13.808 f  PROCESSOR_INST/IR_MSB/Q_i[4]_i_2__0/O
                         net (fo=1, routed)           1.024    14.831    PROCESSOR_INST/IR_MSB/Q_i[4]_i_2__0_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.955 r  PROCESSOR_INST/IR_MSB/Q_i[4]_i_1__0/O
                         net (fo=1, routed)           0.000    14.955    PROCESSOR_INST/ALU_FLAGS/D[4]
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/Q_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.782    83.570    PROCESSOR_INST/ALU_FLAGS/clk_i
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/Q_i_reg[4]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X74Y100        FDCE (Setup_fdce_C_D)        0.079    83.789    PROCESSOR_INST/ALU_FLAGS/Q_i_reg[4]
  -------------------------------------------------------------------
                         required time                         83.789    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                 68.834    

Slack (MET) :             68.928ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_FLAGS/Q_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.799ns  (logic 1.946ns (18.021%)  route 8.853ns (81.979%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 83.568 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 f  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           1.351     8.629    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.955 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[3]_i_5/O
                         net (fo=1, routed)           0.842     9.797    PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i_reg[3]_2
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.921 r  PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i[3]_i_2__0/O
                         net (fo=3, routed)           0.991    10.913    PROCESSOR_INST/CU/Q_i_reg[3]_4
    SLICE_X79Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  PROCESSOR_INST/CU/Q_i[3]_i_1__2/O
                         net (fo=26, routed)          2.872    13.908    PROCESSOR_INST/CU/cpu_bus_i[3]
    SLICE_X73Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.032 r  PROCESSOR_INST/CU/sf0_carry_i_7/O
                         net (fo=1, routed)           0.000    14.032    PROCESSOR_INST/ALU/S[1]
    SLICE_X73Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.582 r  PROCESSOR_INST/ALU/sf0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.582    PROCESSOR_INST/ALU_FLAGS/D[0]
    SLICE_X73Y105        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/Q_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.780    83.568    PROCESSOR_INST/ALU_FLAGS/clk_i
    SLICE_X73Y105        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/Q_i_reg[0]/C
                         clock pessimism              0.176    83.744    
                         clock uncertainty           -0.035    83.708    
    SLICE_X73Y105        FDCE (Setup_fdce_C_D)       -0.198    83.510    PROCESSOR_INST/ALU_FLAGS/Q_i_reg[0]
  -------------------------------------------------------------------
                         required time                         83.510    
                         arrival time                         -14.582    
  -------------------------------------------------------------------
                         slack                                 68.928    

Slack (MET) :             69.114ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_FLAGS/Q_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 1.946ns (18.336%)  route 8.667ns (81.664%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 83.568 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 f  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           1.351     8.629    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.955 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[3]_i_5/O
                         net (fo=1, routed)           0.842     9.797    PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i_reg[3]_2
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.921 r  PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i[3]_i_2__0/O
                         net (fo=3, routed)           0.991    10.913    PROCESSOR_INST/CU/Q_i_reg[3]_4
    SLICE_X79Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  PROCESSOR_INST/CU/Q_i[3]_i_1__2/O
                         net (fo=26, routed)          2.686    13.723    PROCESSOR_INST/CU/cpu_bus_i[3]
    SLICE_X72Y105        LUT4 (Prop_lut4_I2_O)        0.124    13.847 r  PROCESSOR_INST/CU/gf0_carry_i_7/O
                         net (fo=1, routed)           0.000    13.847    PROCESSOR_INST/ALU/Q_i_reg[1]_0[1]
    SLICE_X72Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.397 r  PROCESSOR_INST/ALU/gf0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.397    PROCESSOR_INST/ALU_FLAGS/D[1]
    SLICE_X72Y105        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/Q_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.780    83.568    PROCESSOR_INST/ALU_FLAGS/clk_i
    SLICE_X72Y105        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/Q_i_reg[1]/C
                         clock pessimism              0.176    83.744    
                         clock uncertainty           -0.035    83.708    
    SLICE_X72Y105        FDCE (Setup_fdce_C_D)       -0.198    83.510    PROCESSOR_INST/ALU_FLAGS/Q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         83.510    
                         arrival time                         -14.397    
  -------------------------------------------------------------------
                         slack                                 69.114    

Slack (MET) :             69.470ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/REG_FILE/GEN_REG[2].regI/Q_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 1.272ns (12.286%)  route 9.082ns (87.714%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 83.569 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 f  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           1.351     8.629    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.955 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[3]_i_5/O
                         net (fo=1, routed)           0.842     9.797    PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i_reg[3]_2
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.921 r  PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i[3]_i_2__0/O
                         net (fo=3, routed)           0.991    10.913    PROCESSOR_INST/CU/Q_i_reg[3]_4
    SLICE_X79Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  PROCESSOR_INST/CU/Q_i[3]_i_1__2/O
                         net (fo=26, routed)          3.101    14.137    PROCESSOR_INST/REG_FILE/GEN_REG[2].regI/cpu_bus_i[3]
    SLICE_X73Y102        FDCE                                         r  PROCESSOR_INST/REG_FILE/GEN_REG[2].regI/Q_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.781    83.569    PROCESSOR_INST/REG_FILE/GEN_REG[2].regI/clk_i
    SLICE_X73Y102        FDCE                                         r  PROCESSOR_INST/REG_FILE/GEN_REG[2].regI/Q_i_reg[3]/C
                         clock pessimism              0.176    83.745    
                         clock uncertainty           -0.035    83.709    
    SLICE_X73Y102        FDCE (Setup_fdce_C_D)       -0.102    83.607    PROCESSOR_INST/REG_FILE/GEN_REG[2].regI/Q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         83.607    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                 69.470    

Slack (MET) :             69.573ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/Q_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.433ns  (logic 1.768ns (16.947%)  route 8.665ns (83.053%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 f  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           1.346     8.624    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.950 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[2]_i_4__0/O
                         net (fo=1, routed)           0.947     9.898    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[2]_i_4__0_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.022 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[2]_i_2__0/O
                         net (fo=1, routed)           0.426    10.447    PROCESSOR_INST/CU/Q_i_reg[2]_2
    SLICE_X76Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.571 r  PROCESSOR_INST/CU/Q_i[2]_i_1__3/O
                         net (fo=26, routed)          1.068    11.640    PROCESSOR_INST/CU/cpu_bus_i[2]
    SLICE_X75Y97         LUT6 (Prop_lut6_I4_O)        0.124    11.764 r  PROCESSOR_INST/CU/Q_i[5]_i_7/O
                         net (fo=4, routed)           0.554    12.318    PROCESSOR_INST/CU/Q_i_reg[1]_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.442 r  PROCESSOR_INST/CU/Q_i[5]_i_3/O
                         net (fo=2, routed)           0.525    12.967    PROCESSOR_INST/CU/Q_i_reg[4]_0
    SLICE_X74Y98         LUT6 (Prop_lut6_I3_O)        0.124    13.091 r  PROCESSOR_INST/CU/Q_i[7]_i_6/O
                         net (fo=1, routed)           1.002    14.093    PROCESSOR_INST/IR_MSB/Q_i_reg[7]_1
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.124    14.217 r  PROCESSOR_INST/IR_MSB/Q_i[7]_i_2/O
                         net (fo=1, routed)           0.000    14.217    PROCESSOR_INST/ALU_Z/D[7]
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/Q_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/Q_i_reg[7]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X74Y100        FDCE (Setup_fdce_C_D)        0.079    83.789    PROCESSOR_INST/ALU_Z/Q_i_reg[7]
  -------------------------------------------------------------------
                         required time                         83.789    
                         arrival time                         -14.217    
  -------------------------------------------------------------------
                         slack                                 69.573    

Slack (MET) :             69.617ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/Q_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.264ns  (logic 1.520ns (14.809%)  route 8.744ns (85.191%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 f  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           1.351     8.629    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.955 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[3]_i_5/O
                         net (fo=1, routed)           0.842     9.797    PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i_reg[3]_2
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.921 r  PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i[3]_i_2__0/O
                         net (fo=3, routed)           0.991    10.913    PROCESSOR_INST/CU/Q_i_reg[3]_4
    SLICE_X79Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  PROCESSOR_INST/CU/Q_i[3]_i_1__2/O
                         net (fo=26, routed)          1.181    12.217    PROCESSOR_INST/IR_MSB/cpu_bus_i[3]
    SLICE_X76Y98         LUT6 (Prop_lut6_I5_O)        0.124    12.341 r  PROCESSOR_INST/IR_MSB/Q_i[4]_i_2/O
                         net (fo=1, routed)           1.067    13.409    PROCESSOR_INST/IR_MSB/Q_i[4]_i_2_n_0
    SLICE_X76Y98         LUT5 (Prop_lut5_I0_O)        0.124    13.533 r  PROCESSOR_INST/IR_MSB/Q_i[4]_i_1__1/O
                         net (fo=2, routed)           0.515    14.048    PROCESSOR_INST/ALU_Z/D[4]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/Q_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/Q_i_reg[4]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)       -0.045    83.665    PROCESSOR_INST/ALU_Z/Q_i_reg[4]
  -------------------------------------------------------------------
                         required time                         83.665    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                 69.617    

Slack (MET) :             69.673ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/Q_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.240ns  (logic 1.644ns (16.054%)  route 8.596ns (83.946%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 f  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           1.346     8.624    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.950 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[2]_i_4__0/O
                         net (fo=1, routed)           0.947     9.898    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[2]_i_4__0_n_0
    SLICE_X73Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.022 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[2]_i_2__0/O
                         net (fo=1, routed)           0.426    10.447    PROCESSOR_INST/CU/Q_i_reg[2]_2
    SLICE_X76Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.571 r  PROCESSOR_INST/CU/Q_i[2]_i_1__3/O
                         net (fo=26, routed)          1.068    11.640    PROCESSOR_INST/CU/cpu_bus_i[2]
    SLICE_X75Y97         LUT6 (Prop_lut6_I4_O)        0.124    11.764 r  PROCESSOR_INST/CU/Q_i[5]_i_7/O
                         net (fo=4, routed)           0.554    12.318    PROCESSOR_INST/CU/Q_i_reg[1]_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.442 r  PROCESSOR_INST/CU/Q_i[5]_i_3/O
                         net (fo=2, routed)           0.583    13.025    PROCESSOR_INST/IR_MSB/Q_i_reg[5]_1
    SLICE_X73Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.149 r  PROCESSOR_INST/IR_MSB/Q_i[5]_i_1/O
                         net (fo=2, routed)           0.875    14.024    PROCESSOR_INST/ALU_Z/D[5]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/Q_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/Q_i_reg[5]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)       -0.013    83.697    PROCESSOR_INST/ALU_Z/Q_i_reg[5]
  -------------------------------------------------------------------
                         required time                         83.697    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                 69.673    

Slack (MET) :             69.739ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/MAR/Q_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.142ns  (logic 1.272ns (12.542%)  route 8.870ns (87.458%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 f  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           1.351     8.629    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.955 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[3]_i_5/O
                         net (fo=1, routed)           0.842     9.797    PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i_reg[3]_2
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.921 r  PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i[3]_i_2__0/O
                         net (fo=3, routed)           0.991    10.913    PROCESSOR_INST/CU/Q_i_reg[3]_4
    SLICE_X79Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  PROCESSOR_INST/CU/Q_i[3]_i_1__2/O
                         net (fo=26, routed)          2.889    13.926    PROCESSOR_INST/MAR/cpu_bus_i[3]
    SLICE_X74Y101        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.782    83.570    PROCESSOR_INST/MAR/clk_i
    SLICE_X74Y101        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[3]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X74Y101        FDCE (Setup_fdce_C_D)       -0.045    83.665    PROCESSOR_INST/MAR/Q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         83.665    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                 69.739    

Slack (MET) :             69.820ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/REG_FILE/GEN_REG[6].regI/Q_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 1.272ns (12.716%)  route 8.731ns (87.284%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 83.568 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 f  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           1.351     8.629    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.955 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[3]_i_5/O
                         net (fo=1, routed)           0.842     9.797    PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i_reg[3]_2
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.921 r  PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i[3]_i_2__0/O
                         net (fo=3, routed)           0.991    10.913    PROCESSOR_INST/CU/Q_i_reg[3]_4
    SLICE_X79Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  PROCESSOR_INST/CU/Q_i[3]_i_1__2/O
                         net (fo=26, routed)          2.750    13.787    PROCESSOR_INST/REG_FILE/GEN_REG[6].regI/cpu_bus_i[3]
    SLICE_X73Y104        FDCE                                         r  PROCESSOR_INST/REG_FILE/GEN_REG[6].regI/Q_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.780    83.568    PROCESSOR_INST/REG_FILE/GEN_REG[6].regI/clk_i
    SLICE_X73Y104        FDCE                                         r  PROCESSOR_INST/REG_FILE/GEN_REG[6].regI/Q_i_reg[3]/C
                         clock pessimism              0.176    83.744    
                         clock uncertainty           -0.035    83.708    
    SLICE_X73Y104        FDCE (Setup_fdce_C_D)       -0.102    83.606    PROCESSOR_INST/REG_FILE/GEN_REG[6].regI/Q_i_reg[3]
  -------------------------------------------------------------------
                         required time                         83.606    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                 69.820    

Slack (MET) :             69.931ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_FLAGS/Q_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 1.520ns (15.090%)  route 8.553ns (84.910%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.784ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.820     3.784    PROCESSOR_INST/CU/clk_i
    SLICE_X82Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.456     4.240 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg[3]/Q
                         net (fo=33, routed)          2.050     6.290    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.414 r  PROCESSOR_INST/CU/Q_i[0]_i_10/O
                         net (fo=15, routed)          0.746     7.160    PROCESSOR_INST/IR_LSB/control_lines_i[1]
    SLICE_X73Y98         LUT5 (Prop_lut5_I3_O)        0.118     7.278 f  PROCESSOR_INST/IR_LSB/Q_i[7]_i_13/O
                         net (fo=6, routed)           1.351     8.629    PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[1]_i_3_0
    SLICE_X73Y104        LUT4 (Prop_lut4_I2_O)        0.326     8.955 r  PROCESSOR_INST/REG_FILE/GEN_REG[7].regI/Q_i[3]_i_5/O
                         net (fo=1, routed)           0.842     9.797    PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i_reg[3]_2
    SLICE_X73Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.921 r  PROCESSOR_INST/REG_FILE/GEN_REG[5].regI/Q_i[3]_i_2__0/O
                         net (fo=3, routed)           0.991    10.913    PROCESSOR_INST/CU/Q_i_reg[3]_4
    SLICE_X79Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.037 r  PROCESSOR_INST/CU/Q_i[3]_i_1__2/O
                         net (fo=26, routed)          2.148    13.185    PROCESSOR_INST/CU/cpu_bus_i[3]
    SLICE_X73Y100        LUT4 (Prop_lut4_I2_O)        0.124    13.309 r  PROCESSOR_INST/CU/Q_i[2]_i_3__0/O
                         net (fo=1, routed)           0.424    13.733    PROCESSOR_INST/CU/Q_i[2]_i_3__0_n_0
    SLICE_X74Y100        LUT4 (Prop_lut4_I1_O)        0.124    13.857 r  PROCESSOR_INST/CU/Q_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.857    PROCESSOR_INST/ALU_FLAGS/D[2]
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/Q_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.782    83.570    PROCESSOR_INST/ALU_FLAGS/clk_i
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/Q_i_reg[2]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X74Y100        FDCE (Setup_fdce_C_D)        0.077    83.787    PROCESSOR_INST/ALU_FLAGS/Q_i_reg[2]
  -------------------------------------------------------------------
                         required time                         83.787    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                 69.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 IO_INST/TIMER_REG/PERIPHERAL/REG_FILE[0].REG_INST/Q_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            IO_INST/DATA_OUT_SELECTOR/data_bus_i_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.272     0.998    IO_INST/TIMER_REG/PERIPHERAL/REG_FILE[0].REG_INST/clk_i
    SLICE_X79Y104        FDCE                                         r  IO_INST/TIMER_REG/PERIPHERAL/REG_FILE[0].REG_INST/Q_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y104        FDCE (Prop_fdce_C_Q)         0.141     1.139 r  IO_INST/TIMER_REG/PERIPHERAL/REG_FILE[0].REG_INST/Q_i_reg[5]/Q
                         net (fo=1, routed)           0.054     1.193    PROCESSOR_INST/MAR/data_bus_i_reg[7][5]
    SLICE_X78Y104        LUT6 (Prop_lut6_I2_O)        0.045     1.238 r  PROCESSOR_INST/MAR/data_bus_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.238    IO_INST/DATA_OUT_SELECTOR/data_bus_i_reg[7]_1[5]
    SLICE_X78Y104        FDPE                                         r  IO_INST/DATA_OUT_SELECTOR/data_bus_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.308     1.488    IO_INST/DATA_OUT_SELECTOR/clk_i
    SLICE_X78Y104        FDPE                                         r  IO_INST/DATA_OUT_SELECTOR/data_bus_i_reg[5]/C
                         clock pessimism             -0.477     1.011    
    SLICE_X78Y104        FDPE (Hold_fdpe_C_D)         0.121     1.132    IO_INST/DATA_OUT_SELECTOR/data_bus_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/Q_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.679%)  route 0.147ns (47.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.272     0.998    PROCESSOR_INST/MAR/clk_i
    SLICE_X74Y103        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDCE (Prop_fdce_C_Q)         0.164     1.162 r  PROCESSOR_INST/MAR/Q_i_reg[5]/Q
                         net (fo=42, routed)          0.147     1.309    RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/A5
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.309     1.489    RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/WCLK
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.475     1.014    
    SLICE_X76Y103        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.184    RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/Q_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.679%)  route 0.147ns (47.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.272     0.998    PROCESSOR_INST/MAR/clk_i
    SLICE_X74Y103        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDCE (Prop_fdce_C_Q)         0.164     1.162 r  PROCESSOR_INST/MAR/Q_i_reg[5]/Q
                         net (fo=42, routed)          0.147     1.309    RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/A5
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.309     1.489    RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/WCLK
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.475     1.014    
    SLICE_X76Y103        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.184    RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/Q_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.679%)  route 0.147ns (47.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.272     0.998    PROCESSOR_INST/MAR/clk_i
    SLICE_X74Y103        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDCE (Prop_fdce_C_Q)         0.164     1.162 r  PROCESSOR_INST/MAR/Q_i_reg[5]/Q
                         net (fo=42, routed)          0.147     1.309    RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/A5
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.309     1.489    RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/WCLK
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.475     1.014    
    SLICE_X76Y103        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.184    RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/Q_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.679%)  route 0.147ns (47.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.272     0.998    PROCESSOR_INST/MAR/clk_i
    SLICE_X74Y103        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDCE (Prop_fdce_C_Q)         0.164     1.162 r  PROCESSOR_INST/MAR/Q_i_reg[5]/Q
                         net (fo=42, routed)          0.147     1.309    RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/A5
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.309     1.489    RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/WCLK
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.475     1.014    
    SLICE_X76Y103        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.184    RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/Q_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.947%)  route 0.178ns (52.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.272     0.998    PROCESSOR_INST/MAR/clk_i
    SLICE_X74Y103        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDCE (Prop_fdce_C_Q)         0.164     1.162 r  PROCESSOR_INST/MAR/Q_i_reg[4]/Q
                         net (fo=43, routed)          0.178     1.340    RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/A4
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.309     1.489    RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/WCLK
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.475     1.014    
    SLICE_X76Y103        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.214    RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/Q_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.947%)  route 0.178ns (52.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.272     0.998    PROCESSOR_INST/MAR/clk_i
    SLICE_X74Y103        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDCE (Prop_fdce_C_Q)         0.164     1.162 r  PROCESSOR_INST/MAR/Q_i_reg[4]/Q
                         net (fo=43, routed)          0.178     1.340    RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/A4
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.309     1.489    RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/WCLK
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.475     1.014    
    SLICE_X76Y103        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.214    RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/Q_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.947%)  route 0.178ns (52.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.272     0.998    PROCESSOR_INST/MAR/clk_i
    SLICE_X74Y103        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDCE (Prop_fdce_C_Q)         0.164     1.162 r  PROCESSOR_INST/MAR/Q_i_reg[4]/Q
                         net (fo=43, routed)          0.178     1.340    RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/A4
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.309     1.489    RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/WCLK
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.475     1.014    
    SLICE_X76Y103        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.214    RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/Q_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.947%)  route 0.178ns (52.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.272     0.998    PROCESSOR_INST/MAR/clk_i
    SLICE_X74Y103        FDCE                                         r  PROCESSOR_INST/MAR/Q_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDCE (Prop_fdce_C_Q)         0.164     1.162 r  PROCESSOR_INST/MAR/Q_i_reg[4]/Q
                         net (fo=43, routed)          0.178     1.340    RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/A4
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.309     1.489    RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/WCLK
    SLICE_X76Y103        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.475     1.014    
    SLICE_X76Y103        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.214    RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.268     0.994    IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/clk_i
    SLICE_X89Y105        FDRE                                         r  IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.110     1.245    IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/flipflops_reg_n_0_[0]
    SLICE_X88Y105        LUT4 (Prop_lut4_I0_O)        0.045     1.290 r  IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/DEBOUNCE_PROC.result_temp_i_1__10/O
                         net (fo=1, routed)           0.000     1.290    IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/DEBOUNCE_PROC.result_temp_i_1__10_n_0
    SLICE_X88Y105        FDRE                                         r  IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=708, routed)         0.304     1.484    IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/clk_i
    SLICE_X88Y105        FDRE                                         r  IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg/C
                         clock pessimism             -0.477     1.007    
    SLICE_X88Y105        FDRE (Hold_fdre_C_D)         0.120     1.127    IO_INST/SW_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[6].DEBOUNCERS/DEBOUNCE_PROC.result_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { CLOCK_DIV/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X81Y107  IO_INST/irq_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X72Y108  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/DEBOUNCE_PROC.counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X72Y110  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/DEBOUNCE_PROC.counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X72Y110  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/DEBOUNCE_PROC.counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X72Y111  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/DEBOUNCE_PROC.counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X72Y111  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/DEBOUNCE_PROC.counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X72Y108  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/DEBOUNCE_PROC.counter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X72Y108  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/DEBOUNCE_PROC.counter_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X72Y108  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/DEBOUNCE_PROC.counter_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X72Y109  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/DEBOUNCE_PROC.counter_reg[4]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X76Y103  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X76Y103  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X76Y103  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X76Y103  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK



