Return-Path: <devicetree+bounces-299702-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id sPVyAN/MC2rLNwUAu9opvQ
	(envelope-from <devicetree+bounces-299702-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Tue, 19 May 2026 04:37:19 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74])
	by mail.lfdr.de (Postfix) with ESMTPS id 9208C57676F
	for <lists+devicetree@lfdr.de>; Tue, 19 May 2026 04:37:18 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sto.lore.kernel.org (Postfix) with ESMTP id F0852300F5E1
	for <lists+devicetree@lfdr.de>; Tue, 19 May 2026 02:37:17 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 438A8322C77;
	Tue, 19 May 2026 02:37:15 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="sA3EKz+l"
X-Original-To: devicetree@vger.kernel.org
Received: from mail-lf1-f43.google.com (mail-lf1-f43.google.com [209.85.167.43])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id E9D7A61FCE
	for <devicetree@vger.kernel.org>; Tue, 19 May 2026 02:37:12 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=209.85.167.43
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1779158235; cv=pass; b=rzYObYf+nIGiIbmIxhycAW4MVNLLkteuDc8o+jkKNgyK6lu9+T6J8YVHOXjq35wLu8RMcAEJdizYm043p6SAXOeAZDYPKdSkxbGv3PXPKRaTMx3sZP8vHahV92Ha7pQFzyjQPr4C/tkyvVDe8JAOaD9DwxBSNsgmdYPfGhwJ6+c=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1779158235; c=relaxed/simple;
	bh=6CTaOWV9MgZBrXG+HYjTQNSsR+xN7/YYHGbbn9fcseY=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=F5dF+yIOenE54kmFOPDFg5AAtEVyFjFLe9QCDfKLl6rOABAiQ5mwbN7z6RWikmhxxc03wbHNvL3GJqhV4UQBCx5bthdb1C4cnSFR8sPW0xQiv8aFGapXiQKZ8dzufGZP5S/Oj57UMkO3FWjNz+hzki0tV5/Q5OReeth0MzqTmcA=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=sA3EKz+l; arc=pass smtp.client-ip=209.85.167.43
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-lf1-f43.google.com with SMTP id 2adb3069b0e04-5aa1b2327c8so3399170e87.0
        for <devicetree@vger.kernel.org>; Mon, 18 May 2026 19:37:12 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1779158231; cv=none;
        d=google.com; s=arc-20240605;
        b=LYdQ/SeJswvJ0y9njCMLHVlKlynqEAkRr1OC6MHDYKtpTtLolwCGDdF/xeZCqZ6E6p
         biVb/GPiy/cOa4zGTIMB968rzo6HYu/ouGn2Eg8xzFrRZjDEqP4X4k1wISc7rNgaO7Cr
         pUIjXvvzO7N0uiLkBixq8oCxcdSqGGsefjcYFdFMsLwKbcBU8GprZGsdybxTKqvbZ+BT
         nPsFHHQ3RB4blZ/gkGGx6GqQLXruCkFAWZKJbZA7cdezA25swBFZcCREYiZqzYZFjsic
         QikZnEnC0R7AjZ+EOK+aA089pW+49B0+PO0rP/d2K+zTxivE7x5Kn5ifrzZLZUjbx0tv
         w7Jw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=osk2Ehf8gRIyxZePYTyc8VCEviTTE/FY5hyaPiqbhe0=;
        fh=gNIrTwab9MDheC0SdoGacMG3X7itG2i+sl1WOk6MfQU=;
        b=YId8+DxXElM5B/vGFJBb0LrmwPLuRNO34IAagm4aD6kmpQR2z/ONWp2zjITlq6CiLA
         yabx9tizOnJ+eQksCQZ8F+8/MfUy3J/fxTs1wEutkyXofWQyXvRRwY8UcAY8Ur6jsv8K
         Bu6mcI3NEhpqqiLFIe8YJii/M7326qppUGE1BxtmLvHJeIYUiU1+ZsTnYYb18EbMDF7S
         gVg83wCfxvgFmk8zorh7AZqWV8rVmOP64fDcxp6ItZeIJVTacjYr6TiPPqI8B6QbL7ha
         H1dEtvs7ORP6uA3DXkDZMuW+NEskG2aar4CejEIBhf2IdATkryRc9CGejtM92mp/06I7
         6ipA==;
        darn=vger.kernel.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20251104; t=1779158231; x=1779763031; darn=vger.kernel.org;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=osk2Ehf8gRIyxZePYTyc8VCEviTTE/FY5hyaPiqbhe0=;
        b=sA3EKz+l1feP+qJQ44OdVARvLsoojJLZQw3lKPeX+stu0HgFnikjFIg2YOHY5NlOXJ
         ttMWxjVF/+7vluWfWrYbyWQXmXo+YI7M9Iqqy/ZuSBeha4V3CLQSxQNysuuOI1nlW3g5
         HcX/NIe3FtodRiUeT/ykpdBb+BFBDcNIpXOnjMyCVhD2ITAF/K/POOyFv4tEnRE60t9k
         2kWLcatyOYHs0op8SJqzl9U71cvdBnv9Bs60A9ZHV8S3E7iAiLdYJ0n6IKAgSDBEZLQl
         o6xoXeZwOvyDTUsIRoSRoFqLk4mTVuNsVBcM0XN6P7AgRjkhqFOySaNlnqZ2fb3FA8Zz
         SBwg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1779158231; x=1779763031;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=osk2Ehf8gRIyxZePYTyc8VCEviTTE/FY5hyaPiqbhe0=;
        b=LD3GCHDv8NNY5WoeS+jCiJv616+Z+HZezbRRumWaXbHmscEndi+cNpmOcgQASNLC2y
         7TgGq8APUBY33PC7sJ3Xdz0vpt1EiLkmJDUueoYezLhW0pTu+V0ZAk7aGYVHNFiRwQCz
         6wr2Kvb0HDZBss48WQBlO8Q3fvPuZZ7ZGs92dlBFM4x54rmxz/Apk1yoWEM1NftxlMTy
         oGg7yF1irz6s+Ae3tQ35G6TvOekuUDJDThrEoTF/bPqHi50Hr7TuYoCOGAkwiq9YPj6g
         TIQx+GNn4dMfHWYr5VqQaBMDRDqsGBL1qmAi8/FhJUjaAiD38oRQqUqb82Cwk3+bg9fF
         r8yg==
X-Forwarded-Encrypted: i=1; AFNElJ8ExizWoLcjCiGh6AgtelIYeUryfungjAXtezLWZKPz8nELTmuVsX6DDYBXJweBBgBk3FXopUiq5LJo@vger.kernel.org
X-Gm-Message-State: AOJu0YxFSb/b+be1cUPrXgQnytNM6/f86UAqMIg9cD4Djy2XKGN7wMse
	gQJo04b/p3p0qgrR75yv6a7K43CK+tSx1BAJUm+dO1EqzYIGJZeiEMhdsJnZlP7PWkR0mCSnrKk
	j5p7lS7QEEUDoxcIRv+KDoLClq8updDIoPtpE
X-Gm-Gg: Acq92OEHcDuxFNPXUEGqI/N9BXaIdHURIHRo12e/rdg2KWmLevUzPsHu0IBM6kr3O43
	snw4s67hazLvhqfq/iYKMG/boq0VwEUCMmL6/9fig1lnrjuFt/ZyWINJ7+WFWeS4yEFMYLHc6Wm
	NQAPed1VcDeOyWZyzSW6jYne/77N93ZS+y4Cb4hS6Q+zlwjxA6eeiKv1sBV0zrLg9AHZaNbf174
	6B/sCEWutGL+ENA6xpD/NXfRJC/Vyt+WEuk81lVQ3YjN1o2P5zKLwm/C6jatvpyqNFXGQiJ91rL
	WcwCE8HHuWlD70zRjYI=
X-Received: by 2002:ac2:4c4d:0:b0:5a8:6eb1:2b6d with SMTP id
 2adb3069b0e04-5aa0e5ff9efmr5988946e87.9.1779158230936; Mon, 18 May 2026
 19:37:10 -0700 (PDT)
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20260424-ventura2_initial_dts-v4-0-806b00ea4314@gmail.com>
 <20260424-ventura2_initial_dts-v4-2-806b00ea4314@gmail.com> <39b9a80fe4f49d72cefb8d3f8f1bb3776b9c4226.camel@codeconstruct.com.au>
In-Reply-To: <39b9a80fe4f49d72cefb8d3f8f1bb3776b9c4226.camel@codeconstruct.com.au>
From: Kyle Hsieh <kylehsieh1995@gmail.com>
Date: Tue, 19 May 2026 10:38:17 +0800
X-Gm-Features: AVHnY4L_ACrdGc2LQ0XNQXTmod_sZYgXyAIgA58NbObsT7ySTr5DgQWNhQf6H5M
Message-ID: <CAF7HswPn65kvTAyYDj_o=nSn3YhQhKqBaak7nt11x-8bZ7M6vg@mail.gmail.com>
Subject: Re: [PATCH v4 2/2] ARM: dts: aspeed: ventura2: Add Meta ventura2 BMC
To: Andrew Jeffery <andrew@codeconstruct.com.au>
Cc: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
	Conor Dooley <conor+dt@kernel.org>, Joel Stanley <joel@jms.id.au>, devicetree@vger.kernel.org, 
	linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, 
	linux-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=2];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	R_SPF_ALLOW(-0.20)[+ip4:172.232.135.74:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-299702-lists,devicetree=lfdr.de];
	FROM_HAS_DN(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	RCVD_TLS_LAST(0.00)[];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	DKIM_TRACE(0.00)[gmail.com:+];
	MISSING_XM_UA(0.00)[];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[kylehsieh1995@gmail.com,devicetree@vger.kernel.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	RCPT_COUNT_SEVEN(0.00)[9];
	ASN(0.00)[asn:63949, ipnet:172.232.128.0/19, country:SG];
	FREEMAIL_FROM(0.00)[gmail.com]
X-Rspamd-Queue-Id: 9208C57676F
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Mon, May 18, 2026 at 3:18=E2=80=AFPM Andrew Jeffery
<andrew@codeconstruct.com.au> wrote:
>
> Hi Kyle,
>
> Firstly, are you trying to represent multiple revisions of the hardware
> design in this devicetree? I'm curious due to the 'legacy' labels
> below.
>
In the previous Ventura hardware generation, these pins were
 implemented as a set of direct, native physical GPIO signals. In the V2
 design, we introduced alternative interfaces and routed these paths
through the CPLD to convert them into GPIOs before reaching the
BMC.

We chose to retain the 'legacy' prefix to maintain backward
compatibility with our existing userspace software stack and scripts
that transitioned from the previous Ventura platform. Altering these
labels now would break compatibility with applications that rely on
these specific naming conventions. I will add comments in the DTS to
clarify this context.
> On Fri, 2026-04-24 at 17:30 +0800, Kyle Hsieh wrote:
> > Add linux device tree entry related to the Meta(Facebook) rmc-node.
> > The system use an AT2600 BMC.
> > This node is named "ventura2".
> >
> > Signed-off-by: Kyle Hsieh <kylehsieh1995@gmail.com>
> > ---
> >  arch/arm/boot/dts/aspeed/Makefile                  |    1 +
> >  .../dts/aspeed/aspeed-bmc-facebook-ventura2.dts    | 2925 ++++++++++++=
++++++++
> >  2 files changed, 2926 insertions(+)
> >
> > diff --git a/arch/arm/boot/dts/aspeed/Makefile b/arch/arm/boot/dts/aspe=
ed/Makefile
> > index 9adf9278dc94..6b96997629d4 100644
> > --- a/arch/arm/boot/dts/aspeed/Makefile
> > +++ b/arch/arm/boot/dts/aspeed/Makefile
> > @@ -32,6 +32,7 @@ dtb-$(CONFIG_ARCH_ASPEED) +=3D \
> >       aspeed-bmc-facebook-minipack.dtb \
> >       aspeed-bmc-facebook-santabarbara.dtb \
> >       aspeed-bmc-facebook-tiogapass.dtb \
> > +     aspeed-bmc-facebook-ventura2.dtb \
> >       aspeed-bmc-facebook-wedge40.dtb \
> >       aspeed-bmc-facebook-wedge100.dtb \
> >       aspeed-bmc-facebook-wedge400-data64.dtb \
> > diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-ventura2.dts =
b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-ventura2.dts
> > new file mode 100644
> > index 000000000000..8d4ddb473862
> > --- /dev/null
> > +++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-ventura2.dts
> > @@ -0,0 +1,2925 @@
> > +// SPDX-License-Identifier: GPL-2.0
> > +// Copyright (c) 2023 Facebook Inc.
> > +/dts-v1/;
> > +
> > +#include "aspeed-g6.dtsi"
> > +#include <dt-bindings/i2c/i2c.h>
> > +#include <dt-bindings/gpio/aspeed-gpio.h>
> > +
> > +/ {
> > +     model =3D "Facebook Ventura2 RMC";
> > +     compatible =3D "facebook,ventura2-rmc", "aspeed,ast2600";
> > +     aliases {
> > +             serial2 =3D &uart3;
> > +             serial4 =3D &uart5;
> > +
> > +             /*
> > +              * i2c switch 0-0077, pca9548, 8 child channels assigned
> > +              * with bus number 16-23.
> > +              */
> > +             i2c16 =3D &i2c0mux0ch0;
> > +             i2c17 =3D &i2c0mux0ch1;
> > +             i2c18 =3D &i2c0mux0ch2;
> > +             i2c19 =3D &i2c0mux0ch3;
> > +             i2c20 =3D &i2c0mux0ch4;
> > +             i2c21 =3D &i2c0mux0ch5;
> > +             i2c22 =3D &i2c0mux0ch6;
> > +             i2c23 =3D &i2c0mux0ch7;
> > +
> > +             /*
> > +              * i2c switch 1-0077, pca9548, 8 child channels assigned
> > +              * with bus number 24-31.
> > +              */
> > +             i2c24 =3D &i2c1mux0ch0;
> > +             i2c25 =3D &i2c1mux0ch1;
> > +             i2c26 =3D &i2c1mux0ch2;
> > +             i2c27 =3D &i2c1mux0ch3;
> > +             i2c28 =3D &i2c1mux0ch4;
> > +             i2c29 =3D &i2c1mux0ch5;
> > +             i2c30 =3D &i2c1mux0ch6;
> > +             i2c31 =3D &i2c1mux0ch7;
> > +
> > +             /*
> > +              * i2c switch 4-0077, pca9548, 8 child channels assigned
> > +              * with bus number 32-39.
> > +              */
> > +             i2c32 =3D &i2c4mux0ch0;
> > +             i2c33 =3D &i2c4mux0ch1;
> > +             i2c34 =3D &i2c4mux0ch2;
> > +             i2c35 =3D &i2c4mux0ch3;
> > +             i2c36 =3D &i2c4mux0ch4;
> > +             i2c37 =3D &i2c4mux0ch5;
> > +             i2c38 =3D &i2c4mux0ch6;
> > +             i2c39 =3D &i2c4mux0ch7;
> > +
> > +             /*
> > +              * i2c switch 5-0077, pca9548, 8 child channels assigned
> > +              * with bus number 40-47.
> > +              */
> > +             i2c40 =3D &i2c5mux0ch0;
> > +             i2c41 =3D &i2c5mux0ch1;
> > +             i2c42 =3D &i2c5mux0ch2;
> > +             i2c43 =3D &i2c5mux0ch3;
> > +             i2c44 =3D &i2c5mux0ch4;
> > +             i2c45 =3D &i2c5mux0ch5;
> > +             i2c46 =3D &i2c5mux0ch6;
> > +             i2c47 =3D &i2c5mux0ch7;
> > +
> > +             /*
> > +              * i2c switch 8-0077, pca9548, 8 child channels assigned
> > +              * with bus number 48-55.
> > +              */
> > +             i2c48 =3D &i2c8mux0ch0;
> > +             i2c49 =3D &i2c8mux0ch1;
> > +             i2c50 =3D &i2c8mux0ch2;
> > +             i2c51 =3D &i2c8mux0ch3;
> > +             i2c52 =3D &i2c8mux0ch4;
> > +             i2c53 =3D &i2c8mux0ch5;
> > +             i2c54 =3D &i2c8mux0ch6;
> > +             i2c55 =3D &i2c8mux0ch7;
> > +
> > +             /*
> > +              * i2c switch 11-0077, pca9548, 8 child channels assigned
> > +              * with bus number 56-63.
> > +              */
> > +             i2c56 =3D &i2c11mux0ch0;
> > +             i2c57 =3D &i2c11mux0ch1;
> > +             i2c58 =3D &i2c11mux0ch2;
> > +             i2c59 =3D &i2c11mux0ch3;
> > +             i2c60 =3D &i2c11mux0ch4;
> > +             i2c61 =3D &i2c11mux0ch5;
> > +             i2c62 =3D &i2c11mux0ch6;
> > +             i2c63 =3D &i2c11mux0ch7;
> > +
> > +             /*
> > +              * i2c switch 13-0077, pca9548, 8 child channels assigned
> > +              * with bus number 64-71.
> > +              */
> > +             i2c64 =3D &i2c13mux0ch0;
> > +             i2c65 =3D &i2c13mux0ch1;
> > +             i2c66 =3D &i2c13mux0ch2;
> > +             i2c67 =3D &i2c13mux0ch3;
> > +             i2c68 =3D &i2c13mux0ch4;
> > +             i2c69 =3D &i2c13mux0ch5;
> > +             i2c70 =3D &i2c13mux0ch6;
> > +             i2c71 =3D &i2c13mux0ch7;
> > +
> > +             /*
> > +              * i2c switch 15-0077, pca9548, 8 child channels assigned
> > +              * with bus number 72-79.
> > +              */
> > +             i2c72 =3D &i2c15mux0ch0;
> > +             i2c73 =3D &i2c15mux0ch1;
> > +             i2c74 =3D &i2c15mux0ch2;
> > +             i2c75 =3D &i2c15mux0ch3;
> > +             i2c76 =3D &i2c15mux0ch4;
> > +             i2c77 =3D &i2c15mux0ch5;
> > +             i2c78 =3D &i2c15mux0ch6;
> > +             i2c79 =3D &i2c15mux0ch7;
>
> Can you please add comments justifying why all of these aliases are
> necessary given a number of them are for busses with no devices
> described under them?
These I2C aliases are pre-allocated because these empty channels are
 strictly reserved for future hardware feature expansions, which will
interface with add-on boards. I will add clear comments in the code to
justify their necessity in the next patch.
>
> > +     };
> > +
> > +     chosen {
> > +             stdout-path =3D "serial4:57600n8";
> > +     };
> > +
> > +     fan_leds {
> > +             compatible =3D "gpio-leds";
> > +
> > +             led-0 {
> > +                     label =3D "fcb0fan0_ledd1_blue";
>
> Given the labels are exposed to userspace and is something applications
> likely consume, is the double 'd' in led intentional?
Yes, the double 'd' in "ledd1" is intentional. It aligns with our hardware
 schematic design naming convention, where these specific onboard
indicators are designated as LEDD1, LEDD2, etc.
>
> > +                     default-state =3D "off";
> > +                     gpios =3D <&fan_io_expander0 0 GPIO_ACTIVE_LOW>;
> > +             };
> > +
> > +             led-1 {
> > +                     label =3D "fcb0fan1_ledd2_blue";
> > +                     default-state =3D "off";
> > +                     gpios =3D <&fan_io_expander0 1 GPIO_ACTIVE_LOW>;
> > +             };
> > +
> > +             led-2 {
> > +                     label =3D "fcb0fan2_ledd3_blue";
> > +                     default-state =3D "off";
> > +                     gpios =3D <&fan_io_expander1 0 GPIO_ACTIVE_LOW>;
> > +             };
> > +
> > +             led-3 {
> > +                     label =3D "fcb0fan3_ledd4_blue";
> > +                     default-state =3D "off";
> > +                     gpios =3D <&fan_io_expander1 1 GPIO_ACTIVE_LOW>;
> > +             };
> > +
> > +             led-4 {
> > +                     label =3D "fcb0fan0_ledd1_amber";
> > +                     default-state =3D "off";
> > +                     gpios =3D <&fan_io_expander0 4 GPIO_ACTIVE_LOW>;
> > +             };
> > +
> > +             led-5 {
> > +                     label =3D "fcb0fan1_ledd2_amber";
> > +                     default-state =3D "off";
> > +                     gpios =3D <&fan_io_expander0 5 GPIO_ACTIVE_LOW>;
> > +             };
> > +
> > +             led-6 {
> > +                     label =3D "fcb0fan2_ledd3_amber";
> > +                     default-state =3D "off";
> > +                     gpios =3D <&fan_io_expander1 4 GPIO_ACTIVE_LOW>;
> > +             };
> > +
> > +             led-7 {
> > +                     label =3D "fcb0fan3_ledd4_amber";
> > +                     default-state =3D "off";
> > +                     gpios =3D <&fan_io_expander1 5 GPIO_ACTIVE_LOW>;
> > +             };
> > +     };
> > +
>
> ...
>
> > +
> > +&fmc {
> > +     status =3D "okay";
> > +     flash@0 {
> > +             status =3D "okay";
> > +             m25p,fast-read;
> > +             label =3D "bmc";
> > +             spi-max-frequency =3D <50000000>;
> > +             #include "openbmc-flash-layout-128.dtsi"
> > +     };
> > +     flash@1 {
> > +             status =3D "okay";
> > +             m25p,fast-read;
> > +             label =3D "alt-bmc";
> > +             spi-max-frequency =3D <50000000>;
>
> Perhaps include the alternate flash layout dtsi here?
The `flash@1` (`alt-bmc`) node is intentionally left unpartitioned
 without the layout DTSI.

In our dual-flash design, `flash@1` serves as the secondary/backup
flash chip. Keeping it without sub-partitions allows the kernel and
userspace tools to treat this flash as a single, contiguous raw MTD
device. This is required by our firmware update mechanism, which
flashes a single, full-size composite image directly to the entire
backup flash.

This structure follows the existing upstream pattern established in
`aspeed-bmc-facebook-yosemite5.dts`.
>
> > +     };
> > +};
> > +
> > +&peci0 {
>
> Can you please order the nodes alphabetically. P is not between F and
> G.
I will ensure all nodes are strictly sorted in alphabetical order in
the next version.
>
> > +     status =3D "okay";
> > +};
> > +
> >
>
> ...
>
> > +
> > +&i2c10 {
> > +     status =3D "okay";
> > +
> > +     legacy_prsnt_io_expander0: gpio@11 {
>
> Why 'legacy'?
>
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x11>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <40 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_PRSNT1_N_BUF_R", "TRAY_PRSNT2_N_BUF_R",
> > +                     "TRAY_PRSNT3_N_BUF_R", "TRAY_PRSNT4_N_BUF_R",
> > +                     "TRAY_PRSNT5_N_BUF_R", "TRAY_PRSNT6_N_BUF_R",
> > +                     "TRAY_PRSNT7_N_BUF_R", "TRAY_PRSNT8_N_BUF_R",
> > +                     "TRAY_PRSNT9_N_BUF_R", "TRAY_PRSNT10_N_BUF_R",
> > +                     "TRAY_PRSNT11_N_BUF_R", "TRAY_PRSNT12_N_BUF_R",
> > +                     "TRAY_PRSNT13_N_BUF_R", "TRAY_PRSNT14_N_BUF_R",
> > +                     "TRAY_PRSNT15_N_BUF_R", "TRAY_PRSNT16_N_BUF_R";
> > +     };
> > +
> > +     legacy_prsnt_io_expander1: gpio@12 {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x12>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <40 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_PRSNT17_N_BUF_R", "TRAY_PRSNT18_N_BUF_R",
> > +                     "TRAY_PRSNT19_N_BUF_R", "TRAY_PRSNT20_N_BUF_R",
> > +                     "TRAY_PRSNT21_N_BUF_R", "TRAY_PRSNT22_N_BUF_R",
> > +                     "TRAY_PRSNT23_N_BUF_R", "TRAY_PRSNT24_N_BUF_R",
> > +                     "TRAY_PRSNT25_N_BUF_R", "TRAY_PRSNT26_N_BUF_R",
> > +                     "TRAY_PRSNT27_N_BUF_R", "TRAY_PRSNT28_N_BUF_R",
> > +                     "TRAY_PRSNT29_N_BUF_R", "TRAY_PRSNT30_N_BUF_R",
> > +                     "TRAY_PRSNT31_N_BUF_R", "TRAY_PRSNT32_N_BUF_R";
> > +     };
> > +
> > +     legacy_prsnt_io_expander2: gpio@13 {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x13>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <40 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_PRSNT33_N_BUF_R", "TRAY_PRSNT34_N_BUF_R",
> > +                     "TRAY_PRSNT35_N_BUF_R", "TRAY_PRSNT36_N_BUF_R",
> > +                     "TRAY_PRSNT37_N_BUF_R", "TRAY_PRSNT38_N_BUF_R",
> > +                     "TRAY_PRSNT39_N_BUF_R", "TRAY_PRSNT40_N_BUF_R",
> > +                     "", "",
> > +                     "", "",
> > +                     "", "",
> > +                     "", "";
> > +     };
> > +
> > +     power-monitor@14 {
> > +             compatible =3D "infineon,xdp710";
> > +             reg =3D <0x14>;
> > +     };
> > +
> > +     legacy_pwrgd_io_expander1: gpio@15 {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x15>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <42 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_PWRGD17_N_BUF_R", "TRAY_PWRGD18_N_BUF_R",
> > +                     "TRAY_PWRGD19_N_BUF_R", "TRAY_PWRGD20_N_BUF_R",
> > +                     "TRAY_PWRGD21_N_BUF_R", "TRAY_PWRGD22_N_BUF_R",
> > +                     "TRAY_PWRGD23_N_BUF_R", "TRAY_PWRGD24_N_BUF_R",
> > +                     "TRAY_PWRGD25_N_BUF_R", "TRAY_PWRGD26_N_BUF_R",
> > +                     "TRAY_PWRGD27_N_BUF_R", "TRAY_PWRGD28_N_BUF_R",
> > +                     "TRAY_PWRGD29_N_BUF_R", "TRAY_PWRGD30_N_BUF_R",
> > +                     "TRAY_PWRGD31_N_BUF_R", "TRAY_PWRGD32_N_BUF_R";
> > +     };
> > +
> > +     legacy_pwrgd_io_expander2: gpio@16 {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x16>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <42 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_PWRGD33_N_BUF_R", "TRAY_PWRGD34_N_BUF_R",
> > +                     "TRAY_PWRGD35_N_BUF_R", "TRAY_PWRGD36_N_BUF_R",
> > +                     "TRAY_PWRGD37_N_BUF_R", "TRAY_PWRGD38_N_BUF_R",
> > +                     "TRAY_PWRGD39_N_BUF_R", "TRAY_PWRGD40_N_BUF_R",
> > +                     "", "",
> > +                     "", "",
> > +                     "", "",
> > +                     "", "";
> > +     };
> > +
> > +     legacy_leak_io_expander0: gpio@17 {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x17>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <46 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_LEAK_DETECT1_N_BUF_R", "TRAY_LEAK_DETECT2_N=
_BUF_R",
> > +                     "TRAY_LEAK_DETECT3_N_BUF_R", "TRAY_LEAK_DETECT4_N=
_BUF_R",
> > +                     "TRAY_LEAK_DETECT5_N_BUF_R", "TRAY_LEAK_DETECT6_N=
_BUF_R",
> > +                     "TRAY_LEAK_DETECT7_N_BUF_R", "TRAY_LEAK_DETECT8_N=
_BUF_R",
> > +                     "TRAY_LEAK_DETECT9_N_BUF_R", "TRAY_LEAK_DETECT10_=
N_BUF_R",
> > +                     "TRAY_LEAK_DETECT11_N_BUF_R", "TRAY_LEAK_DETECT12=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT13_N_BUF_R", "TRAY_LEAK_DETECT14=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT15_N_BUF_R", "TRAY_LEAK_DETECT16=
_N_BUF_R";
> > +     };
> > +
> > +     legacy_leak_io_expander1: gpio@18 {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x18>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <46 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_LEAK_DETECT17_N_BUF_R", "TRAY_LEAK_DETECT18=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT19_N_BUF_R", "TRAY_LEAK_DETECT20=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT21_N_BUF_R", "TRAY_LEAK_DETECT22=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT23_N_BUF_R", "TRAY_LEAK_DETECT24=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT25_N_BUF_R", "TRAY_LEAK_DETECT26=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT27_N_BUF_R", "TRAY_LEAK_DETECT28=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT29_N_BUF_R", "TRAY_LEAK_DETECT30=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT31_N_BUF_R", "TRAY_LEAK_DETECT32=
_N_BUF_R";
> > +     };
> > +
> > +     legacy_leak_io_expander2: gpio@19 {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x19>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <46 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_LEAK_DETECT33_N_BUF_R", "TRAY_LEAK_DETECT34=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT35_N_BUF_R", "TRAY_LEAK_DETECT36=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT37_N_BUF_R", "TRAY_LEAK_DETECT38=
_N_BUF_R",
> > +                     "TRAY_LEAK_DETECT39_N_BUF_R", "TRAY_LEAK_DETECT40=
_N_BUF_R",
> > +                     "", "",
> > +                     "", "",
> > +                     "", "",
> > +                     "", "";
> > +     };
> > +
> > +     legacy_small_leak_io_expander0: gpio@1a {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x1a>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <44 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_SMALL_LEAK1_N_BUF_R", "TRAY_SMALL_LEAK2_N_B=
UF_R",
> > +                     "TRAY_SMALL_LEAK3_N_BUF_R", "TRAY_SMALL_LEAK4_N_B=
UF_R",
> > +                     "TRAY_SMALL_LEAK5_N_BUF_R", "TRAY_SMALL_LEAK6_N_B=
UF_R",
> > +                     "TRAY_SMALL_LEAK7_N_BUF_R", "TRAY_SMALL_LEAK8_N_B=
UF_R",
> > +                     "TRAY_SMALL_LEAK9_N_BUF_R", "TRAY_SMALL_LEAK10_N_=
BUF_R",
> > +                     "TRAY_SMALL_LEAK11_N_BUF_R", "TRAY_SMALL_LEAK12_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK13_N_BUF_R", "TRAY_SMALL_LEAK14_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK15_N_BUF_R", "TRAY_SMALL_LEAK16_N=
_BUF_R";
> > +     };
> > +
> > +     legacy_small_leak_io_expander1: gpio@1b {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x1b>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <44 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_SMALL_LEAK17_N_BUF_R", "TRAY_SMALL_LEAK18_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK19_N_BUF_R", "TRAY_SMALL_LEAK20_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK21_N_BUF_R", "TRAY_SMALL_LEAK22_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK23_N_BUF_R", "TRAY_SMALL_LEAK24_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK25_N_BUF_R", "TRAY_SMALL_LEAK26_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK27_N_BUF_R", "TRAY_SMALL_LEAK28_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK29_N_BUF_R", "TRAY_SMALL_LEAK30_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK31_N_BUF_R", "TRAY_SMALL_LEAK32_N=
_BUF_R";
> > +     };
> > +
> > +     legacy_small_leak_io_expander2: gpio@1c {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x1c>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <44 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_SMALL_LEAK33_N_BUF_R", "TRAY_SMALL_LEAK34_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK35_N_BUF_R", "TRAY_SMALL_LEAK36_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK37_N_BUF_R", "TRAY_SMALL_LEAK38_N=
_BUF_R",
> > +                     "TRAY_SMALL_LEAK39_N_BUF_R", "TRAY_SMALL_LEAK40_N=
_BUF_R",
> > +                     "", "",
> > +                     "", "",
> > +                     "", "",
> > +                     "", "";
> > +     };
> > +
> > +     legacy_pwrgd_io_expander0: gpio@28 {
> > +             compatible =3D "nxp,pca9555";
> > +             reg =3D <0x28>;
> > +             gpio-controller;
> > +             #gpio-cells =3D <2>;
> > +             interrupt-parent =3D <&sgpiom0>;
> > +             interrupts =3D <42 IRQ_TYPE_LEVEL_LOW>;
> > +
> > +             gpio-line-names =3D
> > +                     "TRAY_PWRGD1_N_BUF_R", "TRAY_PWRGD2_N_BUF_R",
> > +                     "TRAY_PWRGD3_N_BUF_R", "TRAY_PWRGD4_N_BUF_R",
> > +                     "TRAY_PWRGD5_N_BUF_R", "TRAY_PWRGD6_N_BUF_R",
> > +                     "TRAY_PWRGD7_N_BUF_R", "TRAY_PWRGD8_N_BUF_R",
> > +                     "TRAY_PWRGD9_N_BUF_R", "TRAY_PWRGD10_N_BUF_R",
> > +                     "TRAY_PWRGD11_N_BUF_R", "TRAY_PWRGD12_N_BUF_R",
> > +                     "TRAY_PWRGD13_N_BUF_R", "TRAY_PWRGD14_N_BUF_R",
> > +                     "TRAY_PWRGD15_N_BUF_R", "TRAY_PWRGD16_N_BUF_R";
> > +     };
> > +
>
> ...
>
> > +
> > +&mdio0 {
> > +     status =3D "okay";
> > +};
> > +
> > +&peci0 {
> > +     status =3D "okay";
> > +};
>
> Ah, so the earlier peci node is redundant. Can you please remove it?
Got it. I will remove the redundant peci0 node and ensure all nodes
 are strictly sorted in alphabetical order in the next version.
>
> Andrew

