<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_6CAB02E0-C146-4F8A-9C0B-45845806AA83"><title>Memory Signals and Power Plane Routing</title><body><section id="SECTION_4958ADE2-E981-4EED-8E16-6FE17E6531A7"><p>It is recommended that DQ/ CLK/ DQS/ WCK/ CA signals are routed in inner layers, or the microstrip breakout trace length is required to be minimized as table below. An isolation ground guard ring is recommended on the surface layer between memory power plane and memory breakout signal routing. 
</p><table id="TABLE_4958ADE2-E981-4EED-8E16-6FE17E6531A7_1"><title>Memory Signals Microstrip Trace BO Length Requirement</title><tgroup cols="2"><thead><row><entry>Signal Types</entry><entry>Total Microstrip Breakout Length (mm)</entry></row></thead><tbody><row><entry><p>DQ</p></entry><entry><p>&lt;= 6.5</p></entry></row><row><entry><p>CLK, WCK, DQS, CA</p></entry><entry><p>&lt;= 9</p></entry></row></tbody></tgroup></table><p>* BI microstrip length should be â‰¤ 1.5 mm based on system dependency. </p><p>It is recommended to embed memory power planes in inner PCB layers. If embedding memory power plane is not possible, please consider the following design guide: 

When exposed memory power planes (VDD2/VDDQ) are referenced to solid GND, and memory data rate falls into Wi-Fi 2.4 GHz/ 5 GHz/ 6 GHz and WWAN radio bands, exposed memory power planes can radiate narrowband RFI noise at data rate frequency. </p><ul><li><p>It is recommended to add platform RF capacitors to mitigate power plane noise (refer to exposed memory Power plane RF capacitors decoupling below). </p></li><li><p>It is recommended to shield exposed memory power planes or add absorber. </p></li><li><p>If data rate does not fall into radio bands, the platform RF capacitors guideline can be optional. </p></li></ul><p>When exposed memory power planes are referenced to memory signals, exposed memory power planes can radiate both narrowband and broadband RFI noise. </p><ul><li><p>It is required to add platform RF capacitors to mitigate power plane noise (refer to exposed memory power plane RF Capacitor placement as below). </p></li><li><p>It is required to shield exposed memory power planes or add absorber. </p></li><li><p>Highly recommend to avoid surface memory power plane reference to memory signal, instead, surface memory power planes shall be referenced to solid GND plane in adjacent layer. </p></li></ul><fig id="FIG_rfi_suppression_guidelines_on_memory_signal_and_power_plane_exposure_1"><title>RFI Suppression Guidelines on Memory Signal and Power Plane Exposure</title><image href="FIG_rfi suppression guidelines on memory signal and power plane exposure_1.png" scalefit="yes" id="IMG_rfi_suppression_guidelines_on_memory_signal_and_power_plane_exposure_1_png" /></fig><fig id="FIG_exposed_memory_power_plane_rf_decoupling_capacitors_1"><title>Exposed Memory Power Plane RF Decoupling Capacitors</title><image href="FIG_exposed memory power plane rf decoupling capacitors_1.png" scalefit="yes" id="IMG_exposed_memory_power_plane_rf_decoupling_capacitors_1_png" /></fig><p>Memory power plane could be shared or separated based on design configuration. </p><p>RF decoupling capacitors are paired in groups. </p><ul><li><p>0402 12 pF and 0402 2.2 pF </p></li><li><p>0201 15 pF and 0201 3.0 pF </p></li></ul><p>RF decoupling capacitors pairs placement.</p><ul><li><p>&lt; 4 mm proximity from CPU and memory devices </p></li><li><p>Pair-to-pair distance &lt; 12 mm. </p></li><li><p>Evenly distributed. </p></li></ul></section></body></topic>