Vivado Simulator 2018.3
Time resolution is 1 ps
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance pattern_test.pattern.syncgen.pckgen.MMCME2_BASE_inst 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 103559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 104492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 104692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 105425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 106359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 106559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 106559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 107292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 108225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 108425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 109159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 109810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 109877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 110092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 110292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 110292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 110810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 110877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 110943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 111025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 111416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 111483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 111677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 111877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 111943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 111959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 112010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 112159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 112483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 112549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 112743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 112892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 112943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 113010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 113077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 113549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 113616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 113810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 113825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 114010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 114025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 114025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 114077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 114143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 114616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 114683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 114759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 114877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 115077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 115143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 115210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 115683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 115692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 115749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 115892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 115943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 116143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 116210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 116216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 116277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 116625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 116749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 116816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 117010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 117210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 117559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 117759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 117759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 117816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 117883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 118077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 118283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 118492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 118616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 118816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 118883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 118949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDSE.v" Line 152: Timing violation in scope /pattern_test/pattern/syncgen/VGA_HS_reg/TChk152_1816 at time 118961 ps $setuphold (posedge C,posedge CE,(0:0:0),(0:0:0),notifier,ce_clk_enable_p,ce_clk_enable_p,C_dly,CE_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 119149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 119349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 119425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 119625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 119683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 119883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 119949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 120016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 120216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 120359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 120416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 120749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 120949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 121016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 121083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 121283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 121292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 121483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 121492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 121492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 121816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 122016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 122083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 122149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 122225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 122349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 122549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 122883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 123083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 123149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 123159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 123216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 123359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 123416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 123616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 123949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 124092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 124149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 124216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 124283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 124483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 124683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 124743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 124810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 124816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 125016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 125025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 125216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 125225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 125225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 125283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 125349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 125549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 125743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 125749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 125810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 125877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 125959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 126083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 126283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 126610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 126616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 126810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 126816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 126877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 126892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 126943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 127092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 127149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 127349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 127677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 127683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 127825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 127877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 127883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 127943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 128010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 128216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 128416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 128743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 128749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 128759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 128943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 128949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 128959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 128959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 129010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 129077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 129283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 129483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 129692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 129810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 129816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 130010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 130016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 130077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 130143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 130349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 130549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 130625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 130825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 130877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 130883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 131077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 131083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 131143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 131149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 131210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 131416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 131559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 131616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 131943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 131949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 132143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 132149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 132149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 132483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 132492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 132683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 132692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 132692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 133010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 133016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 133425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 134359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 134559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 135292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 136225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 136425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 136425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 137159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 138092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 138292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 139025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 139677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 139743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 139959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 140159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 140159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 140677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 140743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 140810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 140892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 141283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 141349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 141543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 141743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 141810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 141825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 141877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 142025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 142349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 142416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 142610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 142759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 142810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 142877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 142943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 143416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 143483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 143677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 143692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 143877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 143892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 143892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 143943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 144010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 144483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 144549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 144625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 144743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 144943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 145010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 145077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 145549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 145559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 145616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 145759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 145810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 146010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 146077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 146083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 146143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 146492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 146616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 146683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 146877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 147077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 147425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 147625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 147625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 147683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 147749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 147943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 148149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 148359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 148483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 148683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 148749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 148816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 149016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 149216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 149292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 149492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 149549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 149749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 149816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 149883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 150083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 150225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 150283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 150616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 150816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 150883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 150949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 151149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 151159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 151349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 151359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 151359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 151683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 151883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 151949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 152016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 152092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 152216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 152416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 152749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 152949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 153016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 153025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 153083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 153225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 153283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 153483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 153816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 153959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 154016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 154083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 154149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 154349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 154549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 154610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 154677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 154683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 154883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 154892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 155083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 155092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 155092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 155149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 155216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 155416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 155610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 155616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 155677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 155743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 155825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 155949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 156149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 156477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 156483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 156677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 156683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 156743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 156759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 156810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 156959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 157016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 157216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 157543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 157549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 157692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 157743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 157749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 157810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 157877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 158083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 158283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 158610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 158616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 158625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 158810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 158816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 158825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 158825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 158877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 158943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 159149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 159349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 159557 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 159559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 159560 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 159677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 159683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 159877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 159883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 159943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 160010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 160216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 160416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 160492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 160692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 160743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 160749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 160943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 160949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 161010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 161016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 161077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 161283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 161425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 161483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 161810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 161816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 162010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 162016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 162016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 162349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 162359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 162549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 162559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 162559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 162877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 162883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 163291 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 163292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 164225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 164425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 165159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 166092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 166292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 166292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 167025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 167959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 168159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 168892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 169543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 169610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 169825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 170025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 170025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 170543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 170610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 170677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 170759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 171149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 171216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 171410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 171610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 171677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 171692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 171743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 171892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 172216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 172283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 172477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 172625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 172677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 172743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 172810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 173283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 173349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 173543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 173559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 173743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 173759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 173759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 173810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 173877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 174349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 174416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 174492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 174610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 174810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 174877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 174943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 175416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 175425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 175483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 175625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 175677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 175877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 175943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 175949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 176010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 176359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 176483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 176549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 176743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 176943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 177292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 177492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 177492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 177549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 177616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 177810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 178016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 178225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 178349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 178549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 178616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 178683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 178883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 179083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 179159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 179359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 179416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 179616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 179683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 179749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 179949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 180092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 180149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 180483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 180683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 180749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 180816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 181016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 181025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 181216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 181225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 181225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 181549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 181749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 181816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 181883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 181959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 182083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 182283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 182616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 182816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 182883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 182892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 182949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 183092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 183149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 183349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 183683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 183825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 183883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 183949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 184016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 184216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 184416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 184477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 184543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 184549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 184749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 184759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 184949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 184959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 184959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 185016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 185083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 185283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 185477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 185483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 185543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 185610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 185692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 185816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 186016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 186343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 186349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 186543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 186549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 186610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 186625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 186677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 186825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 186883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 187083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 187410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 187416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 187559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 187610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 187616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 187677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 187743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 187949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 188149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 188477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 188483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 188492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 188677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 188683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 188692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 188692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 188743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 188810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 189016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 189216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 189424 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 189425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 189427 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 189543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk153_635 at time 189548 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 189549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk150_632 at time 189551 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 189743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 189749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 189810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 189877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 190083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 190283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 190359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 190559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 190610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 190616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 190810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 190816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 190877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 190883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 190943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 191149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 191292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 191349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 191677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 191683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 191877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 191883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 191883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 192216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 192225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 192416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 192425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 192425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 192627 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 192743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 192749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 193159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 194092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 194292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 195025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 195959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 196159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 196159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 196892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 197825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 198025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 198759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 199410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 199477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 199692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 199892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 199892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 200410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 200477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 200543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 200625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 201016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 201083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 201277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 201477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 201543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 201559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 201610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 201759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 202083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 202149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 202343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 202492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 202543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 202610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 202677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 203149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 203216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 203410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 203425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 203610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 203625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 203625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 203677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 203743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 204216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 204283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 204359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 204477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 204677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 204743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 204810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 205283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 205292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 205349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 205492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 205543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 205743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 205810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 205816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 205877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 206225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 206349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 206416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 206610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 206810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 207159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 207359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 207359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 207416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 207483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 207677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 207883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 208092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 208216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 208416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 208483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 208549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 208749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 208949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 209025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 209225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 209283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 209483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 209549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 209616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 209816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 209959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 210016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 210349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 210549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 210616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 210683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 210883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 210892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 211083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 211092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 211092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 211416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 211616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 211683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 211749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 211825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 211949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 212149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 212483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 212683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 212749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 212759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 212816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 212959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 213016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 213216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 213549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 213692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 213749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 213816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 213883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 214083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 214283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 214343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 214410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 214416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 214616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 214625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 214816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 214825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 214825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 214883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 214949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 215149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 215293 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 215343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 215349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 215410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 215477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 215559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 215683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 215883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 216210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 216216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 216410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 216416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 216477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 216492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 216543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 216692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 216749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 216949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 217277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 217283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 217425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 217477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 217483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 217543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 217610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 217816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 218016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 218343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 218349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 218359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 218543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 218549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 218559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 218559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 218610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 218677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 218883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 219083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 219292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 219410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 219416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 219610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 219616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 219677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 219743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 219949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 220149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 220225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 220425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 220477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 220483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 220677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 220683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 220743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 220749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 220810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 221016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 221159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 221216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 221543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 221549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 221743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 221749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 221749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 222083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 222092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 222283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 222292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 222292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 222610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 222616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 223025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 223959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 224159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 224892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 225825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 226025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 226025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 226759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 227692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 227892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 228625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 229277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 229343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 229559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 229759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 229759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 230277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 230343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 230410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 230492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 230883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 230949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 231143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 231343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 231410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 231425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 231477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 231625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 231949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 232016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 232210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 232359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 232410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 232477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 232543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 233016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 233083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 233277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 233292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 233477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 233492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 233492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 233543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 233610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 234083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 234149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 234225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 234343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 234543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 234610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 234677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 235149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 235159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 235216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 235359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 235410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 235610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 235677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 235683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 235743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 236092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 236216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 236283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 236477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 236677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 237025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 237225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 237225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 237283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 237349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 237543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 237749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 237959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 238083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 238283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 238349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 238416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 238616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 238816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 238892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 239092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 239149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 239349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 239416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 239483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 239683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 239825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 239883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 240216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 240416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 240483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 240549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 240749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 240759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 240949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 240959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 240959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 241283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 241483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 241549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 241616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 241692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 241816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 242016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 242349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 242549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 242616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 242625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 242683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 242825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 242883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 243083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 243416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 243559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 243616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 243683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 243749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 243949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 244149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 244210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 244277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 244283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 244483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 244492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 244683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 244692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 244692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 244749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 244816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 245016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 245210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 245216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 245277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 245343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 245425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 245549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 245749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 246077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 246083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 246277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 246283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 246343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 246359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 246410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 246559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 246616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 246816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 247143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 247149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 247292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 247343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 247349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 247410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 247477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 247683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 247883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 248210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 248216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 248225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 248410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 248416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 248425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 248425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 248477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 248543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 248749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 248949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 249159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 249277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk153_635 at time 249281 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 249283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 249284 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 249477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 249483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 249543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 249610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 249816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 250016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 250092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 250292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 250343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 250349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 250543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 250549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 250610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 250616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 250677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 250883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 251025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 251083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 251410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 251416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 251610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 251616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 251616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 251949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 251959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 252149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 252159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 252159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 252477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 252483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 252892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 253825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 254025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 254759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 255692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 255892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 255892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 256625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 257559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 257759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 258492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 259143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 259210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 259425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 259625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 259625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 260143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 260210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 260277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 260359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 260749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 260816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 261010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 261210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 261277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 261292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 261343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 261492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 261816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 261883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 262077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 262225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 262277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 262343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 262410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 262883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 262949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 263143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 263159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 263343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 263359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 263359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 263410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 263477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 263949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 264016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 264092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 264210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 264410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 264477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 264543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 265016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 265025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 265083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 265225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 265277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 265477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 265543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 265549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 265610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 265959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 266083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 266149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 266343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 266543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 266892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 267092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 267092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 267149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 267216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 267410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 267616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 267825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 267949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 268149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 268216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 268283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 268483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 268683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 268759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 268959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 269016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 269216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 269283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 269349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 269549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 269692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 269749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 270083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 270283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 270349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 270416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 270616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 270625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 270816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 270825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 270825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 271149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 271349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 271416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 271483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 271559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 271683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 271883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 272216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 272416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 272483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 272492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 272549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 272692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 272749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 272949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 273283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 273425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 273483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 273549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 273616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 273816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 274016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 274077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 274143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 274149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 274349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 274359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 274549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 274559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 274559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 274616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 274683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 274883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 275077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 275083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 275143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 275210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 275292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 275416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 275616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 275943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 275949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 276143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 276149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 276210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 276225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 276277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 276425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 276483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 276683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 277010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 277016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 277159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 277210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 277216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 277277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 277343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 277549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 277749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 278077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 278083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 278092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 278277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 278283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 278292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 278292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 278343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 278410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 278616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 278816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 279025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 279143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk153_635 at time 279148 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 279149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 279151 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 279343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 279349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 279410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 279477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 279683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 279883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 279959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 280159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 280210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 280216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 280410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 280416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 280477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 280483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 280543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 280749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 280892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 280949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 281277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 281283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 281477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 281483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 281483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 281816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 281825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 282016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 282025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 282025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 282343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 282349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 282757 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 282759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 283692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 283892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 284625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 285559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 285759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 285759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 286492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 287425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 287625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 288359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 289010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 289077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 289292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 289492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 289492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 290010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 290077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 290143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 290225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 290616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 290683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 290877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 291077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 291143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 291159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 291210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 291359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 291683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 291749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 291943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 292092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 292143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 292210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 292277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 292749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 292816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 293010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 293025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 293210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 293225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 293225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 293277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 293343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 293816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 293883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 293959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 294077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 294277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 294343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 294410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 294883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 294892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 294949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 295092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 295143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 295343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 295410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 295416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 295477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 295825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 295949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 296016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 296210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 296410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 296759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 296959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 296959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 297016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 297083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 297277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 297483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 297692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 297816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 298016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 298083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 298149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 298349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 298549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 298625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 298825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 298883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 299083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 299149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 299216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 299416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 299559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 299616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 299949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 300149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 300216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 300283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 300483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 300492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 300683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 300692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 300692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 301016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 301216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 301283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 301349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 301425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 301549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 301749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 302083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 302283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 302349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 302359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 302416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 302559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 302616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 302816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 303149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 303292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 303349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 303416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 303483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 303683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 303883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 303943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 304010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 304016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 304216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 304225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 304416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 304425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 304425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 304483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 304549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 304749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 304943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 304949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 305010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 305077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 305159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 305283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 305483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 305810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 305816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 306010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 306016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 306077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 306092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 306143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 306292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 306349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 306549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 306877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 306883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 307025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 307077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 307083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 307143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 307210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 307416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 307616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 307943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 307949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 307959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 308143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 308149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 308159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 308159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 308210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 308277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 308483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 308683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 308891 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 308892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 308893 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 309010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk153_635 at time 309015 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 309016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk150_632 at time 309017 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 309210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 309216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 309277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 309343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 309549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 309749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 309825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 310025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 310077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 310083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 310277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 310283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 310343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 310349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 310410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 310616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 310759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 310816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 311143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 311149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 311343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 311349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 311349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 311683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 311692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 311883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 311892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 311892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 312093 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 312210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 312216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 312625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 313559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 313759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 314492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 315425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 315625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 315625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 316359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 317292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 317492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 318225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 318877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 318943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 319159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 319359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 319359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 319877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 319943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 320010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 320092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 320483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 320549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 320743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 320943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 321010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 321025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 321077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 321225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 321549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 321616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 321810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 321959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 322010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 322077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 322143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 322616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 322683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 322877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 322892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 323077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 323092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 323092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 323143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 323210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 323683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 323749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 323825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 323943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 324143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 324210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 324277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 324749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 324759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 324816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 324959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 325010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 325210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 325277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 325283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 325343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 325692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 325816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 325883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 326077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 326277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 326625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 326825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 326825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 326883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 326949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 327143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 327349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 327559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 327683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 327883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 327949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 328016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 328216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 328416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 328492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 328692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 328749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 328949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 329016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 329083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 329283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 329425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 329483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 329816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 330016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 330083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 330149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 330349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 330359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 330549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 330559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 330559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 330883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 331083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 331149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 331216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 331292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 331416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 331616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 331949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 332149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 332216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 332225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 332283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 332425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 332483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 332683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 333016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 333159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 333216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 333283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 333349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 333549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 333749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 333810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 333877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 333883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 334083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 334092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 334283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 334292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 334292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 334349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 334416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 334616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 334760 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 334810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 334816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 334877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 334943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 335025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 335149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 335349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 335677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 335683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 335877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 335883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 335943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 335959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 336010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 336159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 336216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 336416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 336743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 336749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 336892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 336943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 336949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 337010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 337077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 337283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 337483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 337810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 337816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 337825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 338010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 338016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 338025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 338025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 338077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 338143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 338349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 338549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 338759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 338877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 338883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 339077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 339083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 339143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 339210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 339416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 339616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 339692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 339892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 339943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 339949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 340143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 340149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 340210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 340216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 340277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 340483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 340625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 340683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 341010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 341016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 341210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 341216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 341216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 341549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 341559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 341749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 341759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 341759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 341960 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 342077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 342083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 342492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 343425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 343625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 344359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 345292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 345492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 345492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 346225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 347159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 347359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 348092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 348743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 348810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 349025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 349225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 349225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 349743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 349810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 349877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 349959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 350349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 350416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 350610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 350810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 350877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 350892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 350943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 351092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 351416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 351483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 351677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 351825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 351877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 351943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 352010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 352483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 352549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 352743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 352759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 352943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 352959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 352959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 353010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 353077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 353549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 353616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 353692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 353810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 354010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 354077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 354143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 354616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 354625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 354683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 354825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 354877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 355077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 355143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 355149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 355210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 355559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 355683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 355749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 355943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 356143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 356492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 356692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 356692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 356749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 356816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 357010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 357216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 357425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 357549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 357749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 357816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 357883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 358083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 358283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 358359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 358559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 358616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 358816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 358883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 358949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 359149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 359292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 359349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 359683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 359883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 359949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 360016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 360216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 360225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 360416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 360425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 360425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 360749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 360949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 361016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 361083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 361159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 361283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 361483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 361816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 362016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 362083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 362092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 362149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 362292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 362349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 362549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 362883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 363025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 363083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 363149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 363216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 363416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 363616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 363677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 363743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 363749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 363949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 363959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 364149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 364159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 364159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 364216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 364283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 364483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 364677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 364683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 364743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 364810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 364892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 365016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 365216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 365543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 365549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 365743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 365749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 365810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 365825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 365877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 366025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 366083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 366283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 366610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 366616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 366759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 366810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 366816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 366877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 366943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 367149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 367349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 367677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 367683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 367692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 367877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 367883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 367892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 367892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 367943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 368010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 368216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 368416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 368625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 368743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 368749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 368943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 368949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 369010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 369077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 369283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 369483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 369559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 369759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 369810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 369816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 370010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 370016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 370077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 370083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 370143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 370349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 370492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 370549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 370877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 370883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 371077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 371083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 371083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 371416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 371425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 371616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 371625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 371625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 371943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 371949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 372359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 373292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 373492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 374225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 375159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 375359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 375359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 376092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 377025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 377225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 377959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 378610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 378677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 378892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 379092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 379092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 379610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 379677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 379743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 379825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 380216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 380283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 380477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 380677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 380743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 380759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 380810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 380959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 381283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 381349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 381543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 381692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 381743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 381810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 381877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 382349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 382416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 382610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 382625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 382810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 382825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 382825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 382877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 382943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 383416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 383483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 383559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 383677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 383877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 383943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 384010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 384483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 384492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 384549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 384692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 384743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 384943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 385010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 385016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 385077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 385425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 385549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 385616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 385810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 386010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 386359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 386559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 386559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 386616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 386683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 386877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 387083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 387292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 387416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 387616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 387683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 387749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 387949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 388149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 388225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 388425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 388483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 388683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 388749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 388816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 389016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 389159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 389216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 389549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 389749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 389816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 389883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 390083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 390092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 390283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 390292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 390292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 390616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 390816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 390883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 390949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 391025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 391149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 391349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 391683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 391883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 391949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 391959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 392016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 392159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 392216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 392416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 392749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 392892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 392949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 393016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 393083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 393283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 393483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 393543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 393610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 393616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 393816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 393825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 394016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 394025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 394025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 394083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 394149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 394349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 394543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 394549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 394610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 394677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 394759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 394883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 395083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 395410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 395416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 395610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 395616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 395677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 395692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 395743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 395892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 395949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 396149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 396477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 396483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 396625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 396677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 396683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 396743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 396810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 397016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 397216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 397543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 397549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 397559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 397743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 397749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 397759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 397759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 397810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 397877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 398083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 398283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 398492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 398610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 398616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 398810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 398816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 398877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 398943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 399149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 399349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 399425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 399625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 399677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 399683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 399877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 399883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 399943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 399949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 400010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 400216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 400359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 400416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 400743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 400749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 400943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 400949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 400949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 401283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 401292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 401483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 401492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 401492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 401810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 401816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 402224 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 402225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk153_635 at time 402348 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 403159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 403359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 404092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 405025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 405225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 405225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 405959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 406892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 407092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 407825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 408477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 408543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 408759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 408959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 408959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 409477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 409543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 409610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 409692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 410083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 410149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 410343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 410543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 410610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 410625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 410677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 410825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 411149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 411216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 411410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 411559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 411610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 411677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 411743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 412216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 412283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 412477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 412492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 412677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 412692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 412692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 412743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 412810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 413283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 413349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 413425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 413543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 413743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 413810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 413877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 414349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 414359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 414416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 414559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 414610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 414810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 414877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 414883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 414943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 415292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 415416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 415483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 415677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 415877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 416225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 416425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 416425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 416483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 416549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 416743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 416949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 417159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 417283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 417483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 417549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 417616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 417816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 418016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 418092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 418292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 418349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 418549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 418616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 418683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 418883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 419025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 419083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 419416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 419616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 419683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 419749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 419949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 419959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 420149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 420159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 420159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 420483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 420683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 420749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 420816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 420892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 421016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 421216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 421549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 421749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 421816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 421825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 421883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 422025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 422083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 422283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 422616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 422759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 422816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 422883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 422949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 423149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 423349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 423410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 423477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 423483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 423683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 423692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 423883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 423892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 423892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 423949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 424016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 424216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 424410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 424416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 424477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 424543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 424625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 424749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 424949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 425277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 425283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 425477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 425483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 425543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 425559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 425610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 425759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 425816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 426016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 426343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 426349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 426492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 426543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 426549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 426610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 426677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 426883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 427083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 427410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 427416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 427425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 427610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 427616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 427625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 427625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 427677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 427743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 427949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 428149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 428357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 428359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 428360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 428477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 428483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 428677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 428683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 428743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 428810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 429016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 429216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 429292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 429492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 429543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 429549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 429743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 429749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 429810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 429816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 429877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 430083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 430225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 430283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 430610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 430616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 430810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 430816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 430816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 431149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 431159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 431349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 431359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 431359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 431677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 431683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 432091 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 432092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk150_632 at time 432215 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[9]/TChk150_632 at time 432215 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 433025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 433225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 433959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 434892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 435092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 435092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 435825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 436759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 436959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 437692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 438343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 438410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 438625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 438825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 438825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 439343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 439410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 439477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 439559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 439949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 440016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 440210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 440410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 440477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 440492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 440543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 440692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 441016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 441083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 441277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 441425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 441477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 441543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 441610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 442083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 442149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 442343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 442359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 442543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 442559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 442559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 442610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 442677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 443149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 443216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 443292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 443410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 443610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 443677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 443743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 444216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 444225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 444283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 444425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 444477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 444677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 444743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 444749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 444810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 445159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 445283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 445349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 445543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 445743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 446092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 446292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 446292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 446349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 446416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 446610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 446816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 447025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 447149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 447349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 447416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 447483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 447683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 447883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 447959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 448159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 448216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 448416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 448483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 448549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 448749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 448892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 448949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 449283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 449483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 449549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 449616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 449816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 449825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 450016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 450025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 450025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 450349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 450549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 450616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 450683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 450759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 450883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 451083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 451416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 451616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 451683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 451692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 451749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 451892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 451949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 452149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 452483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 452625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 452683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 452749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 452816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 453016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 453216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 453277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 453343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 453349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 453549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 453559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 453749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 453759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 453759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 453816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 453883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 454083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 454227 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 454277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 454283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 454343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 454410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 454492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 454616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 454816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 455143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 455149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 455343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 455349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 455410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 455425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 455477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 455625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 455683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 455883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 456210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 456216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 456359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 456410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 456416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 456477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 456543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 456749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 456949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 457277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 457283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 457292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 457477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 457483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 457492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 457492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 457543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 457610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 457816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 458016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 458225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 458343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 458349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 458543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 458549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 458610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 458677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 458883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 459083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 459159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 459359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 459410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 459416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 459610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 459616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 459677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 459683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 459743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 459949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 460092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 460149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 460477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 460483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 460677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 460683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 460683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 461016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 461025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 461216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 461225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 461225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 461427 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 461543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 461549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 461551 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 461959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 462892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 463092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 463825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 464759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 464959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 464959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 465692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 466625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 466825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 467559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 468210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 468277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 468492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 468692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 468692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 469210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 469277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 469343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 469425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 469816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 469883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 470077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 470277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 470343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 470359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 470410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 470559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 470883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 470949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 471143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 471292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 471343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 471410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 471477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 471949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 472016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 472210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 472225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 472410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 472425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 472425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 472477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 472543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 473016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 473083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 473159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 473277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 473477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 473543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 473610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 474083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 474092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 474149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 474292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 474343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 474543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 474610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 474616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 474677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 475025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 475149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 475216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 475410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 475610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 475959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 476159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 476159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 476216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 476283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 476477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 476683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 476892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 477016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 477216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 477283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 477349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 477549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 477749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 477825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 478025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 478083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 478283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 478349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 478416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 478616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 478759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 478816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 479149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 479349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 479416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 479483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 479683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 479692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 479883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 479892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 479892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 480216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 480416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 480483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 480549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 480625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 480749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 480949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 481283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 481483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 481549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 481559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 481616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 481759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 481816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 482016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 482349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 482492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 482549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 482616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 482683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 482883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 483083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 483143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 483210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 483216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 483416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 483425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 483616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 483625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 483625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 483683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 483749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 483949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 484093 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 484143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 484149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 484210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk150_632 at time 484217 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 484277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 484359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 484483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 484683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 485010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 485016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 485210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 485216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 485277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 485292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 485343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 485492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 485549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 485749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 486077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 486083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 486225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 486277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 486283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 486343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 486410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 486616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 486816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 487143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 487149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 487159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 487343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 487349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 487359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 487359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 487410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 487477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 487683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 487883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 488092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 488210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 488216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 488410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 488416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 488477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 488543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 488749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 488949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 489025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 489225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 489277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 489283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 489477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 489483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 489543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 489549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 489610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 489816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 489959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 490016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 490343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 490349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 490543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 490549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 490549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 490883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 490892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 491083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 491092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 491092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 491410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 491416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 491417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 491825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 491948 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 492759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 492959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 493692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 494625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 494825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 494825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 495559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 496492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 496692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 497425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 498077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 498143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 498359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 498559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 498559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 499077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 499143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 499210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 499292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 499683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 499749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 499943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 500143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 500210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 500225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 500277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 500425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 500749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 500816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 501010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 501159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 501210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 501277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 501343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 501816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 501883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 502077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 502092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 502277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 502292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 502292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 502343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 502410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 502883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 502949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 503025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 503143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 503343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 503410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 503477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 503949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 503959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 504016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 504159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 504210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 504410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 504477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 504483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 504543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 504892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 505016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 505083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 505277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 505477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 505825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 506025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 506025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 506083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 506149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 506343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 506549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 506759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 506883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 507083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 507149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 507216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 507416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 507616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 507692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 507892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 507949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 508149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 508216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 508283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 508483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 508625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 508683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 509016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 509216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 509283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 509349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 509549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 509559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 509749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 509759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 509759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 510083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 510283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 510349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 510416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 510492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 510616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 510816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 511149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 511349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 511416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 511425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 511483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 511625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 511683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 511883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 512216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 512359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 512416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 512483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 512549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 512749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 512949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 513010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 513077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 513083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 513283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 513292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 513483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 513492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 513492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 513549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 513616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 513816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 514010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 514016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 514077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 514143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 514225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 514349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 514549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 514877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 514883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 515077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 515083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 515143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 515159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 515210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 515359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 515416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 515616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 515943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 515949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 516092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 516143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 516149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 516210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 516277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 516483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 516683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 517010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 517016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 517025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 517210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 517216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 517225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 517225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 517277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 517343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 517549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 517749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 517959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 518077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 518083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 518277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 518283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 518343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 518410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 518616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 518816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 518892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 519092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 519143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 519149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 519343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 519349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 519410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 519416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 519477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 519683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 519825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 519883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 520210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 520216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 520410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 520416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 520416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 520749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 520759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 520949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 520959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 520959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 521277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 521283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 521692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 521815 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 522625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 522825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 523559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 524492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 524692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 524692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 525425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 526359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 526559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 527292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 527943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 528010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 528225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 528425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 528425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 528943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 529010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 529077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 529159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 529549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 529616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 529810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 530010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 530077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 530092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 530143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 530292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 530616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 530683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 530877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 531025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 531077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 531143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 531210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 531683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 531749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 531943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 531959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 532143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 532159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 532159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 532210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 532277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 532749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 532816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 532892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 533010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 533210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 533277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 533343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 533816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 533825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 533883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 534025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 534077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 534277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 534343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 534349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 534410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 534759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 534883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 534949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 535143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 535343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 535692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 535892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 535892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 535949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 536016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 536210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 536416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 536625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 536749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 536949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 537016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 537083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 537283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 537483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 537559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 537759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 537816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 538016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 538083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 538149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 538349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 538492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 538549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 538883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 539083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 539149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 539216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 539416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 539425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 539616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 539625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 539625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 539949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 540149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 540216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 540283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 540359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 540483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 540683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 541016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 541216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 541283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 541292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 541349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 541492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 541549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 541749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 542083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 542225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 542283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 542349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 542416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 542616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 542816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 542877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 542943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 542949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 543149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 543159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 543349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 543359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 543359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 543416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 543483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 543683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 543877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 543883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 543943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 544010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 544092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 544216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 544416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 544743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 544749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 544943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 544949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 545010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 545025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 545077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 545225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 545283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 545483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 545810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 545816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 545959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 546010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 546016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 546077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 546143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 546349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 546549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 546877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 546883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 546892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 547077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 547083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 547092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 547092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 547143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 547210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 547416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 547616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 547824 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 547825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 547827 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 547943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 547949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 548143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 548149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 548210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 548277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 548483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 548683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 548759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 548959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 549010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 549016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 549210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 549216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 549277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 549283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 549343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 549549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 549692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 549749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 550077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 550083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 550277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 550283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 550283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 550616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 550625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 550816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 550825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 550825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 551143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 551149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 551557 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 551559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 552492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 552692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 553425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 554359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 554559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 554559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 555292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 556225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 556425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 557159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 557810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 557877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 558092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 558292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 558292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 558810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 558877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 558943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 559025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 559416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 559483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 559677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 559877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 559943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 559959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 560010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 560159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 560483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 560549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 560743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 560892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 560943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 561010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 561077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 561549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 561616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 561810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 561825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 562010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 562025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 562025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 562077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 562143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 562616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 562683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 562759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 562877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 563077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 563143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 563210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 563683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 563692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 563749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 563892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 563943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 564143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 564210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 564216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 564277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 564625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 564749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 564816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 565010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 565210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 565559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 565759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 565759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 565816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 565883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 566077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 566283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 566492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 566616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 566816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 566883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 566949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 567149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 567349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 567425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 567625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 567683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 567883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 567949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 568016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 568216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 568359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 568416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 568749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 568949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 569016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 569083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 569283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 569292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 569483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 569492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 569492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 569816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 570016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 570083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 570149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 570225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 570349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 570549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 570883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 571083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 571149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 571159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 571216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 571359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 571416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 571616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 571949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 572092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 572149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 572216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 572283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 572483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 572683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 572743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 572810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 572816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 573016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 573025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 573216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 573225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 573225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 573283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 573349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 573549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 573743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 573749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 573810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 573877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 573959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 574083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 574283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 574610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 574616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 574810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 574816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 574877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 574892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 574943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 575092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 575149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 575349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 575677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 575683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 575825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 575877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 575883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 575943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 576010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 576216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 576416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 576743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 576749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 576759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 576943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 576949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 576959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 576959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 577010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 577077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 577283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 577483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 577691 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 577692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 577693 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 577810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 577816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 578010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 578016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 578077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 578143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 578349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 578549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 578625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 578825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 578877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 578883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 579077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 579083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 579143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 579149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 579210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 579416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 579559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 579616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 579943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 579949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 580143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 580149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 580149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 580483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 580492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 580683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 580692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 580692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 580893 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 581010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 581016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 581425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 582359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 582559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 583292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 584225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 584425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 584425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 585159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 586092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 586292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 587025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 587677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 587743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 587959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 588159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 588159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 588677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 588743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 588810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 588892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 589283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 589349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 589543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 589743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 589810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 589825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 589877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 590025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 590349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 590416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 590610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 590759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 590810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 590877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 590943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 591416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 591483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 591677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 591692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 591877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 591892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 591892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 591943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 592010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 592483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 592549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 592625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 592743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 592943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 593010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 593077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 593549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 593559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 593616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 593759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 593810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 594010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 594077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 594083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 594143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 594492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 594616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 594683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 594877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 595077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 595425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 595625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 595625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 595683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 595749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 595943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 596149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 596359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 596483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 596683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 596749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 596816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 597016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 597216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 597292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 597492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 597549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 597749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 597816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 597883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 598083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 598225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 598283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 598616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 598816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 598883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 598949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 599149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 599159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 599349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 599359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 599359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 599683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 599883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 599949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 600016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 600092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 600216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 600416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 600749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 600949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 601016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 601025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 601083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 601225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 601283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 601483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 601816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 601959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 602016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 602083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 602149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 602349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 602549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 602610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 602677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 602683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 602883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 602892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 603083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 603092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 603092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 603149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 603216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 603416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 603560 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 603610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 603616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 603677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk153_635 at time 603684 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 603743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 603825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 603949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 604149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 604477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 604483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 604677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 604683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 604743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 604759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 604810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 604959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 605016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 605216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 605543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 605549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 605692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 605743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 605749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 605810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 605877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 606083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 606283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 606610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 606616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 606625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 606810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 606816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 606825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 606825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 606877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 606943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 607149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 607349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 607559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 607677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 607683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 607877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 607883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 607943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 608010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 608216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 608416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 608492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 608692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 608743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 608749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 608943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 608949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 609010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 609016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 609077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 609283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 609425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 609483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 609810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 609816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 610010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 610016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 610016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 610349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 610359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 610549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 610559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 610559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 610877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 610883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 611292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 612225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 612425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 613159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 614092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 614292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 614292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 615025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 615959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 616159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 616892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 617543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 617610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 617825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 618025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 618025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 618543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 618610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 618677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 618759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 619149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 619216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 619410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 619610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 619677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 619692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 619743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 619892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 620216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 620283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 620477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 620625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 620677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 620743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 620810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 621283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 621349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 621543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 621559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 621743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 621759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 621759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 621810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 621877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 622349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 622416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 622492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 622610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 622810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 622877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 622943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 623416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 623425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 623483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 623625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 623677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 623877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 623943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 623949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 624010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 624359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 624483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 624549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 624743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 624943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 625292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 625492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 625492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 625549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 625616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 625810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 626016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 626225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 626349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 626549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 626616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 626683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 626883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 627083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 627159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 627359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 627416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 627616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 627683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 627749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 627949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 628092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 628149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 628483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 628683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 628749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 628816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 629016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 629025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 629216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 629225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 629225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 629549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 629749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 629816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 629883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 629959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 630083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 630283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 630616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 630816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 630883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 630892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 630949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 631092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 631149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 631349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 631683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 631825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 631883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 631949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 632016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 632216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 632416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 632477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 632543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 632549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 632749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 632759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 632949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 632959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 632959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 633016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 633083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 633283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 633477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 633483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 633543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 633610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 633692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 633816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 634016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 634343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 634349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 634543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 634549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 634610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 634625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 634677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 634825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 634883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 635083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 635410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 635416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 635559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 635610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 635616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 635677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 635743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 635949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 636149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 636477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 636483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 636492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 636677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 636683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 636692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 636692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 636743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 636810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 637016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 637216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 637425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 637543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 637549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 637743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 637749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 637810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 637877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 638083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 638283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 638359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 638559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 638610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 638616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 638810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 638816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 638877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 638883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 638943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 639149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 639292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 639349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 639677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 639683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 639877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 639883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 639883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 640216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 640225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 640416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 640425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 640425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 640743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 640749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 641159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 642092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 642292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 643025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 643959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 644159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 644159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 644892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 645825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 646025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 646759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 647410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 647477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 647692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 647892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 647892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 648410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 648477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 648543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 648625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 649016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 649083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 649277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 649477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 649543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 649559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 649610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 649759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 650083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 650149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 650343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 650492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 650543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 650610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 650677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 651149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 651216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 651410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 651425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 651610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 651625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 651625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 651677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 651743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 652216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 652283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 652359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 652477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 652677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 652743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 652810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 653283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 653292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 653349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 653492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 653543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 653743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 653810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 653816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 653877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 654225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 654349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 654416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 654610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 654810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 655159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 655359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 655359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 655416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 655483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 655677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 655883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 656092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 656216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 656416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 656483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 656549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 656749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 656949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 657025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 657225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 657283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 657483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 657549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 657616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 657816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 657959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 658016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 658349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 658549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 658616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 658683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 658883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 658892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 659083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 659092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 659092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 659416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 659616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 659683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 659749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 659825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 659949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 660149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 660483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 660683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 660749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 660759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 660816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 660959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 661016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 661216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 661549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 661692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 661749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 661816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 661883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 662083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 662283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 662343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 662410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 662416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 662616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 662625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 662816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 662825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 662825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 662883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 662949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 663149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 663343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 663349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 663410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 663477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 663559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 663683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 663883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 664210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 664216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 664410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 664416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 664477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 664492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 664543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 664692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 664749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 664949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 665277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 665283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 665425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 665477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 665483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 665543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 665610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 665816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 666016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 666343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 666349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 666359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 666543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 666549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 666559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 666559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 666610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 666677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 666883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 667083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 667292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 667410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 667416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 667610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 667616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 667677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 667743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 667949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 668149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 668225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 668425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 668477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 668483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 668677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 668683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 668743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 668749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 668810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 669016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 669159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 669216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 669543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 669549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 669743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 669749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 669749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 670083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 670092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 670283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 670292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 670292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 670610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 670616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 671024 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 671025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk150_632 at time 671148 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[9]/TChk150_632 at time 671148 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 671959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 672159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 672892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 673825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 674025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 674025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 674759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 675692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 675892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 676625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 677277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 677343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 677559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 677759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 677759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 678277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 678343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 678410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 678492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 678883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 678949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 679143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 679343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 679410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 679425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 679477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 679625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 679949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 680016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 680210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 680359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 680410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 680477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 680543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 681016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 681083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 681277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 681292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 681477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 681492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 681492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 681543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 681610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 682083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 682149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 682225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 682343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 682543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 682610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 682677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 683149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 683159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 683216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 683359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 683410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 683610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 683677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 683683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 683743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 684092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 684216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 684283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 684477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 684677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 685025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 685225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 685225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 685283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 685349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 685543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 685749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 685959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 686083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 686283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 686349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 686416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 686616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 686816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 686892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 687092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 687149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 687349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 687416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 687483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 687683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 687825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 687883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 688216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 688416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 688483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 688549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 688749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 688759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 688949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 688959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 688959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 689283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 689483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 689549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 689616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 689692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 689816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 690016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 690349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 690549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 690616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 690625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 690683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 690825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 690883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 691083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 691416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 691559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 691616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 691683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 691749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 691949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 692149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 692210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 692277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 692283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 692483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 692492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 692683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 692692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 692692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 692749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 692816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 693016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 693210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 693216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 693277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 693343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 693425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 693549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 693749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 694077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 694083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 694277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 694283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 694343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 694359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 694410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 694559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 694616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 694816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 695143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 695149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 695292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 695343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 695349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 695410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 695477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 695683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 695883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 696210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 696216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 696225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 696410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 696416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 696425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 696425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 696477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 696543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 696749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 696949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 697157 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 697159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 697160 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 697277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 697283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 697477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 697483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 697543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 697610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 697816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 698016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 698092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 698292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 698343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 698349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 698543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 698549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 698610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 698616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 698677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 698883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 699025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 699083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 699410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 699416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 699610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 699616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 699616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 699949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 699959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 700149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 700159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 700159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 700360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 700477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 700483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk153_635 at time 700484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[9]/TChk150_632 at time 700484 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 700892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 701825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 702025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 702759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 703692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 703892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 703892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 704625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 705559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 705759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 706492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 707143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 707210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 707425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 707625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 707625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 708143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 708210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 708277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 708359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 708749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 708816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 709010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 709210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 709277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 709292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 709343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 709492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 709816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 709883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 710077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 710225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 710277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 710343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 710410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 710883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 710949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 711143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 711159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 711343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 711359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 711359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 711410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 711477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 711949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 712016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 712092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 712210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 712410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 712477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 712543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 713016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 713025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 713083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 713225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 713277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 713477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 713543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 713549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 713610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 713959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 714083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 714149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 714343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 714543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 714892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 715092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 715092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 715149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 715216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 715410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 715616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 715825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 715949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 716149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 716216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 716283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 716483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 716683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 716759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 716959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 717016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 717216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 717283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 717349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 717549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 717692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 717749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 718083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 718283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 718349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 718416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 718616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 718625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 718816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 718825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 718825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 719149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 719349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 719416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 719483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 719559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 719683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 719883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 720216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 720416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 720483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 720492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 720549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 720692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 720749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 720949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 721283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 721425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 721483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 721549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 721616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 721816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 722016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 722077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 722143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 722149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 722349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 722359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 722549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 722559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 722559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 722616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 722683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 722883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 723027 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 723077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 723083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 723143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 723210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 723292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 723416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 723616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 723943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 723949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 724143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 724149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 724210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 724225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 724277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 724425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 724483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 724683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 725010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 725016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 725159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 725210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 725216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 725277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 725343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 725549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 725749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 726077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 726083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 726092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 726277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 726283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 726292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 726292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 726343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 726410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 726616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 726816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 727025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 727143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 727149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 727343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 727349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 727410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 727477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 727683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 727883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 727959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 728159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 728210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 728216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 728410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 728416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 728477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 728483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 728543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 728749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 728892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 728949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 729277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 729283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 729477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 729483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 729483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 729816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 729825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 730016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 730025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 730025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 730227 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 730343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 730349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk153_635 at time 730351 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[9]/TChk150_632 at time 730351 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 730759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 730881 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 731692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 731892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 732625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 733559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 733759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 733759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 734492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 735425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 735625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 736359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 737010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 737077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 737292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 737492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 737492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 738010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 738077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 738143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 738225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 738616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 738683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 738877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 739077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 739143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 739159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 739210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 739359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 739683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 739749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 739943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 740092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 740143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 740210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 740277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 740749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 740816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 741010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 741025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 741210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 741225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 741225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 741277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 741343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 741816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 741883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 741959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 742077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 742277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 742343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 742410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 742883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 742892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 742949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 743092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 743143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 743343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 743410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 743416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 743477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 743825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 743949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 744016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 744210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 744410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 744759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 744959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 744959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 745016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 745083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 745277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 745483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 745692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 745816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 746016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 746083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 746149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 746349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 746549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 746625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 746825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 746883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 747083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 747149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 747216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 747416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 747559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 747616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 747949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 748149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 748216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 748283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 748483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 748492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 748683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 748692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 748692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 749016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 749216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 749283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 749349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 749425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 749549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 749749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 750083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 750283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 750349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 750359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 750416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 750559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 750616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 750816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 751149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 751292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 751349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 751416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 751483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 751683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 751883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 751943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 752010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 752016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 752216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 752225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 752416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 752425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 752425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 752483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 752549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 752749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 752943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 752949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 753010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 753077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 753159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 753283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 753483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 753810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 753816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 754010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 754016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 754077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 754092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 754143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 754292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 754349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 754549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 754877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 754883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 755025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 755077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 755083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 755143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 755210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 755416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 755616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 755943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 755949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 755959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 756143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 756149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 756159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 756159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 756210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 756277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 756483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 756683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 756892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 757010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 757016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 757210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 757216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 757277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 757343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 757549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 757749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 757825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 758025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 758077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 758083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 758277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 758283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 758343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 758349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 758410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 758616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 758759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 758816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 759143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 759149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 759343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 759349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 759349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 759683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 759692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 759883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 759892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 759892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 760210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 760216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 760625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 760748 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 761559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 761759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 762492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 763425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 763625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 763625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 764359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 765292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 765492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 766225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 766877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 766943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 767159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 767359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 767359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 767877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 767943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 768010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 768092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 768483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 768549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 768743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 768943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 769010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 769025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 769077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 769225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 769549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 769616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 769810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 769959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 770010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 770077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 770143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 770616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 770683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 770877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 770892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 771077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 771092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 771092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 771143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 771210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 771683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 771749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 771825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 771943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 772143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 772210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 772277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 772749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 772759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 772816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 772959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 773010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 773210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 773277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 773283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 773343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 773692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 773816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 773883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 774077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 774277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 774625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 774825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 774825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 774883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 774949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 775143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 775349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 775559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 775683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 775883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 775949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 776016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 776216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 776416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 776492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 776692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 776749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 776949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 777016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 777083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 777283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 777425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 777483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 777816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 778016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 778083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 778149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 778349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 778359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 778549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 778559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 778559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 778883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 779083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 779149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 779216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 779292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 779416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 779616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 779949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 780149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 780216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 780225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 780283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 780425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 780483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 780683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 781016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 781159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 781216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 781283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 781349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 781549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 781749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 781810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 781877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 781883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 782083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 782092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 782283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 782292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 782292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 782349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 782416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 782616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 782810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 782816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 782877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 782943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 783025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 783149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 783349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 783677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 783683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 783877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 783883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 783943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 783959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 784010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 784159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 784216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 784416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 784743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 784749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 784892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 784943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 784949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 785010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 785077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 785283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 785483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 785810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 785816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 785825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 786010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 786016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 786025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 786025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 786077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 786143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 786349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 786549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 786759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 786877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 786883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 787077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 787083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 787143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 787210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 787416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 787616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 787692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 787892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 787943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 787949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 788143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 788149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 788210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 788216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 788277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 788483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 788625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 788683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 789010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 789016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 789210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 789216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 789216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 789549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 789559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 789749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 789759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 789759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 790077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 790083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 790491 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 790492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 791425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 791625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 792359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 793292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 793492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 793492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 794225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 795159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 795359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 796092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 796743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 796810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 797025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 797225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 797225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 797743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 797810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 797877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 797959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 798349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 798416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 798610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 798810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 798877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 798892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 798943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 799092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 799416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 799483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 799677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 799825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 799877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 799943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 800010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 800483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 800549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 800743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 800759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 800943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 800959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 800959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 801010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 801077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 801549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 801616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 801692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 801810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 802010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 802077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 802143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 802616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 802625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 802683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 802825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 802877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 803077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 803143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 803149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 803210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 803559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 803683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 803749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 803943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 804143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 804492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 804692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 804692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 804749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 804816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 805010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 805216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 805425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 805549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 805749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 805816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 805883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 806083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 806283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 806359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 806559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 806616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 806816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 806883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 806949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 807149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 807292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 807349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 807683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 807883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 807949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 808016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 808216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 808225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 808416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 808425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 808425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 808749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 808949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 809016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 809083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 809159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 809283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 809483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 809816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 810016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 810083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 810092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 810149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 810292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 810349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 810549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 810883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 811025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 811083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 811149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 811216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 811416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 811616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 811677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 811743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 811749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 811949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 811959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 812149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 812159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 812159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 812216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 812283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 812483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 812677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 812683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 812743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 812810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 812892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 813016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 813216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 813543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 813549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 813743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 813749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 813810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 813825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 813877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 814025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 814083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 814283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 814610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 814616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 814759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 814810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 814816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 814877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 814943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 815149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 815349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 815677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 815683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 815692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 815877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 815883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 815892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 815892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 815943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 816010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 816216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 816416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 816624 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 816625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 816627 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 816743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk153_635 at time 816748 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 816749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk150_632 at time 816751 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 816943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 816949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 817010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 817077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 817283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 817483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 817559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 817759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 817810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 817816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 818010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 818016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 818077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 818083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 818143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 818349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 818492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 818549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 818877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 818883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 819077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 819083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 819083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 819416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 819425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 819616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 819625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 819625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 819943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 819949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 820357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 820359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 821292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 821492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 822225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 823159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 823359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 823359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 824092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 825025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 825225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 825959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 826610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 826677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 826892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 827092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 827092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 827610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 827677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 827743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 827825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 828216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 828283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 828477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 828677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 828743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 828759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 828810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 828959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 829283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 829349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 829543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 829692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 829743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 829810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 829877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 830349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 830416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 830610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 830625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 830810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 830825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 830825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 830877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 830943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 831416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 831483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 831559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 831677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 831877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 831943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 832010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 832483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 832492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 832549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 832692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 832743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 832943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 833010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 833016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 833077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 833425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 833549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 833616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 833810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 834010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 834359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 834559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 834559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 834616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 834683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 834877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 835083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 835292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 835416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 835616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 835683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 835749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 835949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 836149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 836225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 836425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 836483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 836683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 836749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 836816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 837016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 837159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 837216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 837549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 837749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 837816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 837883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 838083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 838092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 838283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 838292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 838292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 838616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 838816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 838883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 838949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 839025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 839149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 839349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 839683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 839883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 839949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 839959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 840016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 840159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 840216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 840416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 840749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 840892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 840949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 841016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 841083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 841283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 841483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 841543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 841610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 841616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 841816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 841825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 842016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 842025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 842025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 842083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 842149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 842349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 842493 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 842543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 842549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 842610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk150_632 at time 842617 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 842677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 842759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 842883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 843083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 843410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 843416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 843610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 843616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 843677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 843692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 843743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 843892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 843949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 844149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 844477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 844483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 844625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 844677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 844683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 844743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 844810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 845016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 845216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 845543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 845549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 845559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 845743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 845749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 845759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 845759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 845810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 845877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 846083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 846283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 846492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 846610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 846616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 846810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 846816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 846877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 846943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 847149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 847349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 847425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 847625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 847677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 847683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 847877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 847883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 847943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 847949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 848010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 848216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 848359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 848416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 848743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 848749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 848943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 848949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 848949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 849283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 849292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 849483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 849492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 849492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 849693 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 849810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 849816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk153_635 at time 849817 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 850225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 851159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 851359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 852092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 853025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 853225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 853225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 853959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 854892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 855092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 855825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 856477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 856543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 856759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 856959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 856959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 857477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 857543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 857610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 857692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 858083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 858149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 858343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 858543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 858610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 858625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 858677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 858825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 859149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 859216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 859410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 859559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 859610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 859677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 859743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 860216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 860283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 860477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 860492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 860677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 860692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 860692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 860743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 860810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 861283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 861349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 861425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 861543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 861743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 861810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 861877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 862349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 862359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 862416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 862559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 862610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 862810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 862877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 862883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 862943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 863292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 863416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 863483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 863677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 863877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 864225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 864425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 864425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 864483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 864549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 864743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 864949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 865159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 865283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 865483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 865549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 865616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 865816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 866016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 866092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 866292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 866349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 866549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 866616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 866683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 866883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 867025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 867083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 867416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 867616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 867683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 867749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 867949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 867959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 868149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 868159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 868159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 868483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 868683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 868749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 868816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 868892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 869016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 869216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 869549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 869749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 869816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 869825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 869883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 870025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 870083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 870283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 870616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 870759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 870816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 870883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 870949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 871149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 871349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 871410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 871477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 871483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 871683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 871692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 871883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 871892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 871892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 871949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 872016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 872216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 872360 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 872410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 872416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 872477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk150_632 at time 872484 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 872543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 872625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 872749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 872949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 873277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 873283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 873477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 873483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 873543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 873559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 873610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 873759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 873816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 874016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 874343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 874349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 874492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 874543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 874549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 874610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 874677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 874883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 875083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 875410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 875416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 875425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 875610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 875616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 875625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 875625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 875677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 875743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 875949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 876149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 876359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 876477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 876483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 876677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 876683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 876743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 876810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 877016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 877216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 877292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 877492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 877543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 877549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 877743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 877749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 877810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 877816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 877877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 878083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 878225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 878283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 878610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 878616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 878810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 878816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 878816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 879149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 879159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 879349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 879359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 879359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 879677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 879683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 880092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 881025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 881225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 881959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 882892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 883092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 883092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 883825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 884759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 884959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 885692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 886343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 886410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 886625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 886825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 886825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 887343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 887410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 887477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 887559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 887949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 888016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 888210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 888410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 888477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 888492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 888543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 888692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 889016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 889083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 889277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 889425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 889477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 889543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 889610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 890083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 890149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 890343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 890359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 890543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 890559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 890559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 890610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 890677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 891149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 891216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 891292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 891410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 891610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 891677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 891743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 892216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 892225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 892283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 892425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 892477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 892677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 892743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 892749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 892810 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 893159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 893283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 893349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 893543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 893743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 894092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 894292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 894292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 894349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 894416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 894610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 894816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 895025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 895149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 895349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 895416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 895483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 895683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 895883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 895959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 896159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 896216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 896416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 896483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 896549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 896749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 896892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 896949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 897283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 897483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 897549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 897616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 897816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 897825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 898016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 898025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 898025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 898349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 898549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 898616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 898683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 898759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 898883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 899083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 899416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 899616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 899683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 899692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 899749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 899892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 899949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 900149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 900483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 900625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 900683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 900749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 900816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 901016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 901216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 901277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 901343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 901349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 901549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 901559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 901749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 901759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 901759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 901816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 901883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 902083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 902277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 902283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 902343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 902410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 902492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 902616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 902816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 903143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 903149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 903343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 903349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 903410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 903425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 903477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 903625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 903683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 903883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 904210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 904216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 904359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 904410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 904416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 904477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 904543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 904749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 904949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 905277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 905283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 905292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 905477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 905483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 905492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 905492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 905543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 905610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 905816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 906016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 906225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 906343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 906349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 906543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 906549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 906610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 906677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 906883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 907083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 907159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 907359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 907410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 907416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 907610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 907616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 907677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 907683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 907743 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 907949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 908092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 908149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 908477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 908483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 908677 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 908683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 908683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 909016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 909025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 909216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 909225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 909225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 909543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 909549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 909959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 910892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 911092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 911825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 912759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 912959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 912959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 913692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 914625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 914825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 915559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 916210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 916277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 916492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 916692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 916692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 917210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 917277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 917343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 917425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 917816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 917883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 918077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 918277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 918343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 918359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 918410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 918559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 918883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 918949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 919143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 919292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 919343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 919410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 919477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 919949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 920016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 920210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 920225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 920410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 920425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 920425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 920477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 920543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 921016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 921083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 921159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 921277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 921477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 921543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 921610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 922083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 922092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 922149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 922292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 922343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 922543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 922610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 922616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 922677 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 923025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 923149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 923216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 923410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 923610 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 923959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 924159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 924159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 924216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 924283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 924477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 924683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 924892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 925016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 925216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 925283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 925349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 925549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 925749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 925825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 926025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 926083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 926283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 926349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 926416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 926616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 926759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 926816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 927149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 927349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 927416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 927483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 927683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 927692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 927883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 927892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 927892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 928216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 928416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 928483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 928549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 928625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 928749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 928949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 929283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 929483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 929549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 929559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 929616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 929759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 929816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 930016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 930349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 930492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 930549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 930616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 930683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 930883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 931083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 931143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 931210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 931216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 931416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 931425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 931616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 931625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 931625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 931683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 931749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 931949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 932143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 932149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 932210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 932277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 932359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 932483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 932683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 933010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 933016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 933210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 933216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 933277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 933292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 933343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 933492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 933549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 933749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 934077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 934083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 934225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 934277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 934283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 934343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 934410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 934616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 934816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 935143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 935149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 935159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 935343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 935349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 935359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 935359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 935410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 935477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 935683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 935883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 936091 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 936092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 936093 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 936210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk153_635 at time 936215 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 936216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 936217 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 936410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 936416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 936477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 936543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 936749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 936949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 937025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 937225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 937277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 937283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 937477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 937483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 937543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 937549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 937610 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 937816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 937959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 938016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 938343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 938349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 938543 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 938549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 938549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 938883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 938892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 939083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 939092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 939092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 939410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 939416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 939824 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 939825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 940759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 940959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 941692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 942625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 942825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 942825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 943559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 944492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 944692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 945425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 946077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 946143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 946359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 946559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 946559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 947077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 947143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 947210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 947292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 947683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 947749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 947943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 948143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 948210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 948225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 948277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 948425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 948749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 948816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 949010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 949159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 949210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 949277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 949343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 949816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 949883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 950077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 950092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 950277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 950292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 950292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 950343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 950410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 950883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 950949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 951025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 951143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 951343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 951410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 951477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 951949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 951959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 952016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 952159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 952210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 952410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 952477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 952483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 952543 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 952892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 953016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 953083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 953277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 953477 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 953825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 954025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 954025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 954083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 954149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 954343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 954549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 954759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 954883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 955083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 955149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 955216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 955416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 955616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 955692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 955892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 955949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 956149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 956216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 956283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 956483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 956625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 956683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 957016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 957216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 957283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 957349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 957549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 957559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 957749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 957759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 957759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 958083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 958283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 958349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 958416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 958492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 958616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 958816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 959149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 959349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 959416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 959425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 959483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 959625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 959683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 959883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 960216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 960359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 960416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 960483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 960549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 960749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 960949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 961010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 961077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 961083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 961283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 961292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 961483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 961492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 961492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 961549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 961616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 961816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 962010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 962016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 962077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 962143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 962225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 962349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 962549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 962877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 962883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 963077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 963083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 963143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 963159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 963210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 963359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 963416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 963616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 963943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 963949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 964092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 964143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 964149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 964210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 964277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 964483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 964683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 965010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 965016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 965025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 965210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 965216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 965225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 965225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 965277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 965343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 965549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 965749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 965957 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 965959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 965960 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 966077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk153_635 at time 966081 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 966083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[8]/TChk150_632 at time 966084 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 966277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 966283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 966343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 966410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 966616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 966816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 966892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 967092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 967143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 967149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 967343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 967349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 967410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 967416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 967477 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 967683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 967825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 967883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 968210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 968216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 968410 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 968416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 968416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 968749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 968759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 968949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 968959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 968959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk150_632 at time 969160 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 969277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 969283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk150_632 at time 969284 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[9]/TChk150_632 at time 969284 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 969692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 970625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 970825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 971559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 972492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 972692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 972692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 973425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 974359 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 974559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 975292 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 975943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 976010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 976225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 976425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 976425 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 976943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 977010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 977077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 977159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 977549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 977616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 977810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 978010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 978077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 978092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 978143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 978292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 978616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 978683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 978877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 979025 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 979077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 979143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 979210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 979683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 979749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 979943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 979959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 980143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 980159 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 980159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 980210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 980277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 980749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 980816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 980892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 981010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 981210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 981277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 981343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 981816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 981825 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 981883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 982025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 982077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 982277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 982343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk153_635 at time 982349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 982410 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 982759 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 982883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 982949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 983143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 983343 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 983692 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 983892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 983892 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 983949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 984016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 984210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 984416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 984625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 984749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 984949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 985016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 985083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 985283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 985483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 985559 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 985759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 985816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 986016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 986083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 986149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 986349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 986492 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 986549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 986883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 987083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 987149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 987216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 987416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 987425 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 987616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 987625 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 987625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 987949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 988149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 988216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 988283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 988359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 988483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 988683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 989016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 989216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 989283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 989292 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 989349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 989492 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 989549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 989749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 990083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 990225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 990283 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 990349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 990416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 990616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 990816 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 990877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 990943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 990949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 991149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 991159 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 991349 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 991359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 991359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 991416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 991483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 991683 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[6]/TChk153_635 at time 991827 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 991877 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 991883 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 991943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[7]/TChk153_635 at time 991951 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 992010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 992092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 992216 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 992416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 992743 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 992749 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 992943 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 992949 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 993010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 993025 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 993077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 993225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 993283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 993483 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 993810 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 993816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 993959 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 994010 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 994016 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 994077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 994143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 994349 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 994549 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 994877 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 994883 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 994892 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 995077 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 995083 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 995092 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk153_635 at time 995092 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 995143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 995210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 995416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 995616 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 995825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 995943 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 995949 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 996143 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 996149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 996210 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 996277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 996483 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 996683 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 996759 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk153_635 at time 996959 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 997010 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 997016 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 997210 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 997216 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 997277 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 997283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk153_635 at time 997343 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 997549 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 997692 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk153_635 at time 997749 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 998077 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 998083 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 998277 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[5]/TChk150_632 at time 998283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 998283 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 998616 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk153_635 at time 998625 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 998816 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[1]/TChk150_632 at time 998825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[2]/TChk150_632 at time 998825 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[3]/TChk150_632 at time 999143 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[4]/TChk150_632 at time 999149 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /pattern_test/pattern/syncgen/HCNT_reg[0]/TChk150_632 at time 999559 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
