 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 04:53:20 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U75/X (SAEDRVT14_BUF_3)                0.03       4.25 f
  ex_stage_i/alu_i/U297/X (SAEDRVT14_MUXI2_4)             0.05       4.31 r
  ex_stage_i/alu_i/U293/X (SAEDRVT14_AN4_4)               0.05       4.36 r
  ex_stage_i/alu_i/U83/X (SAEDRVT14_ND2_CDC_4)            0.04       4.40 f
  ex_stage_i/alu_i/result_o[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U31/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U84/X (SAEDRVT14_INV_3)                      0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U1999/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1162/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1900/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1902/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1058/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U262/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.83 f
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U75/X (SAEDRVT14_BUF_3)                0.03       4.25 f
  ex_stage_i/alu_i/U297/X (SAEDRVT14_MUXI2_4)             0.05       4.31 r
  ex_stage_i/alu_i/U293/X (SAEDRVT14_AN4_4)               0.05       4.36 r
  ex_stage_i/alu_i/U83/X (SAEDRVT14_ND2_CDC_4)            0.04       4.40 f
  ex_stage_i/alu_i/result_o[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U31/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U84/X (SAEDRVT14_INV_3)                      0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U1999/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1162/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1900/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1902/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1058/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U452/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.83 f
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U75/X (SAEDRVT14_BUF_3)                0.03       4.25 f
  ex_stage_i/alu_i/U297/X (SAEDRVT14_MUXI2_4)             0.05       4.31 r
  ex_stage_i/alu_i/U293/X (SAEDRVT14_AN4_4)               0.05       4.36 r
  ex_stage_i/alu_i/U83/X (SAEDRVT14_ND2_CDC_4)            0.04       4.40 f
  ex_stage_i/alu_i/result_o[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U31/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U84/X (SAEDRVT14_INV_3)                      0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U1999/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1162/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1900/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1902/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1058/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U1057/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.83 f
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U162/X (SAEDRVT14_MUXI2_4)             0.05       4.30 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_OR3_4)               0.03       4.34 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_OR3_4)               0.05       4.38 f
  ex_stage_i/alu_i/U958/X (SAEDRVT14_OR3_4)               0.05       4.43 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U96/X (SAEDRVT14_AO222_4)                    0.07       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2027/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1495/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1881/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1886/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1068/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U457/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.83 f
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U162/X (SAEDRVT14_MUXI2_4)             0.05       4.30 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_OR3_4)               0.03       4.34 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_OR3_4)               0.05       4.38 f
  ex_stage_i/alu_i/U958/X (SAEDRVT14_OR3_4)               0.05       4.43 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U96/X (SAEDRVT14_AO222_4)                    0.07       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2027/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1495/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1881/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1886/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1068/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U267/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.83 f
  id_stage_i/mult_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U162/X (SAEDRVT14_MUXI2_4)             0.05       4.30 f
  ex_stage_i/alu_i/U960/X (SAEDRVT14_OR3_4)               0.03       4.34 f
  ex_stage_i/alu_i/U959/X (SAEDRVT14_OR3_4)               0.05       4.38 f
  ex_stage_i/alu_i/U958/X (SAEDRVT14_OR3_4)               0.05       4.43 f
  ex_stage_i/alu_i/result_o[0] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U96/X (SAEDRVT14_AO222_4)                    0.07       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[0] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[0] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2027/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1495/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1881/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1886/X (SAEDRVT14_ND2_CDC_4)                0.04       4.70 f
  id_stage_i/U1068/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U1067/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.83 f
  id_stage_i/alu_operand_b_ex_o_reg_24_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U842/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U838/X (SAEDRVT14_OR3_4)               0.03       4.35 f
  ex_stage_i/alu_i/U837/X (SAEDRVT14_OR3_4)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[12] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U45/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U88/X (SAEDRVT14_INV_3)                      0.02       4.49 f
  ex_stage_i/regfile_alu_wdata_fw_o[12] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/regfile_alu_wdata_fw_i[12] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/U2011/X (SAEDRVT14_INV_3)                    0.02       4.51 r
  id_stage_i/U1444/X (SAEDRVT14_OAI222_4)                 0.08       4.59 f
  id_stage_i/U1922/X (SAEDRVT14_AOI22_3)                  0.06       4.65 r
  id_stage_i/U1923/X (SAEDRVT14_ND2_CDC_4)                0.04       4.69 f
  id_stage_i/U1060/X (SAEDRVT14_AOI222_4)                 0.08       4.77 r
  id_stage_i/U453/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U842/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U838/X (SAEDRVT14_OR3_4)               0.03       4.35 f
  ex_stage_i/alu_i/U837/X (SAEDRVT14_OR3_4)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[12] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U45/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U88/X (SAEDRVT14_INV_3)                      0.02       4.49 f
  ex_stage_i/regfile_alu_wdata_fw_o[12] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/regfile_alu_wdata_fw_i[12] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/U2011/X (SAEDRVT14_INV_3)                    0.02       4.51 r
  id_stage_i/U1444/X (SAEDRVT14_OAI222_4)                 0.08       4.59 f
  id_stage_i/U1922/X (SAEDRVT14_AOI22_3)                  0.06       4.65 r
  id_stage_i/U1923/X (SAEDRVT14_ND2_CDC_4)                0.04       4.69 f
  id_stage_i/U1060/X (SAEDRVT14_AOI222_4)                 0.08       4.77 r
  id_stage_i/U263/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U842/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U838/X (SAEDRVT14_OR3_4)               0.03       4.35 f
  ex_stage_i/alu_i/U837/X (SAEDRVT14_OR3_4)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[12] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U45/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U88/X (SAEDRVT14_INV_3)                      0.02       4.49 f
  ex_stage_i/regfile_alu_wdata_fw_o[12] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/regfile_alu_wdata_fw_i[12] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/U2011/X (SAEDRVT14_INV_3)                    0.02       4.51 r
  id_stage_i/U1444/X (SAEDRVT14_OAI222_4)                 0.08       4.59 f
  id_stage_i/U1922/X (SAEDRVT14_AOI22_3)                  0.06       4.65 r
  id_stage_i/U1923/X (SAEDRVT14_ND2_CDC_4)                0.04       4.69 f
  id_stage_i/U1060/X (SAEDRVT14_AOI222_4)                 0.08       4.77 r
  id_stage_i/U1059/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.82 f
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U330/X (SAEDRVT14_MUXI2_4)             0.05       4.31 f
  ex_stage_i/alu_i/U328/X (SAEDRVT14_NR3_3)               0.04       4.34 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_ND2_CDC_4)           0.04       4.38 f
  ex_stage_i/alu_i/U325/X (SAEDRVT14_OR3_4)               0.05       4.43 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U99/X (SAEDRVT14_AO222_4)                    0.07       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2009/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1893/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1895/X (SAEDRVT14_ND2_CDC_4)                0.04       4.69 f
  id_stage_i/U1062/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U454/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U330/X (SAEDRVT14_MUXI2_4)             0.05       4.31 f
  ex_stage_i/alu_i/U328/X (SAEDRVT14_NR3_3)               0.04       4.34 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_ND2_CDC_4)           0.04       4.38 f
  ex_stage_i/alu_i/U325/X (SAEDRVT14_OR3_4)               0.05       4.43 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U99/X (SAEDRVT14_AO222_4)                    0.07       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2009/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1893/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1895/X (SAEDRVT14_ND2_CDC_4)                0.04       4.69 f
  id_stage_i/U1062/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U264/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U152/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U330/X (SAEDRVT14_MUXI2_4)             0.05       4.31 f
  ex_stage_i/alu_i/U328/X (SAEDRVT14_NR3_3)               0.04       4.34 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_ND2_CDC_4)           0.04       4.38 f
  ex_stage_i/alu_i/U325/X (SAEDRVT14_OR3_4)               0.05       4.43 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U99/X (SAEDRVT14_AO222_4)                    0.07       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2009/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1184/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1893/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1895/X (SAEDRVT14_ND2_CDC_4)                0.04       4.69 f
  id_stage_i/U1062/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U1061/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.82 f
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U161/X (SAEDRVT14_MUXI2_4)             0.05       4.31 f
  ex_stage_i/alu_i/U366/X (SAEDRVT14_OR3_4)               0.03       4.34 f
  ex_stage_i/alu_i/U365/X (SAEDRVT14_OR3_4)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[30] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U81/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U92/X (SAEDRVT14_INV_3)                      0.02       4.49 f
  ex_stage_i/regfile_alu_wdata_fw_o[30] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/regfile_alu_wdata_fw_i[30] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/U2007/X (SAEDRVT14_INV_3)                    0.02       4.51 r
  id_stage_i/U1206/X (SAEDRVT14_OAI222_4)                 0.08       4.59 f
  id_stage_i/U1975/X (SAEDRVT14_AOI22_3)                  0.05       4.64 r
  id_stage_i/U1977/X (SAEDRVT14_ND2_CDC_4)                0.04       4.68 f
  id_stage_i/U1054/X (SAEDRVT14_AOI222_4)                 0.09       4.77 r
  id_stage_i/U450/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U161/X (SAEDRVT14_MUXI2_4)             0.05       4.31 f
  ex_stage_i/alu_i/U366/X (SAEDRVT14_OR3_4)               0.03       4.34 f
  ex_stage_i/alu_i/U365/X (SAEDRVT14_OR3_4)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[30] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U81/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U92/X (SAEDRVT14_INV_3)                      0.02       4.49 f
  ex_stage_i/regfile_alu_wdata_fw_o[30] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/regfile_alu_wdata_fw_i[30] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/U2007/X (SAEDRVT14_INV_3)                    0.02       4.51 r
  id_stage_i/U1206/X (SAEDRVT14_OAI222_4)                 0.08       4.59 f
  id_stage_i/U1975/X (SAEDRVT14_AOI22_3)                  0.05       4.64 r
  id_stage_i/U1977/X (SAEDRVT14_ND2_CDC_4)                0.04       4.68 f
  id_stage_i/U1054/X (SAEDRVT14_AOI222_4)                 0.09       4.77 r
  id_stage_i/U260/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U161/X (SAEDRVT14_MUXI2_4)             0.05       4.31 f
  ex_stage_i/alu_i/U366/X (SAEDRVT14_OR3_4)               0.03       4.34 f
  ex_stage_i/alu_i/U365/X (SAEDRVT14_OR3_4)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[30] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U81/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U92/X (SAEDRVT14_INV_3)                      0.02       4.49 f
  ex_stage_i/regfile_alu_wdata_fw_o[30] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/regfile_alu_wdata_fw_i[30] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/U2007/X (SAEDRVT14_INV_3)                    0.02       4.51 r
  id_stage_i/U1206/X (SAEDRVT14_OAI222_4)                 0.08       4.59 f
  id_stage_i/U1975/X (SAEDRVT14_AOI22_3)                  0.05       4.64 r
  id_stage_i/U1977/X (SAEDRVT14_ND2_CDC_4)                0.04       4.68 f
  id_stage_i/U1054/X (SAEDRVT14_AOI222_4)                 0.09       4.77 r
  id_stage_i/U1053/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.82 f
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U608/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U160/X (SAEDRVT14_OR2_MM_4)            0.03       4.34 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_OR2_MM_4)            0.03       4.36 f
  ex_stage_i/alu_i/U605/X (SAEDRVT14_OR3_4)               0.03       4.40 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U98/X (SAEDRVT14_INV_3)                      0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2025/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1348/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1887/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1889/X (SAEDRVT14_ND2_CDC_4)                0.04       4.69 f
  id_stage_i/U1066/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U266/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U608/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U160/X (SAEDRVT14_OR2_MM_4)            0.03       4.34 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_OR2_MM_4)            0.03       4.36 f
  ex_stage_i/alu_i/U605/X (SAEDRVT14_OR3_4)               0.03       4.40 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U98/X (SAEDRVT14_INV_3)                      0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2025/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1348/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1887/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1889/X (SAEDRVT14_ND2_CDC_4)                0.04       4.69 f
  id_stage_i/U1066/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U456/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U608/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U160/X (SAEDRVT14_OR2_MM_4)            0.03       4.34 f
  ex_stage_i/alu_i/U163/X (SAEDRVT14_OR2_MM_4)            0.03       4.36 f
  ex_stage_i/alu_i/U605/X (SAEDRVT14_OR3_4)               0.03       4.40 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.40 f
  ex_stage_i/U23/X (SAEDRVT14_AOI222_4)                   0.08       4.48 r
  ex_stage_i/U98/X (SAEDRVT14_INV_3)                      0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U2025/X (SAEDRVT14_INV_3)                    0.02       4.52 r
  id_stage_i/U1348/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1887/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1889/X (SAEDRVT14_ND2_CDC_4)                0.04       4.69 f
  id_stage_i/U1066/X (SAEDRVT14_AOI222_4)                 0.07       4.77 r
  id_stage_i/U1065/X (SAEDRVT14_AO2BB2_V1_4)              0.06       4.82 f
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U353/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U347/X (SAEDRVT14_OR3_4)               0.03       4.35 f
  ex_stage_i/alu_i/U346/X (SAEDRVT14_OR3_4)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[31] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U83/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U95/X (SAEDRVT14_INV_3)                      0.02       4.49 f
  ex_stage_i/regfile_alu_wdata_fw_o[31] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/regfile_alu_wdata_fw_i[31] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/U1985/X (SAEDRVT14_INV_3)                    0.02       4.51 r
  id_stage_i/U1194/X (SAEDRVT14_OAI222_4)                 0.08       4.59 f
  id_stage_i/U1978/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1980/X (SAEDRVT14_ND2_CDC_4)                0.04       4.68 f
  id_stage_i/U1052/X (SAEDRVT14_AOI222_4)                 0.08       4.76 r
  id_stage_i/U259/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2119/X (SAEDRVT14_INV_3)              0.03       0.09 r
  ex_stage_i/alu_i/U77/X (SAEDRVT14_AN2_MM_3)             0.03       0.12 r
  ex_stage_i/alu_i/U2117/X (SAEDRVT14_AN3_4)              0.05       0.17 r
  ex_stage_i/alu_i/U2116/X (SAEDRVT14_AN2_MM_3)           0.03       0.20 r
  ex_stage_i/alu_i/U15/X (SAEDRVT14_INV_PS_3)             0.03       0.23 f
  ex_stage_i/alu_i/U150/X (SAEDRVT14_NR2_MM_3)            0.03       0.26 r
  ex_stage_i/alu_i/U2101/X (SAEDRVT14_EN2_3)              0.06       0.32 f
  ex_stage_i/alu_i/add_168/A[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.32 f
  ex_stage_i/alu_i/add_168/U47/X (SAEDRVT14_OR2_MM_4)     0.03       0.35 f
  ex_stage_i/alu_i/add_168/U138/X (SAEDRVT14_AOI22_3)     0.05       0.40 r
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_ND2_CDC_4)
                                                          0.04       0.43 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.50 f
  ex_stage_i/alu_i/add_168/U135/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.52 r
  ex_stage_i/alu_i/add_168/U134/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.58 f
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.61 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.66 f
  ex_stage_i/alu_i/add_168/U131/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.69 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.75 f
  ex_stage_i/alu_i/add_168/U129/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.77 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.83 f
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       0.85 r
  ex_stage_i/alu_i/add_168/U126/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       0.91 f
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_OR2_MM_4)     0.03       0.94 f
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AOI22_4)       0.05       0.99 r
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.04 f
  ex_stage_i/alu_i/add_168/U51/X (SAEDRVT14_OR2_MM_4)     0.04       1.08 f
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_AOI22_3)     0.05       1.13 r
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_AN2_MM_3)      0.04       1.17 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_OAI22_3)      0.04       1.21 f
  ex_stage_i/alu_i/add_168/U120/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.24 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.30 f
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.32 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.38 f
  ex_stage_i/alu_i/add_168/U114/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.40 r
  ex_stage_i/alu_i/add_168/U113/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.46 f
  ex_stage_i/alu_i/add_168/U111/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.49 r
  ex_stage_i/alu_i/add_168/U110/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.54 f
  ex_stage_i/alu_i/add_168/U108/X (SAEDRVT14_NR2_MM_3)
                                                          0.02       1.57 r
  ex_stage_i/alu_i/add_168/U107/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.63 f
  ex_stage_i/alu_i/add_168/U49/X (SAEDRVT14_OR2_MM_4)     0.03       1.66 f
  ex_stage_i/alu_i/add_168/U105/X (SAEDRVT14_AOI22_3)     0.05       1.70 r
  ex_stage_i/alu_i/add_168/U21/X (SAEDRVT14_AN2_MM_3)     0.03       1.73 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_OAI22_3)      0.04       1.78 f
  ex_stage_i/alu_i/add_168/U102/X (SAEDRVT14_NR2_MM_3)
                                                          0.03       1.81 r
  ex_stage_i/alu_i/add_168/U101/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.87 f
  ex_stage_i/alu_i/add_168/U99/X (SAEDRVT14_NR2_MM_3)     0.02       1.89 r
  ex_stage_i/alu_i/add_168/U98/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       1.95 f
  ex_stage_i/alu_i/add_168/U96/X (SAEDRVT14_NR2_MM_3)     0.02       1.97 r
  ex_stage_i/alu_i/add_168/U95/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.03 f
  ex_stage_i/alu_i/add_168/U93/X (SAEDRVT14_NR2_MM_3)     0.02       2.06 r
  ex_stage_i/alu_i/add_168/U92/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.11 f
  ex_stage_i/alu_i/add_168/U90/X (SAEDRVT14_NR2_MM_3)     0.02       2.14 r
  ex_stage_i/alu_i/add_168/U89/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.20 f
  ex_stage_i/alu_i/add_168/U87/X (SAEDRVT14_NR2_MM_3)     0.02       2.22 r
  ex_stage_i/alu_i/add_168/U86/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.28 f
  ex_stage_i/alu_i/add_168/U84/X (SAEDRVT14_NR2_MM_3)     0.02       2.30 r
  ex_stage_i/alu_i/add_168/U83/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.36 f
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_OR2_MM_4)     0.03       2.39 f
  ex_stage_i/alu_i/add_168/U11/X (SAEDRVT14_AOI22_4)      0.05       2.44 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.50 f
  ex_stage_i/alu_i/add_168/U50/X (SAEDRVT14_OR2_MM_4)     0.04       2.53 f
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_AOI22_3)      0.05       2.58 r
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_168/U15/X (SAEDRVT14_OAI22_3)      0.04       2.66 f
  ex_stage_i/alu_i/add_168/U76/X (SAEDRVT14_NR2_MM_3)     0.03       2.69 r
  ex_stage_i/alu_i/add_168/U75/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.75 f
  ex_stage_i/alu_i/add_168/U73/X (SAEDRVT14_NR2_MM_3)     0.02       2.77 r
  ex_stage_i/alu_i/add_168/U72/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.83 f
  ex_stage_i/alu_i/add_168/U70/X (SAEDRVT14_NR2_MM_3)     0.02       2.86 r
  ex_stage_i/alu_i/add_168/U69/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       2.91 f
  ex_stage_i/alu_i/add_168/U67/X (SAEDRVT14_NR2_MM_3)     0.02       2.94 r
  ex_stage_i/alu_i/add_168/U66/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.00 f
  ex_stage_i/alu_i/add_168/U65/X (SAEDRVT14_EN3_3)        0.09       3.09 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 r
  ex_stage_i/alu_i/add_182/U42/X (SAEDRVT14_NR2_MM_3)     0.03       3.12 f
  ex_stage_i/alu_i/add_182/U41/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.05       3.17 r
  ex_stage_i/alu_i/add_182/U40/X (SAEDRVT14_EO2_3)        0.05       3.22 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.22 f
  ex_stage_i/alu_i/U1613/X (SAEDRVT14_AOI222_4)           0.09       3.31 r
  ex_stage_i/alu_i/U74/X (SAEDRVT14_NR2_MM_3)             0.04       3.35 f
  ex_stage_i/alu_i/U47/X (SAEDRVT14_BUF_3)                0.03       3.38 f
  ex_stage_i/alu_i/U168/X (SAEDRVT14_INV_3)               0.03       3.41 r
  ex_stage_i/alu_i/U213/X (SAEDRVT14_AO21B_4)             0.06       3.47 f
  ex_stage_i/alu_i/srl_283/A[35] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.47 f
  ex_stage_i/alu_i/srl_283/U133/X (SAEDRVT14_INV_3)       0.03       3.50 r
  ex_stage_i/alu_i/srl_283/U331/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.56 f
  ex_stage_i/alu_i/srl_283/U330/X (SAEDRVT14_AO221_4)     0.05       3.61 f
  ex_stage_i/alu_i/srl_283/U132/X (SAEDRVT14_INV_3)       0.03       3.64 r
  ex_stage_i/alu_i/srl_283/U267/X (SAEDRVT14_AO2BB2_V1_4)
                                                          0.06       3.69 f
  ex_stage_i/alu_i/srl_283/U266/X (SAEDRVT14_AO221_4)     0.05       3.74 f
  ex_stage_i/alu_i/srl_283/U264/X (SAEDRVT14_AO221_4)     0.07       3.81 f
  ex_stage_i/alu_i/srl_283/B[14] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.81 f
  ex_stage_i/alu_i/U1230/X (SAEDRVT14_INV_3)              0.02       3.83 r
  ex_stage_i/alu_i/U1228/X (SAEDRVT14_OAI222_4)           0.07       3.91 f
  ex_stage_i/alu_i/U1226/X (SAEDRVT14_INV_3)              0.02       3.93 r
  ex_stage_i/alu_i/U1224/X (SAEDRVT14_MUXI2_4)            0.05       3.98 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AOI22_3)             0.05       4.02 r
  ex_stage_i/alu_i/U80/X (SAEDRVT14_AN2_MM_3)             0.03       4.06 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_OAI22_3)             0.04       4.09 f
  ex_stage_i/alu_i/U148/X (SAEDRVT14_AOI22_3)             0.05       4.14 r
  ex_stage_i/alu_i/U107/X (SAEDRVT14_OAI22_3)             0.04       4.18 f
  ex_stage_i/alu_i/U964/X (SAEDRVT14_AN3_4)               0.04       4.22 f
  ex_stage_i/alu_i/U963/X (SAEDRVT14_INV_3)               0.03       4.25 r
  ex_stage_i/alu_i/U353/X (SAEDRVT14_MUXI2_4)             0.06       4.31 f
  ex_stage_i/alu_i/U347/X (SAEDRVT14_OR3_4)               0.03       4.35 f
  ex_stage_i/alu_i/U346/X (SAEDRVT14_OR3_4)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[31] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U83/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U95/X (SAEDRVT14_INV_3)                      0.02       4.49 f
  ex_stage_i/regfile_alu_wdata_fw_o[31] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/regfile_alu_wdata_fw_i[31] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.49 f
  id_stage_i/U1985/X (SAEDRVT14_INV_3)                    0.02       4.51 r
  id_stage_i/U1194/X (SAEDRVT14_OAI222_4)                 0.08       4.59 f
  id_stage_i/U1978/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1980/X (SAEDRVT14_ND2_CDC_4)                0.04       4.68 f
  id_stage_i/U1052/X (SAEDRVT14_AOI222_4)                 0.08       4.76 r
  id_stage_i/U449/X (SAEDRVT14_AO2BB2_V1_4)               0.06       4.82 f
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.01       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
