{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1753346140887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753346140890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 24 14:05:40 2025 " "Processing started: Thu Jul 24 14:05:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753346140890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1753346140890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off binary_to_7segment -c binary_to_7segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off binary_to_7segment -c binary_to_7segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1753346140890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1753346141237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7segment.v 5 5 " "Found 5 design units, including 5 entities, in source file binary_to_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7segment " "Found entity 1: binary_to_7segment" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753346141296 ""} { "Info" "ISGN_ENTITY_NAME" "2 binary_to_bcd " "Found entity 2: binary_to_bcd" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753346141296 ""} { "Info" "ISGN_ENTITY_NAME" "3 bcd_to_7seg " "Found entity 3: bcd_to_7seg" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753346141296 ""} { "Info" "ISGN_ENTITY_NAME" "4 display_multiplexer " "Found entity 4: display_multiplexer" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753346141296 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_level " "Found entity 5: top_level" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753346141296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753346141296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "binary_to_7segment " "Elaborating entity \"binary_to_7segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1753346141329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:bcd_converter " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:bcd_converter\"" {  } { { "binary_to_7segment.v" "bcd_converter" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753346141344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_7segment.v(66) " "Verilog HDL assignment warning at binary_to_7segment.v(66): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753346141344 "|binary_to_7segment|binary_to_bcd:bcd_converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_7segment.v(68) " "Verilog HDL assignment warning at binary_to_7segment.v(68): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753346141344 "|binary_to_7segment|binary_to_bcd:bcd_converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:seg_decoder_hundreds " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:seg_decoder_hundreds\"" {  } { { "binary_to_7segment.v" "seg_decoder_hundreds" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753346141348 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_hundreds\[1\] GND " "Pin \"seg_hundreds\[1\]\" is stuck at GND" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753346142297 "|binary_to_7segment|seg_hundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_enable\[0\] GND " "Pin \"digit_enable\[0\]\" is stuck at GND" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753346142297 "|binary_to_7segment|digit_enable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_enable\[1\] GND " "Pin \"digit_enable\[1\]\" is stuck at GND" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753346142297 "|binary_to_7segment|digit_enable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit_enable\[2\] GND " "Pin \"digit_enable\[2\]\" is stuck at GND" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753346142297 "|binary_to_7segment|digit_enable[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1753346142297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1753346142545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753346142545 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753346142572 "|binary_to_7segment|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "binary_to_7segment.v" "" { Text "D:/Verilog/binary_to_7segment/binary_to_7segment.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753346142572 "|binary_to_7segment|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1753346142572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1753346142574 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1753346142574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1753346142574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1753346142574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753346142593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 24 14:05:42 2025 " "Processing ended: Thu Jul 24 14:05:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753346142593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753346142593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753346142593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1753346142593 ""}
