Metric,Value
detailedplace__design__instance__displacement__total,4872.14
detailedplace__design__instance__displacement__mean,4.872
detailedplace__design__instance__displacement__max,13.69
detailedplace__route__wirelength__estimated,19374.1
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,15.2121
detailedplace__timing__drv__max_slew_limit,0.944648
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.899776
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,0.000129703
detailedplace__power__switching__total,1.91725e-05
detailedplace__power__leakage__total,1.92216e-07
detailedplace__power__total,0.000149068
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,1000
detailedplace__design__instance__area,14829.1
detailedplace__design__instance__count__stdcell,1000
detailedplace__design__instance__area__stdcell,14829.1
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.487358
detailedplace__design__instance__utilization__stdcell,0.487358
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,15.3772
globalplace__power__internal__total,0.000150738
globalplace__power__switching__total,1.7794e-05
globalplace__power__leakage__total,1.71146e-07
globalplace__power__total,0.000168703
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,639
globalplace__design__instance__area,12348.8
globalplace__design__instance__count__stdcell,639
globalplace__design__instance__area__stdcell,12348.8
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.405844
globalplace__design__instance__utilization__stdcell,0.405844
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,15.2123
placeopt__timing__drv__max_slew_limit,0.944443
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.899393
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,0.000129717
placeopt__power__switching__total,1.90002e-05
placeopt__power__leakage__total,1.92216e-07
placeopt__power__total,0.00014891
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,1000
placeopt__design__instance__area,14829.1
placeopt__design__instance__count__stdcell,1000
placeopt__design__instance__area__stdcell,14829.1
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.487358
placeopt__design__instance__utilization__stdcell,0.487358
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,16998.1
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,15.2622
globalroute__clock__skew__setup,4.97383
globalroute__clock__skew__hold,4.52097
globalroute__timing__drv__max_slew_limit,0.923032
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.854122
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,0.000131446
globalroute__power__switching__total,2.96145e-05
globalroute__power__leakage__total,1.92547e-07
globalroute__power__total,0.000161253
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,1003
globalroute__design__instance__area,14850.9
globalroute__design__instance__count__stdcell,1003
globalroute__design__instance__area__stdcell,14850.9
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.488074
globalroute__design__instance__utilization__stdcell,0.488074
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,16998.1
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,15.385
cts__clock__skew__setup,4.75767
cts__clock__skew__hold,4.40222
cts__timing__drv__max_slew_limit,0.944623
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.899724
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,0.000131087
cts__power__switching__total,2.17086e-05
cts__power__leakage__total,1.92547e-07
cts__power__total,0.000152988
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,1003
cts__design__instance__area,14850.9
cts__design__instance__count__stdcell,1003
cts__design__instance__area__stdcell,14850.9
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.488074
cts__design__instance__utilization__stdcell,0.488074
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19999
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,8.80527e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,8.44171e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,2.92404e-06
finish__design_powergrid__drop__worst__net:VGND__corner:default,8.44171e-06
finish__design__instance__count__class:fill_cell,521
finish__design__instance__count__class:other,1175
finish__design__instance__count__class:buffer,56
finish__design__instance__count__class:clock_buffer,3
finish__design__instance__count__class:timing_repair_buffer,91
finish__design__instance__count__class:sequential_cell,264
finish__design__instance__count__class:multi_input_combinational_cell,589
finish__timing__setup__tns,0
finish__timing__setup__ws,15.2488
finish__clock__skew__setup,5.04862
finish__clock__skew__hold,4.58316
finish__timing__drv__max_slew_limit,0.921616
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.845044
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,0.000131396
finish__power__switching__total,3.29557e-05
finish__power__leakage__total,1.07117e-06
finish__power__total,0.000165423
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2178
finish__design__instance__area,29072.1
finish__design__instance__count__stdcell,2178
finish__design__instance__area__stdcell,29072.1
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.955456
finish__design__instance__utilization__stdcell,0.955456
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,1030
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,181
detailedroute__route__wirelength__iter:1,19650
detailedroute__route__drc_errors__iter:2,55
detailedroute__route__wirelength__iter:2,19602
detailedroute__route__drc_errors__iter:3,36
detailedroute__route__wirelength__iter:3,19563
detailedroute__route__drc_errors__iter:4,0
detailedroute__route__wirelength__iter:4,19535
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,19535
detailedroute__route__vias,4915
detailedroute__route__vias__singlecut,4915
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,15.3892
floorplan__power__internal__total,0.000149524
floorplan__power__switching__total,1.67575e-05
floorplan__power__leakage__total,1.71146e-07
floorplan__power__total,0.000166452
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,639
floorplan__design__instance__area,12348.8
floorplan__design__instance__count__stdcell,639
floorplan__design__instance__area__stdcell,12348.8
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.405844
floorplan__design__instance__utilization__stdcell,0.405844
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
