// Seed: 1243306162
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2
);
  logic id_3;
  type_5(
      1, id_0, id_2 || id_0.id_2, id_1
  );
  assign id_3 = 1;
endmodule
