// Seed: 374363764
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    output tri0 id_2
);
  assign id_2 = 1;
  module_2(
      id_0, id_1, id_1, id_2, id_1
  );
endmodule
module module_1 (
    output tri0  id_0,
    output tri0  id_1
    , id_7,
    input  logic id_2,
    input  wire  id_3,
    output wand  id_4,
    output wire  id_5
);
  always @* begin
    if (id_3)
      if (1) id_7 <= id_2;
      else id_7 <= 1 & 1;
  end
  module_0(
      id_3, id_3, id_5
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    output wire id_3,
    input uwire id_4
);
  wire id_6;
endmodule
