$comment
	File created using the following command:
		vcd file lab5_3.msim.vcd -direction
$end
$date
	Fri Oct 29 10:46:53 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module lab5_3_vlg_vec_tst $end
$var reg 4 ! ina [3:0] $end
$var reg 4 " inb [3:0] $end
$var reg 1 # pba $end
$var wire 1 $ led [3] $end
$var wire 1 % led [2] $end
$var wire 1 & led [1] $end
$var wire 1 ' led [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . led[0]~output_o $end
$var wire 1 / led[1]~output_o $end
$var wire 1 0 led[2]~output_o $end
$var wire 1 1 led[3]~output_o $end
$var wire 1 2 inb[0]~input_o $end
$var wire 1 3 pba~input_o $end
$var wire 1 4 ina[0]~input_o $end
$var wire 1 5 mux0|res~0_combout $end
$var wire 1 6 ina[1]~input_o $end
$var wire 1 7 inb[1]~input_o $end
$var wire 1 8 mux1|res~0_combout $end
$var wire 1 9 inb[2]~input_o $end
$var wire 1 : ina[2]~input_o $end
$var wire 1 ; mux2|res~0_combout $end
$var wire 1 < ina[3]~input_o $end
$var wire 1 = inb[3]~input_o $end
$var wire 1 > mux3|res~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b110 "
1#
0'
1&
1%
0$
0(
1)
x*
1+
1,
1-
0.
1/
10
01
02
13
14
05
06
17
18
19
1:
1;
0<
0=
0>
$end
#40000
b111 !
b110 !
b1110 "
b1010 "
b1000 "
b1001 "
12
07
09
1=
04
16
15
08
0;
1>
11
00
0/
1.
1'
0&
0%
1$
#80000
0#
b1110 !
b1010 !
b1 "
b101 "
b100 "
03
02
19
0=
0:
1<
18
05
0.
1/
1&
0'
#120000
b1000 !
b110 "
b1100 !
b1110 "
b1111 "
12
17
1=
06
1:
08
1;
10
0/
0&
1%
#160000
b1101 "
b1000 !
0:
07
0;
00
0%
#200000
1#
b0 !
b1100 "
b100 !
13
02
1:
0<
1;
10
1%
#240000
b101 !
b1000 "
b111 !
b0 "
b10 "
b1111 !
b11 "
12
17
09
0=
14
16
1<
15
18
0;
0>
01
00
1/
1.
1'
1&
0%
0$
#280000
