ARM GAS  /tmp/cc4oNAaN.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"target_tests.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Tests/target_tests.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB70:
   1:Tests/target_tests.c **** #include "main.h"
   2:Tests/target_tests.c **** #include "string.h"
   3:Tests/target_tests.c **** #include <stddef.h>
   4:Tests/target_tests.c **** #include "unity_config.h"
   5:Tests/target_tests.c **** #include "unity_fixture.h"
   6:Tests/target_tests.c **** 
   7:Tests/target_tests.c **** UART_HandleTypeDef huart1; // usb
   8:Tests/target_tests.c **** TIM_HandleTypeDef htim2;
   9:Tests/target_tests.c **** DMA_HandleTypeDef hdma_tim2_ch1;
  10:Tests/target_tests.c **** 
  11:Tests/target_tests.c **** TIM_HandleTypeDef *led_panels_tim = &htim2;
  12:Tests/target_tests.c **** 
  13:Tests/target_tests.c **** void SystemClock_Config(void);
  14:Tests/target_tests.c **** static void MX_GPIO_Init(void);
  15:Tests/target_tests.c **** static void MX_USART1_UART_Init(void);
  16:Tests/target_tests.c **** static void MX_DMA_Init(void);
  17:Tests/target_tests.c **** static void MX_TIM2_Init(void);
  18:Tests/target_tests.c **** static void run_all_tests(void);
  19:Tests/target_tests.c **** 
  20:Tests/target_tests.c **** // Specific functions for tests
  21:Tests/target_tests.c **** 
  22:Tests/target_tests.c **** void unity_config_put_c(uint8_t a);
  23:Tests/target_tests.c **** int _kill(int, int);
  24:Tests/target_tests.c **** int _getpid();
  25:Tests/target_tests.c **** void _exit(int);
  26:Tests/target_tests.c **** 
  27:Tests/target_tests.c **** int main(void)
  28:Tests/target_tests.c **** {
  29:Tests/target_tests.c ****   HAL_Init();
  30:Tests/target_tests.c **** 
  31:Tests/target_tests.c ****   SystemClock_Config();
  32:Tests/target_tests.c **** 
  33:Tests/target_tests.c ****   MX_GPIO_Init();
ARM GAS  /tmp/cc4oNAaN.s 			page 2


  34:Tests/target_tests.c ****   MX_DMA_Init();
  35:Tests/target_tests.c ****   MX_TIM2_Init();
  36:Tests/target_tests.c ****   MX_USART1_UART_Init();
  37:Tests/target_tests.c **** 
  38:Tests/target_tests.c ****   return UnityMain(0, NULL, run_all_tests);
  39:Tests/target_tests.c **** }
  40:Tests/target_tests.c **** 
  41:Tests/target_tests.c **** void SystemClock_Config(void)
  42:Tests/target_tests.c **** {
  43:Tests/target_tests.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  44:Tests/target_tests.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  45:Tests/target_tests.c **** 
  46:Tests/target_tests.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  47:Tests/target_tests.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  48:Tests/target_tests.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  49:Tests/target_tests.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  50:Tests/target_tests.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  51:Tests/target_tests.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  52:Tests/target_tests.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  53:Tests/target_tests.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  54:Tests/target_tests.c ****     Error_Handler();
  55:Tests/target_tests.c **** 
  56:Tests/target_tests.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  57:Tests/target_tests.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  58:Tests/target_tests.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  59:Tests/target_tests.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  60:Tests/target_tests.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  61:Tests/target_tests.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  62:Tests/target_tests.c **** 
  63:Tests/target_tests.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  64:Tests/target_tests.c ****     Error_Handler();
  65:Tests/target_tests.c **** }
  66:Tests/target_tests.c **** 
  67:Tests/target_tests.c **** static void MX_TIM2_Init(void)
  68:Tests/target_tests.c **** {
  69:Tests/target_tests.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  70:Tests/target_tests.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  71:Tests/target_tests.c **** 
  72:Tests/target_tests.c ****   htim2.Instance = TIM2;
  73:Tests/target_tests.c ****   htim2.Init.Prescaler = 0;
  74:Tests/target_tests.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  75:Tests/target_tests.c ****   htim2.Init.Period = 90-1;
  76:Tests/target_tests.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  77:Tests/target_tests.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  78:Tests/target_tests.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  79:Tests/target_tests.c ****     Error_Handler();
  80:Tests/target_tests.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  81:Tests/target_tests.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  82:Tests/target_tests.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  83:Tests/target_tests.c ****     Error_Handler();
  84:Tests/target_tests.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  85:Tests/target_tests.c ****   sConfigOC.Pulse = 0;
  86:Tests/target_tests.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  87:Tests/target_tests.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  88:Tests/target_tests.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  89:Tests/target_tests.c ****     Error_Handler();
  90:Tests/target_tests.c **** 
ARM GAS  /tmp/cc4oNAaN.s 			page 3


  91:Tests/target_tests.c ****   HAL_TIM_MspPostInit(&htim2);
  92:Tests/target_tests.c **** }
  93:Tests/target_tests.c **** 
  94:Tests/target_tests.c **** static void MX_USART1_UART_Init(void)
  95:Tests/target_tests.c **** {
  96:Tests/target_tests.c ****   huart1.Instance = USART1;
  97:Tests/target_tests.c ****   huart1.Init.BaudRate = 115200;
  98:Tests/target_tests.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
  99:Tests/target_tests.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 100:Tests/target_tests.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 101:Tests/target_tests.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 102:Tests/target_tests.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 103:Tests/target_tests.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 104:Tests/target_tests.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 105:Tests/target_tests.c ****     Error_Handler();
 106:Tests/target_tests.c **** }
 107:Tests/target_tests.c **** 
 108:Tests/target_tests.c **** static void MX_DMA_Init(void)
 109:Tests/target_tests.c **** {
 110:Tests/target_tests.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 111:Tests/target_tests.c **** 
 112:Tests/target_tests.c ****   HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 113:Tests/target_tests.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 114:Tests/target_tests.c **** }
 115:Tests/target_tests.c **** 
 116:Tests/target_tests.c **** static void MX_GPIO_Init(void)
 117:Tests/target_tests.c **** {
  26              		.loc 1 117 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
 118:Tests/target_tests.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  34              		.loc 1 118 3 view .LVU1
  35              	.LBB4:
  36              		.loc 1 118 3 view .LVU2
  37              		.loc 1 118 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F02002 		orr	r2, r2, #32
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 118 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F02002 		and	r2, r2, #32
  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 118 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE4:
  49              		.loc 1 118 3 view .LVU6
 119:Tests/target_tests.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  50              		.loc 1 119 3 view .LVU7
  51              	.LBB5:
  52              		.loc 1 119 3 view .LVU8
  53              		.loc 1 119 3 view .LVU9
ARM GAS  /tmp/cc4oNAaN.s 			page 4


  54 0016 9A69     		ldr	r2, [r3, #24]
  55 0018 42F00402 		orr	r2, r2, #4
  56 001c 9A61     		str	r2, [r3, #24]
  57              		.loc 1 119 3 view .LVU10
  58 001e 9B69     		ldr	r3, [r3, #24]
  59 0020 03F00403 		and	r3, r3, #4
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 119 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE5:
  64              		.loc 1 119 3 view .LVU12
 120:Tests/target_tests.c **** }
  65              		.loc 1 120 1 is_stmt 0 view .LVU13
  66 0028 02B0     		add	sp, sp, #8
  67              	.LCFI1:
  68              		.cfi_def_cfa_offset 0
  69              		@ sp needed
  70 002a 7047     		bx	lr
  71              	.L4:
  72              		.align	2
  73              	.L3:
  74 002c 00100240 		.word	1073876992
  75              		.cfi_endproc
  76              	.LFE70:
  78              		.section	.text.run_all_tests,"ax",%progbits
  79              		.align	1
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  84              	run_all_tests:
  85              	.LFB72:
 121:Tests/target_tests.c **** 
 122:Tests/target_tests.c **** void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 123:Tests/target_tests.c **** {
 124:Tests/target_tests.c **** 	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 125:Tests/target_tests.c **** }
 126:Tests/target_tests.c **** 
 127:Tests/target_tests.c **** static void run_all_tests()
 128:Tests/target_tests.c **** {
  86              		.loc 1 128 1 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90 0000 08B5     		push	{r3, lr}
  91              	.LCFI2:
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 3, -8
  94              		.cfi_offset 14, -4
  95              	.LBB6:
 129:Tests/target_tests.c **** 	RUN_TEST_GROUP(led_panels_driver);
  96              		.loc 1 129 2 view .LVU15
  97              		.loc 1 129 2 view .LVU16
  98 0002 FFF7FEFF 		bl	TEST_led_panels_driver_GROUP_RUNNER
  99              	.LVL0:
 100              	.LBE6:
 101              		.loc 1 129 35 discriminator 1 view .LVU17
 130:Tests/target_tests.c **** }
ARM GAS  /tmp/cc4oNAaN.s 			page 5


 102              		.loc 1 130 1 is_stmt 0 view .LVU18
 103 0006 08BD     		pop	{r3, pc}
 104              		.cfi_endproc
 105              	.LFE72:
 107              		.section	.text.MX_DMA_Init,"ax",%progbits
 108              		.align	1
 109              		.syntax unified
 110              		.thumb
 111              		.thumb_func
 113              	MX_DMA_Init:
 114              	.LFB69:
 109:Tests/target_tests.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 115              		.loc 1 109 1 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 8
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119 0000 00B5     		push	{lr}
 120              	.LCFI3:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 14, -4
 123 0002 83B0     		sub	sp, sp, #12
 124              	.LCFI4:
 125              		.cfi_def_cfa_offset 16
 110:Tests/target_tests.c **** 
 126              		.loc 1 110 3 view .LVU20
 127              	.LBB7:
 110:Tests/target_tests.c **** 
 128              		.loc 1 110 3 view .LVU21
 110:Tests/target_tests.c **** 
 129              		.loc 1 110 3 view .LVU22
 130 0004 0A4B     		ldr	r3, .L9
 131 0006 5A69     		ldr	r2, [r3, #20]
 132 0008 42F00102 		orr	r2, r2, #1
 133 000c 5A61     		str	r2, [r3, #20]
 110:Tests/target_tests.c **** 
 134              		.loc 1 110 3 view .LVU23
 135 000e 5B69     		ldr	r3, [r3, #20]
 136 0010 03F00103 		and	r3, r3, #1
 137 0014 0193     		str	r3, [sp, #4]
 110:Tests/target_tests.c **** 
 138              		.loc 1 110 3 view .LVU24
 139 0016 019B     		ldr	r3, [sp, #4]
 140              	.LBE7:
 110:Tests/target_tests.c **** 
 141              		.loc 1 110 3 view .LVU25
 112:Tests/target_tests.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 142              		.loc 1 112 3 view .LVU26
 143 0018 0022     		movs	r2, #0
 144 001a 1146     		mov	r1, r2
 145 001c 0F20     		movs	r0, #15
 146 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 147              	.LVL1:
 113:Tests/target_tests.c **** }
 148              		.loc 1 113 3 view .LVU27
 149 0022 0F20     		movs	r0, #15
 150 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 151              	.LVL2:
ARM GAS  /tmp/cc4oNAaN.s 			page 6


 114:Tests/target_tests.c **** 
 152              		.loc 1 114 1 is_stmt 0 view .LVU28
 153 0028 03B0     		add	sp, sp, #12
 154              	.LCFI5:
 155              		.cfi_def_cfa_offset 4
 156              		@ sp needed
 157 002a 5DF804FB 		ldr	pc, [sp], #4
 158              	.L10:
 159 002e 00BF     		.align	2
 160              	.L9:
 161 0030 00100240 		.word	1073876992
 162              		.cfi_endproc
 163              	.LFE69:
 165              		.section	.text.HAL_TIM_PWM_PulseFinishedCallback,"ax",%progbits
 166              		.align	1
 167              		.global	HAL_TIM_PWM_PulseFinishedCallback
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	HAL_TIM_PWM_PulseFinishedCallback:
 173              	.LVL3:
 174              	.LFB71:
 123:Tests/target_tests.c **** 	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 175              		.loc 1 123 1 is_stmt 1 view -0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 123:Tests/target_tests.c **** 	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 179              		.loc 1 123 1 is_stmt 0 view .LVU30
 180 0000 08B5     		push	{r3, lr}
 181              	.LCFI6:
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 3, -8
 184              		.cfi_offset 14, -4
 124:Tests/target_tests.c **** }
 185              		.loc 1 124 2 is_stmt 1 view .LVU31
 186 0002 0021     		movs	r1, #0
 187 0004 0148     		ldr	r0, .L13
 188              	.LVL4:
 124:Tests/target_tests.c **** }
 189              		.loc 1 124 2 is_stmt 0 view .LVU32
 190 0006 FFF7FEFF 		bl	HAL_TIM_PWM_Stop_DMA
 191              	.LVL5:
 125:Tests/target_tests.c **** 
 192              		.loc 1 125 1 view .LVU33
 193 000a 08BD     		pop	{r3, pc}
 194              	.L14:
 195              		.align	2
 196              	.L13:
 197 000c 00000000 		.word	htim2
 198              		.cfi_endproc
 199              	.LFE71:
 201              		.section	.text.unity_config_put_c,"ax",%progbits
 202              		.align	1
 203              		.global	unity_config_put_c
 204              		.syntax unified
 205              		.thumb
ARM GAS  /tmp/cc4oNAaN.s 			page 7


 206              		.thumb_func
 208              	unity_config_put_c:
 209              	.LVL6:
 210              	.LFB73:
 131:Tests/target_tests.c **** 
 132:Tests/target_tests.c **** void unity_config_put_c(uint8_t a)
 133:Tests/target_tests.c **** {
 211              		.loc 1 133 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 8
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		.loc 1 133 1 is_stmt 0 view .LVU35
 216 0000 00B5     		push	{lr}
 217              	.LCFI7:
 218              		.cfi_def_cfa_offset 4
 219              		.cfi_offset 14, -4
 220 0002 83B0     		sub	sp, sp, #12
 221              	.LCFI8:
 222              		.cfi_def_cfa_offset 16
 223 0004 8DF80700 		strb	r0, [sp, #7]
 134:Tests/target_tests.c ****   (void) HAL_UART_Transmit(&huart1, &a, sizeof(a), 100U);
 224              		.loc 1 134 3 is_stmt 1 view .LVU36
 225              		.loc 1 134 10 is_stmt 0 view .LVU37
 226 0008 6423     		movs	r3, #100
 227 000a 0122     		movs	r2, #1
 228 000c 0DF10701 		add	r1, sp, #7
 229 0010 0248     		ldr	r0, .L17
 230              	.LVL7:
 231              		.loc 1 134 10 view .LVU38
 232 0012 FFF7FEFF 		bl	HAL_UART_Transmit
 233              	.LVL8:
 135:Tests/target_tests.c **** }
 234              		.loc 1 135 1 view .LVU39
 235 0016 03B0     		add	sp, sp, #12
 236              	.LCFI9:
 237              		.cfi_def_cfa_offset 4
 238              		@ sp needed
 239 0018 5DF804FB 		ldr	pc, [sp], #4
 240              	.L18:
 241              		.align	2
 242              	.L17:
 243 001c 00000000 		.word	huart1
 244              		.cfi_endproc
 245              	.LFE73:
 247              		.section	.text._kill,"ax",%progbits
 248              		.align	1
 249              		.global	_kill
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	_kill:
 255              	.LVL9:
 256              	.LFB74:
 136:Tests/target_tests.c **** 
 137:Tests/target_tests.c **** int _kill(int a, int b)
 138:Tests/target_tests.c **** {
 257              		.loc 1 138 1 is_stmt 1 view -0
ARM GAS  /tmp/cc4oNAaN.s 			page 8


 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		@ link register save eliminated.
 139:Tests/target_tests.c ****   return(-1);
 262              		.loc 1 139 3 view .LVU41
 140:Tests/target_tests.c **** }
 263              		.loc 1 140 1 is_stmt 0 view .LVU42
 264 0000 4FF0FF30 		mov	r0, #-1
 265              	.LVL10:
 266              		.loc 1 140 1 view .LVU43
 267 0004 7047     		bx	lr
 268              		.cfi_endproc
 269              	.LFE74:
 271              		.section	.text._getpid,"ax",%progbits
 272              		.align	1
 273              		.global	_getpid
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	_getpid:
 279              	.LFB75:
 141:Tests/target_tests.c ****  
 142:Tests/target_tests.c **** int _getpid()
 143:Tests/target_tests.c **** {
 280              		.loc 1 143 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 144:Tests/target_tests.c ****   return(1);
 285              		.loc 1 144 3 view .LVU45
 145:Tests/target_tests.c **** }
 286              		.loc 1 145 1 is_stmt 0 view .LVU46
 287 0000 0120     		movs	r0, #1
 288 0002 7047     		bx	lr
 289              		.cfi_endproc
 290              	.LFE75:
 292              		.section	.text._exit,"ax",%progbits
 293              		.align	1
 294              		.global	_exit
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 299              	_exit:
 300              	.LFB76:
 146:Tests/target_tests.c ****  
 147:Tests/target_tests.c **** void _exit(int a)
 148:Tests/target_tests.c **** {
 301              		.loc 1 148 1 is_stmt 1 view -0
 302              		.cfi_startproc
 303              		@ Volatile: function does not return.
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		@ link register save eliminated.
 307              	.LVL11:
 308              	.L22:
ARM GAS  /tmp/cc4oNAaN.s 			page 9


 149:Tests/target_tests.c ****   while(1)
 309              		.loc 1 149 3 view .LVU48
 150:Tests/target_tests.c **** 	{			
 151:Tests/target_tests.c **** 	}
 310              		.loc 1 151 2 view .LVU49
 149:Tests/target_tests.c ****   while(1)
 311              		.loc 1 149 8 view .LVU50
 312 0000 FEE7     		b	.L22
 313              		.cfi_endproc
 314              	.LFE76:
 316              		.section	.text.Error_Handler,"ax",%progbits
 317              		.align	1
 318              		.global	Error_Handler
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 323              	Error_Handler:
 324              	.LFB77:
 152:Tests/target_tests.c **** }
 153:Tests/target_tests.c **** 
 154:Tests/target_tests.c **** void Error_Handler(void)
 155:Tests/target_tests.c **** {
 325              		.loc 1 155 1 view -0
 326              		.cfi_startproc
 327              		@ Volatile: function does not return.
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 156:Tests/target_tests.c ****   __disable_irq();
 331              		.loc 1 156 3 view .LVU52
 332              	.LBB8:
 333              	.LBI8:
 334              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc4oNAaN.s 			page 10


  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/cc4oNAaN.s 			page 11


  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /tmp/cc4oNAaN.s 			page 12


 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 335              		.loc 2 140 27 view .LVU53
 336              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 337              		.loc 2 142 3 view .LVU54
 338              		.syntax unified
 339              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 340 0000 72B6     		cpsid i
 341              	@ 0 "" 2
 342              		.thumb
 343              		.syntax unified
 344              	.L24:
 345              	.LBE9:
 346              	.LBE8:
 157:Tests/target_tests.c ****   while (1)
 347              		.loc 1 157 3 view .LVU55
 158:Tests/target_tests.c ****   {
 159:Tests/target_tests.c ****   }
 348              		.loc 1 159 3 view .LVU56
 157:Tests/target_tests.c ****   while (1)
 349              		.loc 1 157 9 view .LVU57
 350 0002 FEE7     		b	.L24
 351              		.cfi_endproc
 352              	.LFE77:
 354              		.section	.text.MX_TIM2_Init,"ax",%progbits
 355              		.align	1
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	MX_TIM2_Init:
 361              	.LFB67:
  68:Tests/target_tests.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 362              		.loc 1 68 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 40
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366 0000 00B5     		push	{lr}
 367              	.LCFI10:
 368              		.cfi_def_cfa_offset 4
 369              		.cfi_offset 14, -4
 370 0002 8BB0     		sub	sp, sp, #44
 371              	.LCFI11:
 372              		.cfi_def_cfa_offset 48
  69:Tests/target_tests.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 373              		.loc 1 69 3 view .LVU59
  69:Tests/target_tests.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 374              		.loc 1 69 27 is_stmt 0 view .LVU60
 375 0004 0023     		movs	r3, #0
 376 0006 0893     		str	r3, [sp, #32]
 377 0008 0993     		str	r3, [sp, #36]
  70:Tests/target_tests.c **** 
 378              		.loc 1 70 3 is_stmt 1 view .LVU61
  70:Tests/target_tests.c **** 
 379              		.loc 1 70 22 is_stmt 0 view .LVU62
 380 000a 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/cc4oNAaN.s 			page 13


 381 000c 0293     		str	r3, [sp, #8]
 382 000e 0393     		str	r3, [sp, #12]
 383 0010 0493     		str	r3, [sp, #16]
 384 0012 0593     		str	r3, [sp, #20]
 385 0014 0693     		str	r3, [sp, #24]
 386 0016 0793     		str	r3, [sp, #28]
  72:Tests/target_tests.c ****   htim2.Init.Prescaler = 0;
 387              		.loc 1 72 3 is_stmt 1 view .LVU63
  72:Tests/target_tests.c ****   htim2.Init.Prescaler = 0;
 388              		.loc 1 72 18 is_stmt 0 view .LVU64
 389 0018 1548     		ldr	r0, .L33
 390 001a 4FF08042 		mov	r2, #1073741824
 391 001e 0260     		str	r2, [r0]
  73:Tests/target_tests.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 392              		.loc 1 73 3 is_stmt 1 view .LVU65
  73:Tests/target_tests.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 393              		.loc 1 73 24 is_stmt 0 view .LVU66
 394 0020 4360     		str	r3, [r0, #4]
  74:Tests/target_tests.c ****   htim2.Init.Period = 90-1;
 395              		.loc 1 74 3 is_stmt 1 view .LVU67
  74:Tests/target_tests.c ****   htim2.Init.Period = 90-1;
 396              		.loc 1 74 26 is_stmt 0 view .LVU68
 397 0022 8360     		str	r3, [r0, #8]
  75:Tests/target_tests.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 398              		.loc 1 75 3 is_stmt 1 view .LVU69
  75:Tests/target_tests.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 399              		.loc 1 75 21 is_stmt 0 view .LVU70
 400 0024 5922     		movs	r2, #89
 401 0026 C260     		str	r2, [r0, #12]
  76:Tests/target_tests.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 402              		.loc 1 76 3 is_stmt 1 view .LVU71
  76:Tests/target_tests.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 403              		.loc 1 76 28 is_stmt 0 view .LVU72
 404 0028 0361     		str	r3, [r0, #16]
  77:Tests/target_tests.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 405              		.loc 1 77 3 is_stmt 1 view .LVU73
  77:Tests/target_tests.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 406              		.loc 1 77 32 is_stmt 0 view .LVU74
 407 002a 8361     		str	r3, [r0, #24]
  78:Tests/target_tests.c ****     Error_Handler();
 408              		.loc 1 78 3 is_stmt 1 view .LVU75
  78:Tests/target_tests.c ****     Error_Handler();
 409              		.loc 1 78 7 is_stmt 0 view .LVU76
 410 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 411              	.LVL12:
  78:Tests/target_tests.c ****     Error_Handler();
 412              		.loc 1 78 6 discriminator 1 view .LVU77
 413 0030 C0B9     		cbnz	r0, .L30
  80:Tests/target_tests.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 414              		.loc 1 80 3 is_stmt 1 view .LVU78
  80:Tests/target_tests.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 415              		.loc 1 80 37 is_stmt 0 view .LVU79
 416 0032 0023     		movs	r3, #0
 417 0034 0893     		str	r3, [sp, #32]
  81:Tests/target_tests.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 418              		.loc 1 81 3 is_stmt 1 view .LVU80
  81:Tests/target_tests.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
ARM GAS  /tmp/cc4oNAaN.s 			page 14


 419              		.loc 1 81 33 is_stmt 0 view .LVU81
 420 0036 0993     		str	r3, [sp, #36]
  82:Tests/target_tests.c ****     Error_Handler();
 421              		.loc 1 82 3 is_stmt 1 view .LVU82
  82:Tests/target_tests.c ****     Error_Handler();
 422              		.loc 1 82 7 is_stmt 0 view .LVU83
 423 0038 08A9     		add	r1, sp, #32
 424 003a 0D48     		ldr	r0, .L33
 425 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 426              	.LVL13:
  82:Tests/target_tests.c ****     Error_Handler();
 427              		.loc 1 82 6 discriminator 1 view .LVU84
 428 0040 90B9     		cbnz	r0, .L31
  84:Tests/target_tests.c ****   sConfigOC.Pulse = 0;
 429              		.loc 1 84 3 is_stmt 1 view .LVU85
  84:Tests/target_tests.c ****   sConfigOC.Pulse = 0;
 430              		.loc 1 84 20 is_stmt 0 view .LVU86
 431 0042 6023     		movs	r3, #96
 432 0044 0193     		str	r3, [sp, #4]
  85:Tests/target_tests.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 433              		.loc 1 85 3 is_stmt 1 view .LVU87
  85:Tests/target_tests.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 434              		.loc 1 85 19 is_stmt 0 view .LVU88
 435 0046 0022     		movs	r2, #0
 436 0048 0292     		str	r2, [sp, #8]
  86:Tests/target_tests.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 437              		.loc 1 86 3 is_stmt 1 view .LVU89
  86:Tests/target_tests.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 438              		.loc 1 86 24 is_stmt 0 view .LVU90
 439 004a 0392     		str	r2, [sp, #12]
  87:Tests/target_tests.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 440              		.loc 1 87 3 is_stmt 1 view .LVU91
  87:Tests/target_tests.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 441              		.loc 1 87 24 is_stmt 0 view .LVU92
 442 004c 0592     		str	r2, [sp, #20]
  88:Tests/target_tests.c ****     Error_Handler();
 443              		.loc 1 88 3 is_stmt 1 view .LVU93
  88:Tests/target_tests.c ****     Error_Handler();
 444              		.loc 1 88 7 is_stmt 0 view .LVU94
 445 004e 01A9     		add	r1, sp, #4
 446 0050 0748     		ldr	r0, .L33
 447 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 448              	.LVL14:
  88:Tests/target_tests.c ****     Error_Handler();
 449              		.loc 1 88 6 discriminator 1 view .LVU95
 450 0056 48B9     		cbnz	r0, .L32
  91:Tests/target_tests.c **** }
 451              		.loc 1 91 3 is_stmt 1 view .LVU96
 452 0058 0548     		ldr	r0, .L33
 453 005a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 454              	.LVL15:
  92:Tests/target_tests.c **** 
 455              		.loc 1 92 1 is_stmt 0 view .LVU97
 456 005e 0BB0     		add	sp, sp, #44
 457              	.LCFI12:
 458              		.cfi_remember_state
 459              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cc4oNAaN.s 			page 15


 460              		@ sp needed
 461 0060 5DF804FB 		ldr	pc, [sp], #4
 462              	.L30:
 463              	.LCFI13:
 464              		.cfi_restore_state
  79:Tests/target_tests.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 465              		.loc 1 79 5 is_stmt 1 view .LVU98
 466 0064 FFF7FEFF 		bl	Error_Handler
 467              	.LVL16:
 468              	.L31:
  83:Tests/target_tests.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 469              		.loc 1 83 5 view .LVU99
 470 0068 FFF7FEFF 		bl	Error_Handler
 471              	.LVL17:
 472              	.L32:
  89:Tests/target_tests.c **** 
 473              		.loc 1 89 5 view .LVU100
 474 006c FFF7FEFF 		bl	Error_Handler
 475              	.LVL18:
 476              	.L34:
 477              		.align	2
 478              	.L33:
 479 0070 00000000 		.word	htim2
 480              		.cfi_endproc
 481              	.LFE67:
 483              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 484              		.align	1
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 489              	MX_USART1_UART_Init:
 490              	.LFB68:
  95:Tests/target_tests.c ****   huart1.Instance = USART1;
 491              		.loc 1 95 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495 0000 08B5     		push	{r3, lr}
 496              	.LCFI14:
 497              		.cfi_def_cfa_offset 8
 498              		.cfi_offset 3, -8
 499              		.cfi_offset 14, -4
  96:Tests/target_tests.c ****   huart1.Init.BaudRate = 115200;
 500              		.loc 1 96 3 view .LVU102
  96:Tests/target_tests.c ****   huart1.Init.BaudRate = 115200;
 501              		.loc 1 96 19 is_stmt 0 view .LVU103
 502 0002 0A48     		ldr	r0, .L39
 503 0004 0A4B     		ldr	r3, .L39+4
 504 0006 0360     		str	r3, [r0]
  97:Tests/target_tests.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 505              		.loc 1 97 3 is_stmt 1 view .LVU104
  97:Tests/target_tests.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 506              		.loc 1 97 24 is_stmt 0 view .LVU105
 507 0008 4FF4E133 		mov	r3, #115200
 508 000c 4360     		str	r3, [r0, #4]
  98:Tests/target_tests.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 509              		.loc 1 98 3 is_stmt 1 view .LVU106
ARM GAS  /tmp/cc4oNAaN.s 			page 16


  98:Tests/target_tests.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 510              		.loc 1 98 26 is_stmt 0 view .LVU107
 511 000e 0023     		movs	r3, #0
 512 0010 8360     		str	r3, [r0, #8]
  99:Tests/target_tests.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 513              		.loc 1 99 3 is_stmt 1 view .LVU108
  99:Tests/target_tests.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 514              		.loc 1 99 24 is_stmt 0 view .LVU109
 515 0012 C360     		str	r3, [r0, #12]
 100:Tests/target_tests.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 516              		.loc 1 100 3 is_stmt 1 view .LVU110
 100:Tests/target_tests.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 517              		.loc 1 100 22 is_stmt 0 view .LVU111
 518 0014 0361     		str	r3, [r0, #16]
 101:Tests/target_tests.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 519              		.loc 1 101 3 is_stmt 1 view .LVU112
 101:Tests/target_tests.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 520              		.loc 1 101 20 is_stmt 0 view .LVU113
 521 0016 0C22     		movs	r2, #12
 522 0018 4261     		str	r2, [r0, #20]
 102:Tests/target_tests.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 523              		.loc 1 102 3 is_stmt 1 view .LVU114
 102:Tests/target_tests.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 524              		.loc 1 102 25 is_stmt 0 view .LVU115
 525 001a 8361     		str	r3, [r0, #24]
 103:Tests/target_tests.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 526              		.loc 1 103 3 is_stmt 1 view .LVU116
 103:Tests/target_tests.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 527              		.loc 1 103 28 is_stmt 0 view .LVU117
 528 001c C361     		str	r3, [r0, #28]
 104:Tests/target_tests.c ****     Error_Handler();
 529              		.loc 1 104 3 is_stmt 1 view .LVU118
 104:Tests/target_tests.c ****     Error_Handler();
 530              		.loc 1 104 7 is_stmt 0 view .LVU119
 531 001e FFF7FEFF 		bl	HAL_UART_Init
 532              	.LVL19:
 104:Tests/target_tests.c ****     Error_Handler();
 533              		.loc 1 104 6 discriminator 1 view .LVU120
 534 0022 00B9     		cbnz	r0, .L38
 106:Tests/target_tests.c **** 
 535              		.loc 1 106 1 view .LVU121
 536 0024 08BD     		pop	{r3, pc}
 537              	.L38:
 105:Tests/target_tests.c **** }
 538              		.loc 1 105 5 is_stmt 1 view .LVU122
 539 0026 FFF7FEFF 		bl	Error_Handler
 540              	.LVL20:
 541              	.L40:
 542 002a 00BF     		.align	2
 543              	.L39:
 544 002c 00000000 		.word	huart1
 545 0030 00380140 		.word	1073821696
 546              		.cfi_endproc
 547              	.LFE68:
 549              		.section	.text.SystemClock_Config,"ax",%progbits
 550              		.align	1
 551              		.global	SystemClock_Config
ARM GAS  /tmp/cc4oNAaN.s 			page 17


 552              		.syntax unified
 553              		.thumb
 554              		.thumb_func
 556              	SystemClock_Config:
 557              	.LFB66:
  42:Tests/target_tests.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 558              		.loc 1 42 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 64
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562 0000 00B5     		push	{lr}
 563              	.LCFI15:
 564              		.cfi_def_cfa_offset 4
 565              		.cfi_offset 14, -4
 566 0002 91B0     		sub	sp, sp, #68
 567              	.LCFI16:
 568              		.cfi_def_cfa_offset 72
  43:Tests/target_tests.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 569              		.loc 1 43 3 view .LVU124
  43:Tests/target_tests.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 570              		.loc 1 43 22 is_stmt 0 view .LVU125
 571 0004 2822     		movs	r2, #40
 572 0006 0021     		movs	r1, #0
 573 0008 06A8     		add	r0, sp, #24
 574 000a FFF7FEFF 		bl	memset
 575              	.LVL21:
  44:Tests/target_tests.c **** 
 576              		.loc 1 44 3 is_stmt 1 view .LVU126
  44:Tests/target_tests.c **** 
 577              		.loc 1 44 22 is_stmt 0 view .LVU127
 578 000e 0023     		movs	r3, #0
 579 0010 0193     		str	r3, [sp, #4]
 580 0012 0293     		str	r3, [sp, #8]
 581 0014 0393     		str	r3, [sp, #12]
 582 0016 0493     		str	r3, [sp, #16]
 583 0018 0593     		str	r3, [sp, #20]
  46:Tests/target_tests.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 584              		.loc 1 46 3 is_stmt 1 view .LVU128
  46:Tests/target_tests.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 585              		.loc 1 46 36 is_stmt 0 view .LVU129
 586 001a 0122     		movs	r2, #1
 587 001c 0692     		str	r2, [sp, #24]
  47:Tests/target_tests.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 588              		.loc 1 47 3 is_stmt 1 view .LVU130
  47:Tests/target_tests.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 589              		.loc 1 47 30 is_stmt 0 view .LVU131
 590 001e 4FF48033 		mov	r3, #65536
 591 0022 0793     		str	r3, [sp, #28]
  48:Tests/target_tests.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 592              		.loc 1 48 3 is_stmt 1 view .LVU132
  49:Tests/target_tests.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 593              		.loc 1 49 3 view .LVU133
  49:Tests/target_tests.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 594              		.loc 1 49 30 is_stmt 0 view .LVU134
 595 0024 0A92     		str	r2, [sp, #40]
  50:Tests/target_tests.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 596              		.loc 1 50 3 is_stmt 1 view .LVU135
ARM GAS  /tmp/cc4oNAaN.s 			page 18


  50:Tests/target_tests.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 597              		.loc 1 50 34 is_stmt 0 view .LVU136
 598 0026 0222     		movs	r2, #2
 599 0028 0D92     		str	r2, [sp, #52]
  51:Tests/target_tests.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 600              		.loc 1 51 3 is_stmt 1 view .LVU137
  51:Tests/target_tests.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 601              		.loc 1 51 35 is_stmt 0 view .LVU138
 602 002a 0E93     		str	r3, [sp, #56]
  52:Tests/target_tests.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 603              		.loc 1 52 3 is_stmt 1 view .LVU139
  52:Tests/target_tests.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 604              		.loc 1 52 32 is_stmt 0 view .LVU140
 605 002c 4FF4E013 		mov	r3, #1835008
 606 0030 0F93     		str	r3, [sp, #60]
  53:Tests/target_tests.c ****     Error_Handler();
 607              		.loc 1 53 3 is_stmt 1 view .LVU141
  53:Tests/target_tests.c ****     Error_Handler();
 608              		.loc 1 53 7 is_stmt 0 view .LVU142
 609 0032 06A8     		add	r0, sp, #24
 610 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 611              	.LVL22:
  53:Tests/target_tests.c ****     Error_Handler();
 612              		.loc 1 53 6 discriminator 1 view .LVU143
 613 0038 80B9     		cbnz	r0, .L45
  56:Tests/target_tests.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 614              		.loc 1 56 3 is_stmt 1 view .LVU144
  56:Tests/target_tests.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 615              		.loc 1 56 31 is_stmt 0 view .LVU145
 616 003a 0F23     		movs	r3, #15
 617 003c 0193     		str	r3, [sp, #4]
  58:Tests/target_tests.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 618              		.loc 1 58 3 is_stmt 1 view .LVU146
  58:Tests/target_tests.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 619              		.loc 1 58 34 is_stmt 0 view .LVU147
 620 003e 0221     		movs	r1, #2
 621 0040 0291     		str	r1, [sp, #8]
  59:Tests/target_tests.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 622              		.loc 1 59 3 is_stmt 1 view .LVU148
  59:Tests/target_tests.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 623              		.loc 1 59 35 is_stmt 0 view .LVU149
 624 0042 0023     		movs	r3, #0
 625 0044 0393     		str	r3, [sp, #12]
  60:Tests/target_tests.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 626              		.loc 1 60 3 is_stmt 1 view .LVU150
  60:Tests/target_tests.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 627              		.loc 1 60 36 is_stmt 0 view .LVU151
 628 0046 4FF48062 		mov	r2, #1024
 629 004a 0492     		str	r2, [sp, #16]
  61:Tests/target_tests.c **** 
 630              		.loc 1 61 3 is_stmt 1 view .LVU152
  61:Tests/target_tests.c **** 
 631              		.loc 1 61 36 is_stmt 0 view .LVU153
 632 004c 0593     		str	r3, [sp, #20]
  63:Tests/target_tests.c ****     Error_Handler();
 633              		.loc 1 63 3 is_stmt 1 view .LVU154
  63:Tests/target_tests.c ****     Error_Handler();
ARM GAS  /tmp/cc4oNAaN.s 			page 19


 634              		.loc 1 63 7 is_stmt 0 view .LVU155
 635 004e 01A8     		add	r0, sp, #4
 636 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 637              	.LVL23:
  63:Tests/target_tests.c ****     Error_Handler();
 638              		.loc 1 63 6 discriminator 1 view .LVU156
 639 0054 20B9     		cbnz	r0, .L46
  65:Tests/target_tests.c **** 
 640              		.loc 1 65 1 view .LVU157
 641 0056 11B0     		add	sp, sp, #68
 642              	.LCFI17:
 643              		.cfi_remember_state
 644              		.cfi_def_cfa_offset 4
 645              		@ sp needed
 646 0058 5DF804FB 		ldr	pc, [sp], #4
 647              	.L45:
 648              	.LCFI18:
 649              		.cfi_restore_state
  54:Tests/target_tests.c **** 
 650              		.loc 1 54 5 is_stmt 1 view .LVU158
 651 005c FFF7FEFF 		bl	Error_Handler
 652              	.LVL24:
 653              	.L46:
  64:Tests/target_tests.c **** }
 654              		.loc 1 64 5 view .LVU159
 655 0060 FFF7FEFF 		bl	Error_Handler
 656              	.LVL25:
 657              		.cfi_endproc
 658              	.LFE66:
 660              		.section	.text.main,"ax",%progbits
 661              		.align	1
 662              		.global	main
 663              		.syntax unified
 664              		.thumb
 665              		.thumb_func
 667              	main:
 668              	.LFB65:
  28:Tests/target_tests.c ****   HAL_Init();
 669              		.loc 1 28 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673 0000 08B5     		push	{r3, lr}
 674              	.LCFI19:
 675              		.cfi_def_cfa_offset 8
 676              		.cfi_offset 3, -8
 677              		.cfi_offset 14, -4
  29:Tests/target_tests.c **** 
 678              		.loc 1 29 3 view .LVU161
 679 0002 FFF7FEFF 		bl	HAL_Init
 680              	.LVL26:
  31:Tests/target_tests.c **** 
 681              		.loc 1 31 3 view .LVU162
 682 0006 FFF7FEFF 		bl	SystemClock_Config
 683              	.LVL27:
  33:Tests/target_tests.c ****   MX_DMA_Init();
 684              		.loc 1 33 3 view .LVU163
ARM GAS  /tmp/cc4oNAaN.s 			page 20


 685 000a FFF7FEFF 		bl	MX_GPIO_Init
 686              	.LVL28:
  34:Tests/target_tests.c ****   MX_TIM2_Init();
 687              		.loc 1 34 3 view .LVU164
 688 000e FFF7FEFF 		bl	MX_DMA_Init
 689              	.LVL29:
  35:Tests/target_tests.c ****   MX_USART1_UART_Init();
 690              		.loc 1 35 3 view .LVU165
 691 0012 FFF7FEFF 		bl	MX_TIM2_Init
 692              	.LVL30:
  36:Tests/target_tests.c **** 
 693              		.loc 1 36 3 view .LVU166
 694 0016 FFF7FEFF 		bl	MX_USART1_UART_Init
 695              	.LVL31:
  38:Tests/target_tests.c **** }
 696              		.loc 1 38 3 view .LVU167
  38:Tests/target_tests.c **** }
 697              		.loc 1 38 10 is_stmt 0 view .LVU168
 698 001a 034A     		ldr	r2, .L49
 699 001c 0021     		movs	r1, #0
 700 001e 0846     		mov	r0, r1
 701 0020 FFF7FEFF 		bl	UnityMain
 702              	.LVL32:
  39:Tests/target_tests.c **** 
 703              		.loc 1 39 1 view .LVU169
 704 0024 08BD     		pop	{r3, pc}
 705              	.L50:
 706 0026 00BF     		.align	2
 707              	.L49:
 708 0028 00000000 		.word	run_all_tests
 709              		.cfi_endproc
 710              	.LFE65:
 712              		.global	led_panels_tim
 713              		.section	.data.led_panels_tim,"aw"
 714              		.align	2
 717              	led_panels_tim:
 718 0000 00000000 		.word	htim2
 719              		.global	hdma_tim2_ch1
 720              		.section	.bss.hdma_tim2_ch1,"aw",%nobits
 721              		.align	2
 724              	hdma_tim2_ch1:
 725 0000 00000000 		.space	68
 725      00000000 
 725      00000000 
 725      00000000 
 725      00000000 
 726              		.global	htim2
 727              		.section	.bss.htim2,"aw",%nobits
 728              		.align	2
 731              	htim2:
 732 0000 00000000 		.space	72
 732      00000000 
 732      00000000 
 732      00000000 
 732      00000000 
 733              		.global	huart1
 734              		.section	.bss.huart1,"aw",%nobits
ARM GAS  /tmp/cc4oNAaN.s 			page 21


 735              		.align	2
 738              	huart1:
 739 0000 00000000 		.space	72
 739      00000000 
 739      00000000 
 739      00000000 
 739      00000000 
 740              		.text
 741              	.Letext0:
 742              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 743              		.file 4 "/usr/local/src/arm-gnu-toolchain-13.2/arm-none-eabi/include/machine/_default_types.h"
 744              		.file 5 "/usr/local/src/arm-gnu-toolchain-13.2/arm-none-eabi/include/sys/_stdint.h"
 745              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 746              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 747              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 748              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 749              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 750              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 751              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 752              		.file 13 "Core/Inc/main.h"
 753              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 754              		.file 15 "External/Unity-2.5.2/extras/fixture/src/unity_fixture.h"
 755              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 756              		.file 17 "<built-in>"
ARM GAS  /tmp/cc4oNAaN.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 target_tests.c
     /tmp/cc4oNAaN.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/cc4oNAaN.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cc4oNAaN.s:74     .text.MX_GPIO_Init:0000002c $d
     /tmp/cc4oNAaN.s:79     .text.run_all_tests:00000000 $t
     /tmp/cc4oNAaN.s:84     .text.run_all_tests:00000000 run_all_tests
     /tmp/cc4oNAaN.s:108    .text.MX_DMA_Init:00000000 $t
     /tmp/cc4oNAaN.s:113    .text.MX_DMA_Init:00000000 MX_DMA_Init
     /tmp/cc4oNAaN.s:161    .text.MX_DMA_Init:00000030 $d
     /tmp/cc4oNAaN.s:166    .text.HAL_TIM_PWM_PulseFinishedCallback:00000000 $t
     /tmp/cc4oNAaN.s:172    .text.HAL_TIM_PWM_PulseFinishedCallback:00000000 HAL_TIM_PWM_PulseFinishedCallback
     /tmp/cc4oNAaN.s:197    .text.HAL_TIM_PWM_PulseFinishedCallback:0000000c $d
     /tmp/cc4oNAaN.s:731    .bss.htim2:00000000 htim2
     /tmp/cc4oNAaN.s:202    .text.unity_config_put_c:00000000 $t
     /tmp/cc4oNAaN.s:208    .text.unity_config_put_c:00000000 unity_config_put_c
     /tmp/cc4oNAaN.s:243    .text.unity_config_put_c:0000001c $d
     /tmp/cc4oNAaN.s:738    .bss.huart1:00000000 huart1
     /tmp/cc4oNAaN.s:248    .text._kill:00000000 $t
     /tmp/cc4oNAaN.s:254    .text._kill:00000000 _kill
     /tmp/cc4oNAaN.s:272    .text._getpid:00000000 $t
     /tmp/cc4oNAaN.s:278    .text._getpid:00000000 _getpid
     /tmp/cc4oNAaN.s:293    .text._exit:00000000 $t
     /tmp/cc4oNAaN.s:299    .text._exit:00000000 _exit
     /tmp/cc4oNAaN.s:317    .text.Error_Handler:00000000 $t
     /tmp/cc4oNAaN.s:323    .text.Error_Handler:00000000 Error_Handler
     /tmp/cc4oNAaN.s:355    .text.MX_TIM2_Init:00000000 $t
     /tmp/cc4oNAaN.s:360    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/cc4oNAaN.s:479    .text.MX_TIM2_Init:00000070 $d
     /tmp/cc4oNAaN.s:484    .text.MX_USART1_UART_Init:00000000 $t
     /tmp/cc4oNAaN.s:489    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/cc4oNAaN.s:544    .text.MX_USART1_UART_Init:0000002c $d
     /tmp/cc4oNAaN.s:550    .text.SystemClock_Config:00000000 $t
     /tmp/cc4oNAaN.s:556    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc4oNAaN.s:661    .text.main:00000000 $t
     /tmp/cc4oNAaN.s:667    .text.main:00000000 main
     /tmp/cc4oNAaN.s:708    .text.main:00000028 $d
     /tmp/cc4oNAaN.s:717    .data.led_panels_tim:00000000 led_panels_tim
     /tmp/cc4oNAaN.s:714    .data.led_panels_tim:00000000 $d
     /tmp/cc4oNAaN.s:724    .bss.hdma_tim2_ch1:00000000 hdma_tim2_ch1
     /tmp/cc4oNAaN.s:721    .bss.hdma_tim2_ch1:00000000 $d
     /tmp/cc4oNAaN.s:728    .bss.htim2:00000000 $d
     /tmp/cc4oNAaN.s:735    .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
TEST_led_panels_driver_GROUP_RUNNER
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Stop_DMA
HAL_UART_Transmit
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_UART_Init
memset
HAL_RCC_OscConfig
ARM GAS  /tmp/cc4oNAaN.s 			page 23


HAL_RCC_ClockConfig
HAL_Init
UnityMain
