
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.426346                       # Number of seconds simulated
sim_ticks                                426345668000                       # Number of ticks simulated
final_tick                               926445748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 381621                       # Simulator instruction rate (inst/s)
host_op_rate                                   381621                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54234122                       # Simulator tick rate (ticks/s)
host_mem_usage                                2207712                       # Number of bytes of host memory used
host_seconds                                  7861.21                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       171072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3566144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3737216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       171072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        171072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3066240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3066240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         2673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        55721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               58394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         47910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       401252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      8364443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               8765695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       401252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           401252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7191911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7191911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7191911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       401252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      8364443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15957606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       58394                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                      47910                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                     58394                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                    47910                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                    3737216                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 3066240                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd              3737216                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              3066240                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                3806                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                3682                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                3243                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                3804                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                3808                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                3294                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                3231                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                3488                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                3756                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                3250                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10               3182                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11               3558                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12               4066                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13               4439                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14               3804                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15               3976                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                3159                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                2786                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                2818                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                3085                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                2899                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                2740                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                2783                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                3000                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                3034                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                2934                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               2819                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               3094                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               3244                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               3410                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               3021                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               3084                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  426200029500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                 58394                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                47910                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                   44795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.902960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.909099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.547170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64           19377     45.55%     45.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          10442     24.55%     70.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192           6930     16.29%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256           2089      4.91%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320            814      1.91%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384            883      2.08%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448            316      0.74%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512            295      0.69%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576            226      0.53%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640            178      0.42%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704            121      0.28%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768            110      0.26%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832             72      0.17%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896             62      0.15%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960             45      0.11%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024            39      0.09%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088            40      0.09%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152            25      0.06%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216            27      0.06%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280            51      0.12%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344            33      0.08%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408            35      0.08%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472            78      0.18%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536            85      0.20%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600            20      0.05%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664            15      0.04%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728            13      0.03%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792            28      0.07%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856            12      0.03%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920             6      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984             6      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048            12      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             6      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176             6      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240             2      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304             8      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368             3      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432             3      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560             5      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624             1      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752             2      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816             5      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880             1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944             1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264             1      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328             3      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776             1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42539                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1711132500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              3064347500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                  291935000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                1061280000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     29306.74                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18176.65                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                52483.39                       # Average memory access latency
system.mem_ctrls.avgRdBW                         8.77                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         7.19                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 8.77                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 7.19                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.01                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.36                       # Average write queue length over time
system.mem_ctrls.readRowHits                    42493                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21264                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4009256.75                       # Average gap between requests
system.membus.throughput                     15957606                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               27002                       # Transaction distribution
system.membus.trans_dist::ReadResp              27002                       # Transaction distribution
system.membus.trans_dist::Writeback             47910                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31392                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31392                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       164698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 164698                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port      6803456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total             6803456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                6803456                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           244792000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          276786000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       196172960                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    139856699                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4912899                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    137644971                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       128737938                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.528980                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22178889                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        33292                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            627157310                       # DTB read hits
system.switch_cpus.dtb.read_misses             648163                       # DTB read misses
system.switch_cpus.dtb.read_acv                   207                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        627805473                       # DTB read accesses
system.switch_cpus.dtb.write_hits           160086940                       # DTB write hits
system.switch_cpus.dtb.write_misses            116828                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       160203768                       # DTB write accesses
system.switch_cpus.dtb.data_hits            787244250                       # DTB hits
system.switch_cpus.dtb.data_misses             764991                       # DTB misses
system.switch_cpus.dtb.data_acv                   207                       # DTB access violations
system.switch_cpus.dtb.data_accesses        788009241                       # DTB accesses
system.switch_cpus.itb.fetch_hits           250448931                       # ITB hits
system.switch_cpus.itb.fetch_misses              3435                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       250452366                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   12                       # Number of system calls
system.switch_cpus.numCycles                852691339                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    257623804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2228511966                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           196172960                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    150916827                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             383891310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        21608682                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      192352454                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          800                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        21719                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         250448931                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1812843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    850032104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.621680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.375822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        466140794     54.84%     54.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         36787290      4.33%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         34583854      4.07%     63.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22206709      2.61%     65.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         36077974      4.24%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16943076      1.99%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19240333      2.26%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32949025      3.88%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        185103049     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    850032104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.230063                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.613504                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        286615807                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     166879668                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         352829614                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      27750047                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15956967                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     23652808                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        201301                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2209172785                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        253408                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15956967                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        300407661                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         7392242                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     96762287                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         366956547                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      62556399                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2191609316                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2498                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         150975                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      47385614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1802941533                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3075907137                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3029706793                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     46200344                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1683770652                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        119170858                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      8249006                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          571                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         171916223                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    638202225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    166812158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     27305483                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17947389                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2117207171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1101                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2076066356                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1090502                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    116221676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     77444247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    850032104                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.442339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.018177                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    196742846     23.15%     23.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    130138977     15.31%     38.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    137514975     16.18%     54.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    129416683     15.22%     69.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    100236317     11.79%     81.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     83027919      9.77%     91.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     47625203      5.60%     97.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     21822173      2.57%     99.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3507011      0.41%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    850032104                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5521291     24.07%     24.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           2363      0.01%     24.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           624      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1046      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          111      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            11      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          122      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       13734569     59.89%     83.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3674174     16.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      4114445      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1248792266     60.15%     60.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9407400      0.45%     60.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12034608      0.58%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp       390508      0.02%     61.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      6513438      0.31%     61.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       188923      0.01%     61.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2062004      0.10%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt          363      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    631618215     30.42%     92.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    160944186      7.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2076066356                       # Type of FU issued
system.switch_cpus.iq.rate                   2.434722                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            22934311                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011047                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4956165982                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2197517783                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2023222597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     70023646                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     36122625                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     34813659                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2059830401                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        35055821                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     24752538                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30555505                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       140573                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       213033                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9801624                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3414                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        42157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15956967                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1875952                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        191563                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2160079002                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2632892                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     638202225                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    166812158                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          570                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         137644                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         18357                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       213033                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3444639                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1644805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5089444                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2066125461                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     627816399                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9940894                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42870730                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            788020240                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        180886412                       # Number of branches executed
system.switch_cpus.iew.exec_stores          160203841                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.423064                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2060971819                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2058036256                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1276237502                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1537550146                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.413577                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.830046                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    108709614                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4727959                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    834075137                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.445529                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.740269                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    284255735     34.08%     34.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    161607057     19.38%     53.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88051403     10.56%     64.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49527815      5.94%     69.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     59271877      7.11%     77.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41875913      5.02%     82.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31429132      3.77%     85.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     26029732      3.12%     88.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     92026473     11.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    834075137                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2039755081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2039755081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              764657250                       # Number of memory references committed
system.switch_cpus.commit.loads             607646718                       # Number of loads committed
system.switch_cpus.commit.membars                 490                       # Number of memory barriers committed
system.switch_cpus.commit.branches          174173711                       # Number of branches committed
system.switch_cpus.commit.fp_insts           34393396                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970245725                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     20001689                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      92026473                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2885559618                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4312912503                       # The number of ROB writes
system.switch_cpus.timesIdled                   38333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2659235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.426346                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.426346                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.345515                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.345515                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2928480727                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1709615435                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          25180116                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         23517902                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         4344041                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2058202                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                28                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 7                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.000854                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.000214                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1852891494                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         867705.194366                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          867705.194366                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg             389.277000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                     58394                       # number of replacements
system.l2.tags.tagsinuse                 32388.115354                       # Cycle average of tags in use
system.l2.tags.total_refs                     5752498                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90766                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.377234                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    23161.455038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1165.710954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6482.213299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        969.754815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        608.981248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.706832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.197821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.029595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.018585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988407                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       389943                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1923520                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2313463                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2439173                       # number of Writeback hits
system.l2.Writeback_hits::total               2439173                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       905078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                905078                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        389943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2828598                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3218541                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       389943                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2828598                       # number of overall hits
system.l2.overall_hits::total                 3218541                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         2673                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        24329                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27002                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        31392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31392                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         2673                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        55721                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58394                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         2673                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        55721                       # number of overall misses
system.l2.overall_misses::total                 58394                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    225441250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1852082500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2077523750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   3118169750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3118169750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    225441250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   4970252250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5195693500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    225441250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   4970252250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5195693500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       392616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1947849                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2340465                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2439173                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2439173                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       936470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            936470                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       392616                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2884319                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3276935                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       392616                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2884319                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3276935                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.006808                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.012490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.011537                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.033522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033522                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.006808                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.019319                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017820                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.006808                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.019319                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017820                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84340.160868                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 76126.536232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76939.624843                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 99330.076134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99330.076134                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84340.160868                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89198.906157                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88976.495873                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84340.160868                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89198.906157                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88976.495873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                47910                       # number of writebacks
system.l2.writebacks::total                     47910                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         2673                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        24329                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27002                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        31392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31392                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         2673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        55721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58394                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         2673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        55721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58394                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    194755750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1572709500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1767465250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2757868250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2757868250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    194755750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   4330577750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4525333500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    194755750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   4330577750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4525333500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.006808                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.012490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.011537                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.033522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033522                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.006808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.019319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017820                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.006808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.019319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017820                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72860.362888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 64643.409100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65456.827272                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 87852.581868                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87852.581868                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72860.362888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77718.952460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77496.549303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72860.362888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77718.952460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77496.549303                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   858061605                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2340465                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2340465                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2439173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           936470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          936469                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       785232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8207810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8993042                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     25127424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    340703424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          365830848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             365830848                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         5297227000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         590108652                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4339800954                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1852891495                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 6311312.992888                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  6311312.992888                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      53.224000                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            392616                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           378620002                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            393640                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            961.843314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   948.592155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    75.407845                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.926360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.073640                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    250047076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       250047076                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    250047076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        250047076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    250047076                       # number of overall hits
system.cpu.icache.overall_hits::total       250047076                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       401852                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        401852                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       401852                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         401852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       401852                       # number of overall misses
system.cpu.icache.overall_misses::total        401852                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3460620703                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3460620703                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3460620703                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3460620703                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3460620703                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3460620703                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    250448928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    250448928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    250448928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    250448928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    250448928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    250448928                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001605                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001605                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001605                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001605                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001605                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  8611.679681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8611.679681                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  8611.679681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8611.679681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  8611.679681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8611.679681                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3441                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         9236                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9236                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         9236                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9236                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         9236                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9236                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       392616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       392616                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       392616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       392616                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       392616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       392616                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2575886845                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2575886845                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2575886845                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2575886845                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2575886845                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2575886845                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001568                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001568                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001568                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001568                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  6560.830035                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6560.830035                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  6560.830035                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6560.830035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  6560.830035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6560.830035                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           35                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.034180                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1852891496                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 15946997.748142                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  15946997.748142                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      12.584000                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2884318                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           753293800                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2885342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.076087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.209651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.790349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001748                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    597945907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       597945907                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    154363932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      154363932                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          488                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          488                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    752309839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        752309839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    752309839                       # number of overall hits
system.cpu.dcache.overall_hits::total       752309839                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4423920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4423920                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2646110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2646110                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      7070030                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7070030                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      7070030                       # number of overall misses
system.cpu.dcache.overall_misses::total       7070030                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  34064458451                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34064458451                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  28045168146                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28045168146                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        40500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  62109626597                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62109626597                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  62109626597                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62109626597                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    602369827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    602369827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157010042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    759379869                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759379869                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    759379869                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759379869                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007344                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016853                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009310                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009310                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009310                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7700.062038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7700.062038                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 10598.640323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10598.640323                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         8100                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         8100                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8784.916980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8784.916980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8784.916980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8784.916980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       315528                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4123                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             25430                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.407707                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.883721                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2439173                       # number of writebacks
system.cpu.dcache.writebacks::total           2439173                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2475959                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2475959                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1709756                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1709756                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4185715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4185715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4185715                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4185715                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1947961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1947961                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       936354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       936354                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2884315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2884315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2884315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2884315                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  13696866796                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13696866796                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   8788267934                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8788267934                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  22485134730                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22485134730                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  22485134730                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22485134730                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008114                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003798                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  7031.386561                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7031.386561                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  9385.625451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9385.625451                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  7795.658494                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7795.658494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  7795.658494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7795.658494                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
