{"position": "Integration Engineer", "company": "Intel Corporation", "profiles": ["Summary - Assisted in assembly of novel Photo-assisted Microwave Plasma MOCVD (II-VI Nano-crystal growth) reactor \n- Maintained: \no Photo-assisted Microwave Plasma MOCVD reactor \no Veeco Thermal and Electron Beam evaporation station \no High temperature ovens for Silicon device processing \no UV photolithography station \no Plasma asher, Alpha step, Ellipsometer and Filmetrics \n- Worked on: \no More than fifty different patterned masks for different device fabrications \no Long-channel (3-50\u03bcm) and short channel (sub-22nm) FETs \no Si, InGaAs, InP, Ge, SOS, and SOI wafers \n- Conducted: \no MOVPE growth and device fabrication of ZnSe, ZnS (and their variation ) based material systems on III-V and IV substrates \no Characterization of II-VI and IV semiconductor quantum dots with atomic force microscopy, fluorescence and photoluminescence spectroscopy, X-ray diffraction spectroscopy, and absorption spectroscopy \no C-V and I-V measurements using different analyzing tools (at least 6 tools) \n- Fabricated novel devices like: \no Bistable, three-state quantum dot, and multiple state FETs {Spatial Wavefunction Switched Field-Effect Transistors (SWS-FETs)} \n- Fabricated devices like: \no CMOS FETs, solar cells, planar glucose sensors, CNT-FETs, QD nonvolatile memory using (Ge-GeOx, Si-SiOx, and ZnCdSe) cladded dots, SCRs, Triacs, MOS inverters, MOS capacitors, SAW modulators, quantum wells with quantum dot InGaAs FET, and EL devices \n- User member of Cornell nanofabrication facility (cleanroom class 1000) since 2008 Specialties:-process engineering and fabricating devices in LED using different materials. \n- fabricated devices incorporating novel processed high luminescence cladded quantum dots in nonvolatile memory devices.  \n- Research is incorporating these quantum dots in various types of devices.  \n- Well versed in photo-lithography and modeling of novel devices like Bistable, three state quantum dot, and multiple state FETs {Spatial Wavefunction Switched Field-Effect Transistors (SWS-FETs)}. Summary - Assisted in assembly of novel Photo-assisted Microwave Plasma MOCVD (II-VI Nano-crystal growth) reactor \n- Maintained: \no Photo-assisted Microwave Plasma MOCVD reactor \no Veeco Thermal and Electron Beam evaporation station \no High temperature ovens for Silicon device processing \no UV photolithography station \no Plasma asher, Alpha step, Ellipsometer and Filmetrics \n- Worked on: \no More than fifty different patterned masks for different device fabrications \no Long-channel (3-50\u03bcm) and short channel (sub-22nm) FETs \no Si, InGaAs, InP, Ge, SOS, and SOI wafers \n- Conducted: \no MOVPE growth and device fabrication of ZnSe, ZnS (and their variation ) based material systems on III-V and IV substrates \no Characterization of II-VI and IV semiconductor quantum dots with atomic force microscopy, fluorescence and photoluminescence spectroscopy, X-ray diffraction spectroscopy, and absorption spectroscopy \no C-V and I-V measurements using different analyzing tools (at least 6 tools) \n- Fabricated novel devices like: \no Bistable, three-state quantum dot, and multiple state FETs {Spatial Wavefunction Switched Field-Effect Transistors (SWS-FETs)} \n- Fabricated devices like: \no CMOS FETs, solar cells, planar glucose sensors, CNT-FETs, QD nonvolatile memory using (Ge-GeOx, Si-SiOx, and ZnCdSe) cladded dots, SCRs, Triacs, MOS inverters, MOS capacitors, SAW modulators, quantum wells with quantum dot InGaAs FET, and EL devices \n- User member of Cornell nanofabrication facility (cleanroom class 1000) since 2008 Specialties:-process engineering and fabricating devices in LED using different materials. \n- fabricated devices incorporating novel processed high luminescence cladded quantum dots in nonvolatile memory devices.  \n- Research is incorporating these quantum dots in various types of devices.  \n- Well versed in photo-lithography and modeling of novel devices like Bistable, three state quantum dot, and multiple state FETs {Spatial Wavefunction Switched Field-Effect Transistors (SWS-FETs)}. - Assisted in assembly of novel Photo-assisted Microwave Plasma MOCVD (II-VI Nano-crystal growth) reactor \n- Maintained: \no Photo-assisted Microwave Plasma MOCVD reactor \no Veeco Thermal and Electron Beam evaporation station \no High temperature ovens for Silicon device processing \no UV photolithography station \no Plasma asher, Alpha step, Ellipsometer and Filmetrics \n- Worked on: \no More than fifty different patterned masks for different device fabrications \no Long-channel (3-50\u03bcm) and short channel (sub-22nm) FETs \no Si, InGaAs, InP, Ge, SOS, and SOI wafers \n- Conducted: \no MOVPE growth and device fabrication of ZnSe, ZnS (and their variation ) based material systems on III-V and IV substrates \no Characterization of II-VI and IV semiconductor quantum dots with atomic force microscopy, fluorescence and photoluminescence spectroscopy, X-ray diffraction spectroscopy, and absorption spectroscopy \no C-V and I-V measurements using different analyzing tools (at least 6 tools) \n- Fabricated novel devices like: \no Bistable, three-state quantum dot, and multiple state FETs {Spatial Wavefunction Switched Field-Effect Transistors (SWS-FETs)} \n- Fabricated devices like: \no CMOS FETs, solar cells, planar glucose sensors, CNT-FETs, QD nonvolatile memory using (Ge-GeOx, Si-SiOx, and ZnCdSe) cladded dots, SCRs, Triacs, MOS inverters, MOS capacitors, SAW modulators, quantum wells with quantum dot InGaAs FET, and EL devices \n- User member of Cornell nanofabrication facility (cleanroom class 1000) since 2008 Specialties:-process engineering and fabricating devices in LED using different materials. \n- fabricated devices incorporating novel processed high luminescence cladded quantum dots in nonvolatile memory devices.  \n- Research is incorporating these quantum dots in various types of devices.  \n- Well versed in photo-lithography and modeling of novel devices like Bistable, three state quantum dot, and multiple state FETs {Spatial Wavefunction Switched Field-Effect Transistors (SWS-FETs)}. - Assisted in assembly of novel Photo-assisted Microwave Plasma MOCVD (II-VI Nano-crystal growth) reactor \n- Maintained: \no Photo-assisted Microwave Plasma MOCVD reactor \no Veeco Thermal and Electron Beam evaporation station \no High temperature ovens for Silicon device processing \no UV photolithography station \no Plasma asher, Alpha step, Ellipsometer and Filmetrics \n- Worked on: \no More than fifty different patterned masks for different device fabrications \no Long-channel (3-50\u03bcm) and short channel (sub-22nm) FETs \no Si, InGaAs, InP, Ge, SOS, and SOI wafers \n- Conducted: \no MOVPE growth and device fabrication of ZnSe, ZnS (and their variation ) based material systems on III-V and IV substrates \no Characterization of II-VI and IV semiconductor quantum dots with atomic force microscopy, fluorescence and photoluminescence spectroscopy, X-ray diffraction spectroscopy, and absorption spectroscopy \no C-V and I-V measurements using different analyzing tools (at least 6 tools) \n- Fabricated novel devices like: \no Bistable, three-state quantum dot, and multiple state FETs {Spatial Wavefunction Switched Field-Effect Transistors (SWS-FETs)} \n- Fabricated devices like: \no CMOS FETs, solar cells, planar glucose sensors, CNT-FETs, QD nonvolatile memory using (Ge-GeOx, Si-SiOx, and ZnCdSe) cladded dots, SCRs, Triacs, MOS inverters, MOS capacitors, SAW modulators, quantum wells with quantum dot InGaAs FET, and EL devices \n- User member of Cornell nanofabrication facility (cleanroom class 1000) since 2008 Specialties:-process engineering and fabricating devices in LED using different materials. \n- fabricated devices incorporating novel processed high luminescence cladded quantum dots in nonvolatile memory devices.  \n- Research is incorporating these quantum dots in various types of devices.  \n- Well versed in photo-lithography and modeling of novel devices like Bistable, three state quantum dot, and multiple state FETs {Spatial Wavefunction Switched Field-Effect Transistors (SWS-FETs)}. Experience PTD FE Integration Engineer Intel Corporation February 2012  \u2013 Present (3 years 7 months) Hillsboro, Oregon D1C FE integration Engineer Intel Corporation 2011  \u2013  March 2012  (1 year) Hillsboro, Oregon Senior Research Assistant University of Connecticut January 2005  \u2013  August 2011  (6 years 8 months) Lab Assistant Uniliver March 2005  \u2013  May 2005  (3 months) PTD FE Integration Engineer Intel Corporation February 2012  \u2013 Present (3 years 7 months) Hillsboro, Oregon PTD FE Integration Engineer Intel Corporation February 2012  \u2013 Present (3 years 7 months) Hillsboro, Oregon D1C FE integration Engineer Intel Corporation 2011  \u2013  March 2012  (1 year) Hillsboro, Oregon D1C FE integration Engineer Intel Corporation 2011  \u2013  March 2012  (1 year) Hillsboro, Oregon Senior Research Assistant University of Connecticut January 2005  \u2013  August 2011  (6 years 8 months) Senior Research Assistant University of Connecticut January 2005  \u2013  August 2011  (6 years 8 months) Lab Assistant Uniliver March 2005  \u2013  May 2005  (3 months) Lab Assistant Uniliver March 2005  \u2013  May 2005  (3 months) Skills AFM Characterization Photolithography Semiconductors Sensors Nanofabrication Silicon CMOS Skills  AFM Characterization Photolithography Semiconductors Sensors Nanofabrication Silicon CMOS AFM Characterization Photolithography Semiconductors Sensors Nanofabrication Silicon CMOS AFM Characterization Photolithography Semiconductors Sensors Nanofabrication Silicon CMOS Education The University of Connecticut Doctorate,  Electrical Engineer 2005  \u2013 2010 The University of Connecticut Doctorate,  Electrical Engineer 2005  \u2013 2010 The University of Connecticut Doctorate,  Electrical Engineer 2005  \u2013 2010 The University of Connecticut Doctorate,  Electrical Engineer 2005  \u2013 2010 ", "Summary SoC Integration Engineer with emphasis in methodolgy architecture and design convergence. Interests include Silicon Design, Embedded System Design, Software Design. \n \nSpecialties: Design automation, correct by construction design assembly methodology, timing convergence, design convergence flows with automated data generation for real-time status indicators, structural design. Summary SoC Integration Engineer with emphasis in methodolgy architecture and design convergence. Interests include Silicon Design, Embedded System Design, Software Design. \n \nSpecialties: Design automation, correct by construction design assembly methodology, timing convergence, design convergence flows with automated data generation for real-time status indicators, structural design. SoC Integration Engineer with emphasis in methodolgy architecture and design convergence. Interests include Silicon Design, Embedded System Design, Software Design. \n \nSpecialties: Design automation, correct by construction design assembly methodology, timing convergence, design convergence flows with automated data generation for real-time status indicators, structural design. SoC Integration Engineer with emphasis in methodolgy architecture and design convergence. Interests include Silicon Design, Embedded System Design, Software Design. \n \nSpecialties: Design automation, correct by construction design assembly methodology, timing convergence, design convergence flows with automated data generation for real-time status indicators, structural design. Experience SOC Integration Engineer NVIDIA March 2013  \u2013 Present (2 years 6 months) SoC Integration Engineer Intel Corporation September 2008  \u2013  March 2013  (4 years 7 months) VLSI Integration Engineer Intel Corporation April 2007  \u2013  September 2008  (1 year 6 months) ASIC Structural Design and Integration Engineer Intel Corporation June 2004  \u2013  April 2007  (2 years 11 months) Team lead for 6-8 Structural Design Engineers. Methodology architecture and developement in Cadence SOC First Encounter tool suite and Synopsys Primetime. ASIC Custom Circuit Design Engineer Intel Corporation June 2001  \u2013  April 2004  (2 years 11 months) Rotation Engineer Intel Corporation June 2000  \u2013  June 2001  (1 year 1 month) Worked in Intel's Rotation Engineering Program for recent college grads. Program is a one year assignment with three 4-month rotations. Experience included pre-silicon RTL validation, pre-silicon custom circuit validation, synthesis and APR of various structures to asses area and performance. SOC Integration Engineer NVIDIA March 2013  \u2013 Present (2 years 6 months) SOC Integration Engineer NVIDIA March 2013  \u2013 Present (2 years 6 months) SoC Integration Engineer Intel Corporation September 2008  \u2013  March 2013  (4 years 7 months) SoC Integration Engineer Intel Corporation September 2008  \u2013  March 2013  (4 years 7 months) VLSI Integration Engineer Intel Corporation April 2007  \u2013  September 2008  (1 year 6 months) VLSI Integration Engineer Intel Corporation April 2007  \u2013  September 2008  (1 year 6 months) ASIC Structural Design and Integration Engineer Intel Corporation June 2004  \u2013  April 2007  (2 years 11 months) Team lead for 6-8 Structural Design Engineers. Methodology architecture and developement in Cadence SOC First Encounter tool suite and Synopsys Primetime. ASIC Structural Design and Integration Engineer Intel Corporation June 2004  \u2013  April 2007  (2 years 11 months) Team lead for 6-8 Structural Design Engineers. Methodology architecture and developement in Cadence SOC First Encounter tool suite and Synopsys Primetime. ASIC Custom Circuit Design Engineer Intel Corporation June 2001  \u2013  April 2004  (2 years 11 months) ASIC Custom Circuit Design Engineer Intel Corporation June 2001  \u2013  April 2004  (2 years 11 months) Rotation Engineer Intel Corporation June 2000  \u2013  June 2001  (1 year 1 month) Worked in Intel's Rotation Engineering Program for recent college grads. Program is a one year assignment with three 4-month rotations. Experience included pre-silicon RTL validation, pre-silicon custom circuit validation, synthesis and APR of various structures to asses area and performance. Rotation Engineer Intel Corporation June 2000  \u2013  June 2001  (1 year 1 month) Worked in Intel's Rotation Engineering Program for recent college grads. Program is a one year assignment with three 4-month rotations. Experience included pre-silicon RTL validation, pre-silicon custom circuit validation, synthesis and APR of various structures to asses area and performance. Skills ASIC Perl TCL Synopsys tools SoC EDA Logic Synthesis VLSI Silicon SystemVerilog Skills  ASIC Perl TCL Synopsys tools SoC EDA Logic Synthesis VLSI Silicon SystemVerilog ASIC Perl TCL Synopsys tools SoC EDA Logic Synthesis VLSI Silicon SystemVerilog ASIC Perl TCL Synopsys tools SoC EDA Logic Synthesis VLSI Silicon SystemVerilog Education University of Colorado Boulder B.S.,  Electrical and Computer Engineering 1998  \u2013 2000 University of Colorado Boulder B.S.,  Electrical and Computer Engineering 1998  \u2013 2000 University of Colorado Boulder B.S.,  Electrical and Computer Engineering 1998  \u2013 2000 University of Colorado Boulder B.S.,  Electrical and Computer Engineering 1998  \u2013 2000 ", "Summary Strong technical background and knowledge around Intel vPro Technology / Business Client Computing and client managability. \n \nExtensive experience sustaining, automating, and new development of Supply Chain / Manufacturing Information Systems, Decision Support Systems, and Enterprise collaboration. \n \nStrong technical program management tied to cost analysis computation, resource management / team leadership, resource / budget negotiation, development of comprehensively project plans, and stakeholder management / communication. \n \nHighly passionate around technology research, evaluation, software development, integration, and capability deployment. \n \nSoftware Development skills and knowledge (diverse language knowledge) with predominate focus on intersystem automation and prototype systems. \n \nEmbedded HW platforms (Arduino / Galileo / Raspberry Pi), GPIO / PWM / Analog Input, Sensor & Actuator / Stepper integration, Embedded OS (Yocto, Wind River) \n \nSpecialties: ISV Management solutions: Microsoft System Center Products, LANDesk, Symantec, HP OpenView \n \nDatabase: MSSQL, Sybase, MySQL, Informix, Oracle \n \nProgramming/Scripting Languages: T-SQL, Perl, WIN/DOS batch, VB/VB Script, Java, Java Script, ASP, PHP, HTML, XML, C, C++, Objective-C, PowerShell, shell script \n \nSoftware Development Life Cycle: Cascade, Prototyping, Rapid/Agile Development Model \n \nTechnical Program Management, Cost / ROI analysis, Risk Assessments, Use Case / Business Swim Lanes Summary Strong technical background and knowledge around Intel vPro Technology / Business Client Computing and client managability. \n \nExtensive experience sustaining, automating, and new development of Supply Chain / Manufacturing Information Systems, Decision Support Systems, and Enterprise collaboration. \n \nStrong technical program management tied to cost analysis computation, resource management / team leadership, resource / budget negotiation, development of comprehensively project plans, and stakeholder management / communication. \n \nHighly passionate around technology research, evaluation, software development, integration, and capability deployment. \n \nSoftware Development skills and knowledge (diverse language knowledge) with predominate focus on intersystem automation and prototype systems. \n \nEmbedded HW platforms (Arduino / Galileo / Raspberry Pi), GPIO / PWM / Analog Input, Sensor & Actuator / Stepper integration, Embedded OS (Yocto, Wind River) \n \nSpecialties: ISV Management solutions: Microsoft System Center Products, LANDesk, Symantec, HP OpenView \n \nDatabase: MSSQL, Sybase, MySQL, Informix, Oracle \n \nProgramming/Scripting Languages: T-SQL, Perl, WIN/DOS batch, VB/VB Script, Java, Java Script, ASP, PHP, HTML, XML, C, C++, Objective-C, PowerShell, shell script \n \nSoftware Development Life Cycle: Cascade, Prototyping, Rapid/Agile Development Model \n \nTechnical Program Management, Cost / ROI analysis, Risk Assessments, Use Case / Business Swim Lanes Strong technical background and knowledge around Intel vPro Technology / Business Client Computing and client managability. \n \nExtensive experience sustaining, automating, and new development of Supply Chain / Manufacturing Information Systems, Decision Support Systems, and Enterprise collaboration. \n \nStrong technical program management tied to cost analysis computation, resource management / team leadership, resource / budget negotiation, development of comprehensively project plans, and stakeholder management / communication. \n \nHighly passionate around technology research, evaluation, software development, integration, and capability deployment. \n \nSoftware Development skills and knowledge (diverse language knowledge) with predominate focus on intersystem automation and prototype systems. \n \nEmbedded HW platforms (Arduino / Galileo / Raspberry Pi), GPIO / PWM / Analog Input, Sensor & Actuator / Stepper integration, Embedded OS (Yocto, Wind River) \n \nSpecialties: ISV Management solutions: Microsoft System Center Products, LANDesk, Symantec, HP OpenView \n \nDatabase: MSSQL, Sybase, MySQL, Informix, Oracle \n \nProgramming/Scripting Languages: T-SQL, Perl, WIN/DOS batch, VB/VB Script, Java, Java Script, ASP, PHP, HTML, XML, C, C++, Objective-C, PowerShell, shell script \n \nSoftware Development Life Cycle: Cascade, Prototyping, Rapid/Agile Development Model \n \nTechnical Program Management, Cost / ROI analysis, Risk Assessments, Use Case / Business Swim Lanes Strong technical background and knowledge around Intel vPro Technology / Business Client Computing and client managability. \n \nExtensive experience sustaining, automating, and new development of Supply Chain / Manufacturing Information Systems, Decision Support Systems, and Enterprise collaboration. \n \nStrong technical program management tied to cost analysis computation, resource management / team leadership, resource / budget negotiation, development of comprehensively project plans, and stakeholder management / communication. \n \nHighly passionate around technology research, evaluation, software development, integration, and capability deployment. \n \nSoftware Development skills and knowledge (diverse language knowledge) with predominate focus on intersystem automation and prototype systems. \n \nEmbedded HW platforms (Arduino / Galileo / Raspberry Pi), GPIO / PWM / Analog Input, Sensor & Actuator / Stepper integration, Embedded OS (Yocto, Wind River) \n \nSpecialties: ISV Management solutions: Microsoft System Center Products, LANDesk, Symantec, HP OpenView \n \nDatabase: MSSQL, Sybase, MySQL, Informix, Oracle \n \nProgramming/Scripting Languages: T-SQL, Perl, WIN/DOS batch, VB/VB Script, Java, Java Script, ASP, PHP, HTML, XML, C, C++, Objective-C, PowerShell, shell script \n \nSoftware Development Life Cycle: Cascade, Prototyping, Rapid/Agile Development Model \n \nTechnical Program Management, Cost / ROI analysis, Risk Assessments, Use Case / Business Swim Lanes Experience Solution Architect Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR Solution Architect within the Internet of Things Group responsible for platform architecture and solution design of Intel Internet of Things (IoT) gateway and edge devices delivering IoT Application Ready Platforms to the ecosystem. In this role, also responsible for defining and driving manageability, security, and usability technologies into the IoT platforms while driving strategic product roadmaps and maintaining product alignment and synergy with external and internal partners. Solution Architecture / Prototype Software Engineer Intel Corporation November 2010  \u2013  October 2014  (4 years) Hillsboro, OR Solution Architecture / Prototype Software Engineer in the Business Client Platform Division responsible for business client technology research, path finding, analysis, and prototyping software & hardware platforms to deliver user experience and usages with specific focus on business PC & tablet security, manageability, and productivity scenarios. In this role, also responsible for contributing to strategic product roadmaps, leading engineering special tiger team execution, and technical consulting with key partners and customers. Technical Trainer / Sr. Technical Integration Engineer (Voluntary Assignment) Intel Corporation April 2014  \u2013  July 2014  (4 months) South Africa Temporary / Volunteer assignment with Intel Education Service Corps team to create a program that drives Intel Galileo and other Intel embedded systems into developing countries University Electrical Engineering program. Roles included curriculum & interactive lab creation, university staff engagement, lecture and lab delivery, student mentoring & coaching, onsite infrastructure technical support, and public relations engagement. Sr. Technical Integration Engineer Intel Corporation June 2007  \u2013  November 2010  (3 years 6 months) Sr. Technical Integration Engineer in DEG Digital Office End User Platform Engineering Group. In this role, I am also the Product Marketing Engineer for Intel vPro Technology and Microsoft Manageability products including System Center Configuration Manager (SCCM), Systems Management Server (SMS), and System Center Essentials / System Center Operations Manager Products. This also included performing technical engineering activities around other key initiatives associated to Intel vPro Technology and supporting business computing platforms. Technical Integration Engineer Intel Corporation November 2005  \u2013  June 2007  (1 year 8 months) Technical Integration Engineer focused on automation tools, enterprise business applications, collaboration capabilities associated to Manufacturing and Supply Chain information systems and capabilities. Responsibilities included extensive technology researching and evaluation, software development and integration, detailed implementation planning / program management, cost analysis computation, resource management / team leadership, resource / budget analysis and negotiation, and construction of comprehensively communication / documentation to deploy highly complex processes and technology solutions into a globalize manufacturing and office environment. Senior Info Services Analyst Intel Corporation May 2003  \u2013  November 2005  (2 years 7 months) Defined and analyzed business problems and recommend/deployed innovative technology based solution to reduce costs, proliferate collaboration, increase productivity, and grow Intel\u2019s competitive manufacturing leadership and industry recognition. Responsibilities included extensive technology researching and evaluation, software development and integration, detailed implementation planning / program management, cost analysis computation, resource management / team leadership, resource / budget analysis and negotiation, and construction of comprehensively communication / documentation to deploy highly complex processes and technology solutions into a globalize manufacturing environment. Application / Database Developer Intel Corporation May 2001  \u2013  May 2003  (2 years 1 month) Design, plan, develop, implement, and support database systems and application development. Responsibility for databases included design of data dictionaries, database structure and layout. This also included the installation, configuration, and administration of several relational database management systems. Provided technical assistance in identifying, evaluating, and developing systems and procedures related to multiple databases platforms and application development environments. Responsibilities also included managing resources for direct activities in development function to meet schedules, standards, and cost. Cultivated and reinforces appropriate group values, norms and behaviors. Identifies and analyzes problems, plans, tasks, and solutions associated with team deliverables while providing guidance on employee development, performance, and productivity issues. Senior Support Specialist Intel Corporation July 1999  \u2013  May 2001  (1 year 11 months) Responsible for the distribution, installation, operations/support, and troubleshooting of the corporate shop floor control, warehousing, material replenishment system, and document control systems used to run Intel\u2019s manufacturing computing environment. Participate in hardware/software projects and deployment plans. Analyze work group systems and recommend solutions, execute production processes and perform/manage changes to servers/environment. Manage virus and security protection procedures on server. Drove day to day business needs by managing processes and/or workflow. Planed, scheduled, and executed daily tasks and used judgment on a variety of problems requiring deviation from standard practices. Support Specialist Intel Corporation November 1997  \u2013  July 1999  (1 year 9 months) Responsible for monitoring, maintaining, upgrading, testing, troubleshooting of UNIX/Windows computer servers in the enterprise environment. Monitors usage, load and performance of remote or locally sited servers, executes production processes, and providing first level support for customer escalation. Administered multiple operating systems and databases platforms and supported enterprise applications. Investigated and resolved multiple system level errors, performs recovery steps remotely and on site. Researched, recommended and implemented system enhancements that improved server/OS/application reliability, security and performance. Manufacturing Technician Intel Corporation September 1996  \u2013  November 1997  (1 year 3 months) Responsible for performing a wide variety of electronic or electro-mechanical duties which include assembling, troubleshooting, testing, and repairing electronic assemblies or sub-assemblies. Solution Architect Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR Solution Architect within the Internet of Things Group responsible for platform architecture and solution design of Intel Internet of Things (IoT) gateway and edge devices delivering IoT Application Ready Platforms to the ecosystem. In this role, also responsible for defining and driving manageability, security, and usability technologies into the IoT platforms while driving strategic product roadmaps and maintaining product alignment and synergy with external and internal partners. Solution Architect Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR Solution Architect within the Internet of Things Group responsible for platform architecture and solution design of Intel Internet of Things (IoT) gateway and edge devices delivering IoT Application Ready Platforms to the ecosystem. In this role, also responsible for defining and driving manageability, security, and usability technologies into the IoT platforms while driving strategic product roadmaps and maintaining product alignment and synergy with external and internal partners. Solution Architecture / Prototype Software Engineer Intel Corporation November 2010  \u2013  October 2014  (4 years) Hillsboro, OR Solution Architecture / Prototype Software Engineer in the Business Client Platform Division responsible for business client technology research, path finding, analysis, and prototyping software & hardware platforms to deliver user experience and usages with specific focus on business PC & tablet security, manageability, and productivity scenarios. In this role, also responsible for contributing to strategic product roadmaps, leading engineering special tiger team execution, and technical consulting with key partners and customers. Solution Architecture / Prototype Software Engineer Intel Corporation November 2010  \u2013  October 2014  (4 years) Hillsboro, OR Solution Architecture / Prototype Software Engineer in the Business Client Platform Division responsible for business client technology research, path finding, analysis, and prototyping software & hardware platforms to deliver user experience and usages with specific focus on business PC & tablet security, manageability, and productivity scenarios. In this role, also responsible for contributing to strategic product roadmaps, leading engineering special tiger team execution, and technical consulting with key partners and customers. Technical Trainer / Sr. Technical Integration Engineer (Voluntary Assignment) Intel Corporation April 2014  \u2013  July 2014  (4 months) South Africa Temporary / Volunteer assignment with Intel Education Service Corps team to create a program that drives Intel Galileo and other Intel embedded systems into developing countries University Electrical Engineering program. Roles included curriculum & interactive lab creation, university staff engagement, lecture and lab delivery, student mentoring & coaching, onsite infrastructure technical support, and public relations engagement. Technical Trainer / Sr. Technical Integration Engineer (Voluntary Assignment) Intel Corporation April 2014  \u2013  July 2014  (4 months) South Africa Temporary / Volunteer assignment with Intel Education Service Corps team to create a program that drives Intel Galileo and other Intel embedded systems into developing countries University Electrical Engineering program. Roles included curriculum & interactive lab creation, university staff engagement, lecture and lab delivery, student mentoring & coaching, onsite infrastructure technical support, and public relations engagement. Sr. Technical Integration Engineer Intel Corporation June 2007  \u2013  November 2010  (3 years 6 months) Sr. Technical Integration Engineer in DEG Digital Office End User Platform Engineering Group. In this role, I am also the Product Marketing Engineer for Intel vPro Technology and Microsoft Manageability products including System Center Configuration Manager (SCCM), Systems Management Server (SMS), and System Center Essentials / System Center Operations Manager Products. This also included performing technical engineering activities around other key initiatives associated to Intel vPro Technology and supporting business computing platforms. Sr. Technical Integration Engineer Intel Corporation June 2007  \u2013  November 2010  (3 years 6 months) Sr. Technical Integration Engineer in DEG Digital Office End User Platform Engineering Group. In this role, I am also the Product Marketing Engineer for Intel vPro Technology and Microsoft Manageability products including System Center Configuration Manager (SCCM), Systems Management Server (SMS), and System Center Essentials / System Center Operations Manager Products. This also included performing technical engineering activities around other key initiatives associated to Intel vPro Technology and supporting business computing platforms. Technical Integration Engineer Intel Corporation November 2005  \u2013  June 2007  (1 year 8 months) Technical Integration Engineer focused on automation tools, enterprise business applications, collaboration capabilities associated to Manufacturing and Supply Chain information systems and capabilities. Responsibilities included extensive technology researching and evaluation, software development and integration, detailed implementation planning / program management, cost analysis computation, resource management / team leadership, resource / budget analysis and negotiation, and construction of comprehensively communication / documentation to deploy highly complex processes and technology solutions into a globalize manufacturing and office environment. Technical Integration Engineer Intel Corporation November 2005  \u2013  June 2007  (1 year 8 months) Technical Integration Engineer focused on automation tools, enterprise business applications, collaboration capabilities associated to Manufacturing and Supply Chain information systems and capabilities. Responsibilities included extensive technology researching and evaluation, software development and integration, detailed implementation planning / program management, cost analysis computation, resource management / team leadership, resource / budget analysis and negotiation, and construction of comprehensively communication / documentation to deploy highly complex processes and technology solutions into a globalize manufacturing and office environment. Senior Info Services Analyst Intel Corporation May 2003  \u2013  November 2005  (2 years 7 months) Defined and analyzed business problems and recommend/deployed innovative technology based solution to reduce costs, proliferate collaboration, increase productivity, and grow Intel\u2019s competitive manufacturing leadership and industry recognition. Responsibilities included extensive technology researching and evaluation, software development and integration, detailed implementation planning / program management, cost analysis computation, resource management / team leadership, resource / budget analysis and negotiation, and construction of comprehensively communication / documentation to deploy highly complex processes and technology solutions into a globalize manufacturing environment. Senior Info Services Analyst Intel Corporation May 2003  \u2013  November 2005  (2 years 7 months) Defined and analyzed business problems and recommend/deployed innovative technology based solution to reduce costs, proliferate collaboration, increase productivity, and grow Intel\u2019s competitive manufacturing leadership and industry recognition. Responsibilities included extensive technology researching and evaluation, software development and integration, detailed implementation planning / program management, cost analysis computation, resource management / team leadership, resource / budget analysis and negotiation, and construction of comprehensively communication / documentation to deploy highly complex processes and technology solutions into a globalize manufacturing environment. Application / Database Developer Intel Corporation May 2001  \u2013  May 2003  (2 years 1 month) Design, plan, develop, implement, and support database systems and application development. Responsibility for databases included design of data dictionaries, database structure and layout. This also included the installation, configuration, and administration of several relational database management systems. Provided technical assistance in identifying, evaluating, and developing systems and procedures related to multiple databases platforms and application development environments. Responsibilities also included managing resources for direct activities in development function to meet schedules, standards, and cost. Cultivated and reinforces appropriate group values, norms and behaviors. Identifies and analyzes problems, plans, tasks, and solutions associated with team deliverables while providing guidance on employee development, performance, and productivity issues. Application / Database Developer Intel Corporation May 2001  \u2013  May 2003  (2 years 1 month) Design, plan, develop, implement, and support database systems and application development. Responsibility for databases included design of data dictionaries, database structure and layout. This also included the installation, configuration, and administration of several relational database management systems. Provided technical assistance in identifying, evaluating, and developing systems and procedures related to multiple databases platforms and application development environments. Responsibilities also included managing resources for direct activities in development function to meet schedules, standards, and cost. Cultivated and reinforces appropriate group values, norms and behaviors. Identifies and analyzes problems, plans, tasks, and solutions associated with team deliverables while providing guidance on employee development, performance, and productivity issues. Senior Support Specialist Intel Corporation July 1999  \u2013  May 2001  (1 year 11 months) Responsible for the distribution, installation, operations/support, and troubleshooting of the corporate shop floor control, warehousing, material replenishment system, and document control systems used to run Intel\u2019s manufacturing computing environment. Participate in hardware/software projects and deployment plans. Analyze work group systems and recommend solutions, execute production processes and perform/manage changes to servers/environment. Manage virus and security protection procedures on server. Drove day to day business needs by managing processes and/or workflow. Planed, scheduled, and executed daily tasks and used judgment on a variety of problems requiring deviation from standard practices. Senior Support Specialist Intel Corporation July 1999  \u2013  May 2001  (1 year 11 months) Responsible for the distribution, installation, operations/support, and troubleshooting of the corporate shop floor control, warehousing, material replenishment system, and document control systems used to run Intel\u2019s manufacturing computing environment. Participate in hardware/software projects and deployment plans. Analyze work group systems and recommend solutions, execute production processes and perform/manage changes to servers/environment. Manage virus and security protection procedures on server. Drove day to day business needs by managing processes and/or workflow. Planed, scheduled, and executed daily tasks and used judgment on a variety of problems requiring deviation from standard practices. Support Specialist Intel Corporation November 1997  \u2013  July 1999  (1 year 9 months) Responsible for monitoring, maintaining, upgrading, testing, troubleshooting of UNIX/Windows computer servers in the enterprise environment. Monitors usage, load and performance of remote or locally sited servers, executes production processes, and providing first level support for customer escalation. Administered multiple operating systems and databases platforms and supported enterprise applications. Investigated and resolved multiple system level errors, performs recovery steps remotely and on site. Researched, recommended and implemented system enhancements that improved server/OS/application reliability, security and performance. Support Specialist Intel Corporation November 1997  \u2013  July 1999  (1 year 9 months) Responsible for monitoring, maintaining, upgrading, testing, troubleshooting of UNIX/Windows computer servers in the enterprise environment. Monitors usage, load and performance of remote or locally sited servers, executes production processes, and providing first level support for customer escalation. Administered multiple operating systems and databases platforms and supported enterprise applications. Investigated and resolved multiple system level errors, performs recovery steps remotely and on site. Researched, recommended and implemented system enhancements that improved server/OS/application reliability, security and performance. Manufacturing Technician Intel Corporation September 1996  \u2013  November 1997  (1 year 3 months) Responsible for performing a wide variety of electronic or electro-mechanical duties which include assembling, troubleshooting, testing, and repairing electronic assemblies or sub-assemblies. Manufacturing Technician Intel Corporation September 1996  \u2013  November 1997  (1 year 3 months) Responsible for performing a wide variety of electronic or electro-mechanical duties which include assembling, troubleshooting, testing, and repairing electronic assemblies or sub-assemblies. Skills Integration Software Development Business Analysis Testing Program Management Servers Virtualization Perl Databases Microsoft SQL Server Troubleshooting Solution Architecture Skills  Integration Software Development Business Analysis Testing Program Management Servers Virtualization Perl Databases Microsoft SQL Server Troubleshooting Solution Architecture Integration Software Development Business Analysis Testing Program Management Servers Virtualization Perl Databases Microsoft SQL Server Troubleshooting Solution Architecture Integration Software Development Business Analysis Testing Program Management Servers Virtualization Perl Databases Microsoft SQL Server Troubleshooting Solution Architecture Education University of Phoenix \u2022\tBachelors of Science 2003  \u2013 2005 Tacoma Community College Associates 1995  \u2013 1997 University of Phoenix \u2022\tBachelors of Science 2003  \u2013 2005 University of Phoenix \u2022\tBachelors of Science 2003  \u2013 2005 University of Phoenix \u2022\tBachelors of Science 2003  \u2013 2005 Tacoma Community College Associates 1995  \u2013 1997 Tacoma Community College Associates 1995  \u2013 1997 Tacoma Community College Associates 1995  \u2013 1997 ", "Experience P1272 Front End Integration Engineer Intel Corporation February 2012  \u2013 Present (3 years 7 months) Hillsboro, OR Group Leader, P1270/P1271 Far Back End Integration Intel March 2008  \u2013  June 2012  (4 years 4 months) P1266 Far Back End Integration Engineer Intel October 2004  \u2013  July 2009  (4 years 10 months) P1264 Far Back End Integration Engineer Intel November 2003  \u2013  October 2004  (1 year) Distinguished ECE-LPS Grad Res Asst Lab for Physical Sciences August 2000  \u2013  November 2003  (3 years 4 months) Summer Intern Bhabha Atomic Research Centre April 1995  \u2013  July 1995  (4 months) P1272 Front End Integration Engineer Intel Corporation February 2012  \u2013 Present (3 years 7 months) Hillsboro, OR P1272 Front End Integration Engineer Intel Corporation February 2012  \u2013 Present (3 years 7 months) Hillsboro, OR Group Leader, P1270/P1271 Far Back End Integration Intel March 2008  \u2013  June 2012  (4 years 4 months) Group Leader, P1270/P1271 Far Back End Integration Intel March 2008  \u2013  June 2012  (4 years 4 months) P1266 Far Back End Integration Engineer Intel October 2004  \u2013  July 2009  (4 years 10 months) P1266 Far Back End Integration Engineer Intel October 2004  \u2013  July 2009  (4 years 10 months) P1264 Far Back End Integration Engineer Intel November 2003  \u2013  October 2004  (1 year) P1264 Far Back End Integration Engineer Intel November 2003  \u2013  October 2004  (1 year) Distinguished ECE-LPS Grad Res Asst Lab for Physical Sciences August 2000  \u2013  November 2003  (3 years 4 months) Distinguished ECE-LPS Grad Res Asst Lab for Physical Sciences August 2000  \u2013  November 2003  (3 years 4 months) Summer Intern Bhabha Atomic Research Centre April 1995  \u2013  July 1995  (4 months) Summer Intern Bhabha Atomic Research Centre April 1995  \u2013  July 1995  (4 months) Skills JMP Integration Semiconductors Design of Experiments Simulations Thin Films Failure Analysis IC Characterization R&D Materials Science Matlab Skills  JMP Integration Semiconductors Design of Experiments Simulations Thin Films Failure Analysis IC Characterization R&D Materials Science Matlab JMP Integration Semiconductors Design of Experiments Simulations Thin Films Failure Analysis IC Characterization R&D Materials Science Matlab JMP Integration Semiconductors Design of Experiments Simulations Thin Films Failure Analysis IC Characterization R&D Materials Science Matlab Education University of Maryland College Park Ph. D. 1997  \u2013 2003 University of Maryland College Park MS 1997  \u2013 1999 Indian Institute of Technology, Bombay B. Tech. 1993  \u2013 1997 Atomic Energy Central School 1980  \u2013 1993 University of Maryland College Park Ph. D. 1997  \u2013 2003 University of Maryland College Park Ph. D. 1997  \u2013 2003 University of Maryland College Park Ph. D. 1997  \u2013 2003 University of Maryland College Park MS 1997  \u2013 1999 University of Maryland College Park MS 1997  \u2013 1999 University of Maryland College Park MS 1997  \u2013 1999 Indian Institute of Technology, Bombay B. Tech. 1993  \u2013 1997 Indian Institute of Technology, Bombay B. Tech. 1993  \u2013 1997 Indian Institute of Technology, Bombay B. Tech. 1993  \u2013 1997 Atomic Energy Central School 1980  \u2013 1993 Atomic Energy Central School 1980  \u2013 1993 Atomic Energy Central School 1980  \u2013 1993 ", "", "Experience 22nm Back-End Process Integration Engineer Intel Corporation January 2015  \u2013 Present (8 months) 22nm Front-End Process Integration Engineer Intel Corporation July 2014  \u2013  January 2015  (7 months) Sort Product Engineering Team Leader Intel Corporation December 2013  \u2013  April 2014  (5 months) Leading 2 teams: \n1.\t65nm NOR Flash Product Engineering team \n2.\tHVM (High Volume Manufacturing) product engineering team \nThis role involved many aspects & responsibilities:  \n\u2022\tLeading teams of engineers with different expertise and skills \n\u2022\tManaging the different tasks and products and defining the priorities  \n\u2022\tResponsible to TP (Test Program) health and Road Map \n\u2022\tFull ownership of the HVM phase, including: \no\tReleasing of new TP revisions \no\tIntroduction of new product steps \no\tYield improvement \no\tReliability improvement/ DPM reduction  \no\tTest Time reduction \no\tSupport Fab process improvements, task forces & excursions \n\u2022\tWorking with international groups and peers  \n\u2022\tOwnership of a full Sort Test Program transfer to a different site around the world Probe (Sort) Product & Test Engineering Team Leader Micron Technology April 2010  \u2013  November 2013  (3 years 8 months) See next job description EWS (Sort) Product Engineer Numonyx April 2008  \u2013  July 2010  (2 years 4 months) Flash NOR Product & Test engineer: \n\u2022\tDevelopment of TP (Test Program) for several products (65nm & 45nm NOR Flash devices) \n\u2022\tExpertise in the products different functionalities, algorithms and usage models \n\u2022\tExpertise in TP coding in C, C++ & ALPG (Algorithmic Pattern Generator), on several testing platforms (Advantest, Verigy & In-house tester) \n\u2022\tConversion and adaptation of product TP to different products and testing platforms  \n\u2022\tPart of an international working group \n\u2022\tInvolvement in most stages of the product life cycle \u2013 Design, Tape-Out, 1st Silicon, Qualification, HVM (High Volume Manufacturing) and product \"sunset\" \n\u2022\tInvolvement in the product HVM phase, including: \no\tRelease of new TP revisions \no\tIntroduction of new product steps \no\tYield improvement \no\tReliability improvement/ DPM reduction  \no\tTest Time reduction \no\tSupport Fab process improvements, task forces & excursions Sort Product Engineer Intel 2003  \u2013  2008  (5 years) See next job description 22nm Back-End Process Integration Engineer Intel Corporation January 2015  \u2013 Present (8 months) 22nm Back-End Process Integration Engineer Intel Corporation January 2015  \u2013 Present (8 months) 22nm Front-End Process Integration Engineer Intel Corporation July 2014  \u2013  January 2015  (7 months) 22nm Front-End Process Integration Engineer Intel Corporation July 2014  \u2013  January 2015  (7 months) Sort Product Engineering Team Leader Intel Corporation December 2013  \u2013  April 2014  (5 months) Leading 2 teams: \n1.\t65nm NOR Flash Product Engineering team \n2.\tHVM (High Volume Manufacturing) product engineering team \nThis role involved many aspects & responsibilities:  \n\u2022\tLeading teams of engineers with different expertise and skills \n\u2022\tManaging the different tasks and products and defining the priorities  \n\u2022\tResponsible to TP (Test Program) health and Road Map \n\u2022\tFull ownership of the HVM phase, including: \no\tReleasing of new TP revisions \no\tIntroduction of new product steps \no\tYield improvement \no\tReliability improvement/ DPM reduction  \no\tTest Time reduction \no\tSupport Fab process improvements, task forces & excursions \n\u2022\tWorking with international groups and peers  \n\u2022\tOwnership of a full Sort Test Program transfer to a different site around the world Sort Product Engineering Team Leader Intel Corporation December 2013  \u2013  April 2014  (5 months) Leading 2 teams: \n1.\t65nm NOR Flash Product Engineering team \n2.\tHVM (High Volume Manufacturing) product engineering team \nThis role involved many aspects & responsibilities:  \n\u2022\tLeading teams of engineers with different expertise and skills \n\u2022\tManaging the different tasks and products and defining the priorities  \n\u2022\tResponsible to TP (Test Program) health and Road Map \n\u2022\tFull ownership of the HVM phase, including: \no\tReleasing of new TP revisions \no\tIntroduction of new product steps \no\tYield improvement \no\tReliability improvement/ DPM reduction  \no\tTest Time reduction \no\tSupport Fab process improvements, task forces & excursions \n\u2022\tWorking with international groups and peers  \n\u2022\tOwnership of a full Sort Test Program transfer to a different site around the world Probe (Sort) Product & Test Engineering Team Leader Micron Technology April 2010  \u2013  November 2013  (3 years 8 months) See next job description Probe (Sort) Product & Test Engineering Team Leader Micron Technology April 2010  \u2013  November 2013  (3 years 8 months) See next job description EWS (Sort) Product Engineer Numonyx April 2008  \u2013  July 2010  (2 years 4 months) Flash NOR Product & Test engineer: \n\u2022\tDevelopment of TP (Test Program) for several products (65nm & 45nm NOR Flash devices) \n\u2022\tExpertise in the products different functionalities, algorithms and usage models \n\u2022\tExpertise in TP coding in C, C++ & ALPG (Algorithmic Pattern Generator), on several testing platforms (Advantest, Verigy & In-house tester) \n\u2022\tConversion and adaptation of product TP to different products and testing platforms  \n\u2022\tPart of an international working group \n\u2022\tInvolvement in most stages of the product life cycle \u2013 Design, Tape-Out, 1st Silicon, Qualification, HVM (High Volume Manufacturing) and product \"sunset\" \n\u2022\tInvolvement in the product HVM phase, including: \no\tRelease of new TP revisions \no\tIntroduction of new product steps \no\tYield improvement \no\tReliability improvement/ DPM reduction  \no\tTest Time reduction \no\tSupport Fab process improvements, task forces & excursions EWS (Sort) Product Engineer Numonyx April 2008  \u2013  July 2010  (2 years 4 months) Flash NOR Product & Test engineer: \n\u2022\tDevelopment of TP (Test Program) for several products (65nm & 45nm NOR Flash devices) \n\u2022\tExpertise in the products different functionalities, algorithms and usage models \n\u2022\tExpertise in TP coding in C, C++ & ALPG (Algorithmic Pattern Generator), on several testing platforms (Advantest, Verigy & In-house tester) \n\u2022\tConversion and adaptation of product TP to different products and testing platforms  \n\u2022\tPart of an international working group \n\u2022\tInvolvement in most stages of the product life cycle \u2013 Design, Tape-Out, 1st Silicon, Qualification, HVM (High Volume Manufacturing) and product \"sunset\" \n\u2022\tInvolvement in the product HVM phase, including: \no\tRelease of new TP revisions \no\tIntroduction of new product steps \no\tYield improvement \no\tReliability improvement/ DPM reduction  \no\tTest Time reduction \no\tSupport Fab process improvements, task forces & excursions Sort Product Engineer Intel 2003  \u2013  2008  (5 years) See next job description Sort Product Engineer Intel 2003  \u2013  2008  (5 years) See next job description Languages Hebrew Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Flash Memory Semiconductors Semiconductor Industry Product Engineering CMOS Silicon IC Yield SoC ASIC JMP Debugging Microelectronics Process Integration Failure Analysis Verilog Intel Testing Device Characterization Circuit Design See 5+ \u00a0 \u00a0 See less Skills  Flash Memory Semiconductors Semiconductor Industry Product Engineering CMOS Silicon IC Yield SoC ASIC JMP Debugging Microelectronics Process Integration Failure Analysis Verilog Intel Testing Device Characterization Circuit Design See 5+ \u00a0 \u00a0 See less Flash Memory Semiconductors Semiconductor Industry Product Engineering CMOS Silicon IC Yield SoC ASIC JMP Debugging Microelectronics Process Integration Failure Analysis Verilog Intel Testing Device Characterization Circuit Design See 5+ \u00a0 \u00a0 See less Flash Memory Semiconductors Semiconductor Industry Product Engineering CMOS Silicon IC Yield SoC ASIC JMP Debugging Microelectronics Process Integration Failure Analysis Verilog Intel Testing Device Characterization Circuit Design See 5+ \u00a0 \u00a0 See less Education Ben-Gurion University of the Negev Master of Science (MSc),  Engineering/Industrial Management 2013  \u2013 2016 Ben-Gurion University of the Negev BSc,  Electrical & Computers Engineering 2001  \u2013 2005 Ben-Gurion University of the Negev Master of Science (MSc),  Engineering/Industrial Management 2013  \u2013 2016 Ben-Gurion University of the Negev Master of Science (MSc),  Engineering/Industrial Management 2013  \u2013 2016 Ben-Gurion University of the Negev Master of Science (MSc),  Engineering/Industrial Management 2013  \u2013 2016 Ben-Gurion University of the Negev BSc,  Electrical & Computers Engineering 2001  \u2013 2005 Ben-Gurion University of the Negev BSc,  Electrical & Computers Engineering 2001  \u2013 2005 Ben-Gurion University of the Negev BSc,  Electrical & Computers Engineering 2001  \u2013 2005 ", "Summary Experience in high tech Product Marketing, Strategy, and Engineering. Cross functional team management skills for successful product launch. Recipient of Six Divisional Recognition Awards at Intel, Merit Scholarship from NASA, and Member of Dean\u2019s list during MBA program for academic performance.  \n \nSpecialties: Product Launch, Product Marketing and Program management, Roadmap Planning, Competitive Analysis, Market Intelligence and Data Analysis. Summary Experience in high tech Product Marketing, Strategy, and Engineering. Cross functional team management skills for successful product launch. Recipient of Six Divisional Recognition Awards at Intel, Merit Scholarship from NASA, and Member of Dean\u2019s list during MBA program for academic performance.  \n \nSpecialties: Product Launch, Product Marketing and Program management, Roadmap Planning, Competitive Analysis, Market Intelligence and Data Analysis. Experience in high tech Product Marketing, Strategy, and Engineering. Cross functional team management skills for successful product launch. Recipient of Six Divisional Recognition Awards at Intel, Merit Scholarship from NASA, and Member of Dean\u2019s list during MBA program for academic performance.  \n \nSpecialties: Product Launch, Product Marketing and Program management, Roadmap Planning, Competitive Analysis, Market Intelligence and Data Analysis. Experience in high tech Product Marketing, Strategy, and Engineering. Cross functional team management skills for successful product launch. Recipient of Six Divisional Recognition Awards at Intel, Merit Scholarship from NASA, and Member of Dean\u2019s list during MBA program for academic performance.  \n \nSpecialties: Product Launch, Product Marketing and Program management, Roadmap Planning, Competitive Analysis, Market Intelligence and Data Analysis. Experience Sr. Product Marketing Manager Intel Corporation June 2014  \u2013 Present (1 year 3 months) I am currently managing the launch of Intel's 5th Generation Desktop Platform. In this role, I am responsible for : \n* Managing desktop processor stack and coordinating with engineering teams to ensure milestones for key ingredients, like drivers and BIOS are successfully met. \n* Partnering with branding and outbound marketing teams to craft value proposition, and create external collateral for tech press. Sr. Product Marketing Manager-Roadmap and Strategy Intel September 2011  \u2013  June 2014  (2 years 10 months) * Managing Intel desktop processor long term roadmap, and SKU strategy. \n* Competitive analysis and field messaging based on benchmarks, features & usage models. \n* Market trends and data analysis to identify MSS & TAM growth opportunities. \n* Provide Roadmap training to field sales & geo teams and incorporate their feed-back in SKU strategy. Senior Reliability CAD Engineer Intel Corporation April 2006  \u2013  August 2011  (5 years 5 months) Created a custom simulation flow for analog circuits, which helped design teams to identify design issues in pre-production stage. As a part of this flow deployment, created specs, white-papers, and drove the flow inclusion as a part of product qualification requirements. Senior Design Reliability and Integration Engineer Intel Corporation April 2004  \u2013  April 2006  (2 years 1 month) Developed an analysis tool in MS Excel to automate the parametric extraction from the raw data, resulting in 10X reduction in analysis time, previously done manually. Design, Reliability and Integration Engineer Intel Corporation June 2002  \u2013  April 2004  (1 year 11 months) Created ELT simulator for product reliability assessment. Simulator included design of experiment (DOE) optimization and sample size analysis based on statistical risk factors. Sr. Product Marketing Manager Intel Corporation June 2014  \u2013 Present (1 year 3 months) I am currently managing the launch of Intel's 5th Generation Desktop Platform. In this role, I am responsible for : \n* Managing desktop processor stack and coordinating with engineering teams to ensure milestones for key ingredients, like drivers and BIOS are successfully met. \n* Partnering with branding and outbound marketing teams to craft value proposition, and create external collateral for tech press. Sr. Product Marketing Manager Intel Corporation June 2014  \u2013 Present (1 year 3 months) I am currently managing the launch of Intel's 5th Generation Desktop Platform. In this role, I am responsible for : \n* Managing desktop processor stack and coordinating with engineering teams to ensure milestones for key ingredients, like drivers and BIOS are successfully met. \n* Partnering with branding and outbound marketing teams to craft value proposition, and create external collateral for tech press. Sr. Product Marketing Manager-Roadmap and Strategy Intel September 2011  \u2013  June 2014  (2 years 10 months) * Managing Intel desktop processor long term roadmap, and SKU strategy. \n* Competitive analysis and field messaging based on benchmarks, features & usage models. \n* Market trends and data analysis to identify MSS & TAM growth opportunities. \n* Provide Roadmap training to field sales & geo teams and incorporate their feed-back in SKU strategy. Sr. Product Marketing Manager-Roadmap and Strategy Intel September 2011  \u2013  June 2014  (2 years 10 months) * Managing Intel desktop processor long term roadmap, and SKU strategy. \n* Competitive analysis and field messaging based on benchmarks, features & usage models. \n* Market trends and data analysis to identify MSS & TAM growth opportunities. \n* Provide Roadmap training to field sales & geo teams and incorporate their feed-back in SKU strategy. Senior Reliability CAD Engineer Intel Corporation April 2006  \u2013  August 2011  (5 years 5 months) Created a custom simulation flow for analog circuits, which helped design teams to identify design issues in pre-production stage. As a part of this flow deployment, created specs, white-papers, and drove the flow inclusion as a part of product qualification requirements. Senior Reliability CAD Engineer Intel Corporation April 2006  \u2013  August 2011  (5 years 5 months) Created a custom simulation flow for analog circuits, which helped design teams to identify design issues in pre-production stage. As a part of this flow deployment, created specs, white-papers, and drove the flow inclusion as a part of product qualification requirements. Senior Design Reliability and Integration Engineer Intel Corporation April 2004  \u2013  April 2006  (2 years 1 month) Developed an analysis tool in MS Excel to automate the parametric extraction from the raw data, resulting in 10X reduction in analysis time, previously done manually. Senior Design Reliability and Integration Engineer Intel Corporation April 2004  \u2013  April 2006  (2 years 1 month) Developed an analysis tool in MS Excel to automate the parametric extraction from the raw data, resulting in 10X reduction in analysis time, previously done manually. Design, Reliability and Integration Engineer Intel Corporation June 2002  \u2013  April 2004  (1 year 11 months) Created ELT simulator for product reliability assessment. Simulator included design of experiment (DOE) optimization and sample size analysis based on statistical risk factors. Design, Reliability and Integration Engineer Intel Corporation June 2002  \u2013  April 2004  (1 year 11 months) Created ELT simulator for product reliability assessment. Simulator included design of experiment (DOE) optimization and sample size analysis based on statistical risk factors. Skills ASIC Semiconductors Cross-functional Team... Competitive Analysis Simulations Strategy Design of Experiments SoC IC Product Management Verilog Product Marketing Analysis Embedded Systems FPGA Go-to-market Strategy Engineering Management Management Electronics Analog Debugging Mixed Signal Leadership Processors EDA CMOS Intel Program Management See 13+ \u00a0 \u00a0 See less Skills  ASIC Semiconductors Cross-functional Team... Competitive Analysis Simulations Strategy Design of Experiments SoC IC Product Management Verilog Product Marketing Analysis Embedded Systems FPGA Go-to-market Strategy Engineering Management Management Electronics Analog Debugging Mixed Signal Leadership Processors EDA CMOS Intel Program Management See 13+ \u00a0 \u00a0 See less ASIC Semiconductors Cross-functional Team... Competitive Analysis Simulations Strategy Design of Experiments SoC IC Product Management Verilog Product Marketing Analysis Embedded Systems FPGA Go-to-market Strategy Engineering Management Management Electronics Analog Debugging Mixed Signal Leadership Processors EDA CMOS Intel Program Management See 13+ \u00a0 \u00a0 See less ASIC Semiconductors Cross-functional Team... Competitive Analysis Simulations Strategy Design of Experiments SoC IC Product Management Verilog Product Marketing Analysis Embedded Systems FPGA Go-to-market Strategy Engineering Management Management Electronics Analog Debugging Mixed Signal Leadership Processors EDA CMOS Intel Program Management See 13+ \u00a0 \u00a0 See less Education Santa Clara University - Leavey School of Business MBA,  Marketing 2008  \u2013 2011 * Summer 2010 Bridge Internship: Performed competitive marketing analysis for Navigenics Corp., a leading provider of clinically guided genetic analysis & personalized medicine in Foster city, CA. \n* Summer 2011 Bridge Internship: Worked with Cisco Corp. on leveraging social media for tele-presence project. Work includes competitive analysis and use of socialmetica tools to identify trend setters in video sharing area. \n* Prepared strategy and SWOT analysis of Android operating system based Google Nexus-One smart phone. \n* Developed and executed a marketing campaign for Falafelbite, a local bay area restaurant, to promote their business online using Google Ad-works. The project resulted in ~100K impressions and 80 clicks with $100 marketing budget. Activities and Societies:\u00a0 Vice President ,  Entrepreneurship Club University of Cincinnati MS,  Electrical Engineering 1999  \u2013 2002 - Recipient of Merit Scholarship from Jet Propulsion Lab, NASA. \n- Recipient of University Graduate Scholarship at University of Cincinnati. IIT BHU B. Tech.,  Electronics Engineering 1995  \u2013 1999 Santa Clara University - Leavey School of Business MBA,  Marketing 2008  \u2013 2011 * Summer 2010 Bridge Internship: Performed competitive marketing analysis for Navigenics Corp., a leading provider of clinically guided genetic analysis & personalized medicine in Foster city, CA. \n* Summer 2011 Bridge Internship: Worked with Cisco Corp. on leveraging social media for tele-presence project. Work includes competitive analysis and use of socialmetica tools to identify trend setters in video sharing area. \n* Prepared strategy and SWOT analysis of Android operating system based Google Nexus-One smart phone. \n* Developed and executed a marketing campaign for Falafelbite, a local bay area restaurant, to promote their business online using Google Ad-works. The project resulted in ~100K impressions and 80 clicks with $100 marketing budget. Activities and Societies:\u00a0 Vice President ,  Entrepreneurship Club Santa Clara University - Leavey School of Business MBA,  Marketing 2008  \u2013 2011 * Summer 2010 Bridge Internship: Performed competitive marketing analysis for Navigenics Corp., a leading provider of clinically guided genetic analysis & personalized medicine in Foster city, CA. \n* Summer 2011 Bridge Internship: Worked with Cisco Corp. on leveraging social media for tele-presence project. Work includes competitive analysis and use of socialmetica tools to identify trend setters in video sharing area. \n* Prepared strategy and SWOT analysis of Android operating system based Google Nexus-One smart phone. \n* Developed and executed a marketing campaign for Falafelbite, a local bay area restaurant, to promote their business online using Google Ad-works. The project resulted in ~100K impressions and 80 clicks with $100 marketing budget. Activities and Societies:\u00a0 Vice President ,  Entrepreneurship Club Santa Clara University - Leavey School of Business MBA,  Marketing 2008  \u2013 2011 * Summer 2010 Bridge Internship: Performed competitive marketing analysis for Navigenics Corp., a leading provider of clinically guided genetic analysis & personalized medicine in Foster city, CA. \n* Summer 2011 Bridge Internship: Worked with Cisco Corp. on leveraging social media for tele-presence project. Work includes competitive analysis and use of socialmetica tools to identify trend setters in video sharing area. \n* Prepared strategy and SWOT analysis of Android operating system based Google Nexus-One smart phone. \n* Developed and executed a marketing campaign for Falafelbite, a local bay area restaurant, to promote their business online using Google Ad-works. The project resulted in ~100K impressions and 80 clicks with $100 marketing budget. Activities and Societies:\u00a0 Vice President ,  Entrepreneurship Club University of Cincinnati MS,  Electrical Engineering 1999  \u2013 2002 - Recipient of Merit Scholarship from Jet Propulsion Lab, NASA. \n- Recipient of University Graduate Scholarship at University of Cincinnati. University of Cincinnati MS,  Electrical Engineering 1999  \u2013 2002 - Recipient of Merit Scholarship from Jet Propulsion Lab, NASA. \n- Recipient of University Graduate Scholarship at University of Cincinnati. University of Cincinnati MS,  Electrical Engineering 1999  \u2013 2002 - Recipient of Merit Scholarship from Jet Propulsion Lab, NASA. \n- Recipient of University Graduate Scholarship at University of Cincinnati. IIT BHU B. Tech.,  Electronics Engineering 1995  \u2013 1999 IIT BHU B. Tech.,  Electronics Engineering 1995  \u2013 1999 IIT BHU B. Tech.,  Electronics Engineering 1995  \u2013 1999 ", "Summary PhD plus 13 years (United States, India) working in cross-functional global roles including startups, has rewarded significant experience creating, validating, executing strategic choices for growth.  \n \nDriven by exceptional customer experience, inspired by design thinking and analytical insights. Finds creative ways to grow with minimal resources and a lot of uncertainty. Loves to think outside the box, challenge the status-quo to innovate products, rapidly close deals and discover new biz models.  \n \nCurrently, at PetaData Labs, as the Customer Officer (Head of Strategy, Marketing, Product, Sales, Customer Experience), my passion is to enable CXOs to turbocharge people, customers and profits with the predictive power of billion social digital voices. \n \nWorking with various technology and product companies (B2B, B2C) to bring together analytical thinking, product engineering and creativity with cross functional strategy, sales, marketing and business development leadership skills to significantly increase the company's revenue.  \n \nIn addition, as an educator, I share my experience as a guest lecturer to business, commerce and engineering institutions across India. Deliver guest lectures, deploy hands on labs for skill development and develop curriculum's that shape future leaders of tomorrow. Summary PhD plus 13 years (United States, India) working in cross-functional global roles including startups, has rewarded significant experience creating, validating, executing strategic choices for growth.  \n \nDriven by exceptional customer experience, inspired by design thinking and analytical insights. Finds creative ways to grow with minimal resources and a lot of uncertainty. Loves to think outside the box, challenge the status-quo to innovate products, rapidly close deals and discover new biz models.  \n \nCurrently, at PetaData Labs, as the Customer Officer (Head of Strategy, Marketing, Product, Sales, Customer Experience), my passion is to enable CXOs to turbocharge people, customers and profits with the predictive power of billion social digital voices. \n \nWorking with various technology and product companies (B2B, B2C) to bring together analytical thinking, product engineering and creativity with cross functional strategy, sales, marketing and business development leadership skills to significantly increase the company's revenue.  \n \nIn addition, as an educator, I share my experience as a guest lecturer to business, commerce and engineering institutions across India. Deliver guest lectures, deploy hands on labs for skill development and develop curriculum's that shape future leaders of tomorrow. PhD plus 13 years (United States, India) working in cross-functional global roles including startups, has rewarded significant experience creating, validating, executing strategic choices for growth.  \n \nDriven by exceptional customer experience, inspired by design thinking and analytical insights. Finds creative ways to grow with minimal resources and a lot of uncertainty. Loves to think outside the box, challenge the status-quo to innovate products, rapidly close deals and discover new biz models.  \n \nCurrently, at PetaData Labs, as the Customer Officer (Head of Strategy, Marketing, Product, Sales, Customer Experience), my passion is to enable CXOs to turbocharge people, customers and profits with the predictive power of billion social digital voices. \n \nWorking with various technology and product companies (B2B, B2C) to bring together analytical thinking, product engineering and creativity with cross functional strategy, sales, marketing and business development leadership skills to significantly increase the company's revenue.  \n \nIn addition, as an educator, I share my experience as a guest lecturer to business, commerce and engineering institutions across India. Deliver guest lectures, deploy hands on labs for skill development and develop curriculum's that shape future leaders of tomorrow. PhD plus 13 years (United States, India) working in cross-functional global roles including startups, has rewarded significant experience creating, validating, executing strategic choices for growth.  \n \nDriven by exceptional customer experience, inspired by design thinking and analytical insights. Finds creative ways to grow with minimal resources and a lot of uncertainty. Loves to think outside the box, challenge the status-quo to innovate products, rapidly close deals and discover new biz models.  \n \nCurrently, at PetaData Labs, as the Customer Officer (Head of Strategy, Marketing, Product, Sales, Customer Experience), my passion is to enable CXOs to turbocharge people, customers and profits with the predictive power of billion social digital voices. \n \nWorking with various technology and product companies (B2B, B2C) to bring together analytical thinking, product engineering and creativity with cross functional strategy, sales, marketing and business development leadership skills to significantly increase the company's revenue.  \n \nIn addition, as an educator, I share my experience as a guest lecturer to business, commerce and engineering institutions across India. Deliver guest lectures, deploy hands on labs for skill development and develop curriculum's that shape future leaders of tomorrow. Experience EVP Strategy and Chief Customer Officer PetaData Labs May 2014  \u2013 Present (1 year 4 months) Bengaluru Area, India At PetaData Labs, as the Customer Officer (Head of Strategy, Marketing, Product, Customer Experience, Business Development), my passion is to turbocharge people, planet and profits with the power of billion social digital voices. Responsible for product engineering, customer experience, product market fit, growth marketing, sales, business model validation and creating sustainable differentiation through strategic choices.  \n \nThe social digital predictive analytics platform enables marketing, sales, product, service teams to connect smarter, decide faster and power decisions customers love to win in the marketplace. You can get more customers, create hit products / services and deliver always on agile service with predictive social digital customer insights. \n \nLearn more about the social digital predictive analytics platform. Let's connect nathan@petadatalabs.com Product Innovator, Sales Closer, Growth Marketer, Educator Business Growth Consultant and Educator June 2012  \u2013 Present (3 years 3 months) Bangalore, New York Working with various technology and product companies (B2B, B2C) to bring together analytical thinking, product engineering and creativity with cross functional strategy, sales, marketing and business development leadership skills to significantly increase the company's revenue. Services include Sales, Business Development and Digital / Growth Marketing; Product Innovation, Product / Market Fit, Business Model Creation. \n \nIn addition, as an educator, I share my experience as a guest lecturer to business, commerce and engineering institutions across India. Deliver guest lectures, deploy hands on labs for skill development and develop curriculum's that shape future leaders of tomorrow. \n \nVerticals include Media & Entertainment, Education, Internet & Consumer Services, Manufacturing & Consumer Products, Hospitals & Healthcare, Smarter Cities, Data Driven Governments & Safer Communities, Food & Beverages. \n \nLet's connect: rvaidy5@gmail.com Global Industry Marketing Manager IBM January 2011  \u2013  May 2012  (1 year 5 months) Greater New York City Area Role: Strategy, Marketing Management, Product Management \n\u2022\tDelivered first of a kind vertically integrated B2B technology solutions and global Go-To-Market in Big Data, Analytics, Cloud and Information Management domains in SMART GRID utilizing Marketing Management, Strategy Development and Product Management. \n\u2022\tIdentified and proposed technology solutions to grow market share against IBM\u2019s competitors like EMC, DELL, HP, ACCENTURE, NetAPP, ORACLE, ACCENTURE.  \n\u2022\tDelivered data and insights driven market segments, value proposition, thought leadership, demand generation and channel strategy with collaboration across CTOs, Sales Executives, Business Development Managers and Services Consultants. Collaborated with sales teams in account planning, provided market and solution support to exceed revenue targets for 2011. Research Staff Member, T.J. Watson Research Center IBM March 2008  \u2013  December 2010  (2 years 10 months) Greater New York City Area Role: Strategy, Product Management, Technology Development, Market Research, Consulting. Client: Solar Technology and Manufacturing Company, Europe \n\u2022\tIdentified a key technology gap in solar manufacturing and product stack through market insights, technology insights, data analysis and market research. Proposed and validated the ideas through design of experiments and statistical data validation. \n\u2022\tDelivered \"first of a kind\" product stack and technology roadmap. The Solar Manufacturing client, significantly reduced operational costs and scaled rapidly from R&D to manufacturing and was able to meet market delivery requirements and compete in the global solar industry with a new product that met the efficiency and reliability requirements. \n\u2022\tReceived various awards in recognition of patents, innovations and creative contributions. Strategy Consultant Electrochemical ALD LLC December 2007  \u2013  March 2008  (4 months) Greater Atlanta Area Role: Strategy, Product Management, Technology Development, Market Research, Consulting \n\u2022\tDelivered business strategy and technology roadmap, product design and development, marketing and sales planning for an early stage start-up company in Solar Energy Manufacturing industry. \n\u2022\tPositioned the company to leverage existing resources for organic growth and delivered new technology strategy based on customer insights. \n\u2022\tClient was very happy with the revenue growth results and has provided an engagement referral. Sr. Process Integration Engineer Intel Corporation October 2004  \u2013  October 2007  (3 years 1 month) Portland, Oregon Area Role: Strategy, Product Management, Technology Development, Data Analysis and Analytics \n\u2022\tLed process, product, technology, quality engineer teams and task forces, clearly communicated strategy, methods, direction to identify technology root causes, technology problem solving and solution implementation with advanced statistical analysis, analytics, visualization and problem solving tools. \n\u2022\tDeveloped next generation technology, validated and implemented these solutions in manufacturing with advanced statistical methods, reduced costs and solved reliability challenges to meet customer requirements with data driven problem solving methods, design thinking and hypothesis testing. \n\u2022\tDelivered next generation technology solutions with collaboration from technical leaders across process, design, quality, process, engineering and used inline monitoring systems to validate technology solutions. Received divisional awards for several outstanding contributions to Intel\u2019s technology development and product manufacturing. EVP Strategy and Chief Customer Officer PetaData Labs May 2014  \u2013 Present (1 year 4 months) Bengaluru Area, India At PetaData Labs, as the Customer Officer (Head of Strategy, Marketing, Product, Customer Experience, Business Development), my passion is to turbocharge people, planet and profits with the power of billion social digital voices. Responsible for product engineering, customer experience, product market fit, growth marketing, sales, business model validation and creating sustainable differentiation through strategic choices.  \n \nThe social digital predictive analytics platform enables marketing, sales, product, service teams to connect smarter, decide faster and power decisions customers love to win in the marketplace. You can get more customers, create hit products / services and deliver always on agile service with predictive social digital customer insights. \n \nLearn more about the social digital predictive analytics platform. Let's connect nathan@petadatalabs.com EVP Strategy and Chief Customer Officer PetaData Labs May 2014  \u2013 Present (1 year 4 months) Bengaluru Area, India At PetaData Labs, as the Customer Officer (Head of Strategy, Marketing, Product, Customer Experience, Business Development), my passion is to turbocharge people, planet and profits with the power of billion social digital voices. Responsible for product engineering, customer experience, product market fit, growth marketing, sales, business model validation and creating sustainable differentiation through strategic choices.  \n \nThe social digital predictive analytics platform enables marketing, sales, product, service teams to connect smarter, decide faster and power decisions customers love to win in the marketplace. You can get more customers, create hit products / services and deliver always on agile service with predictive social digital customer insights. \n \nLearn more about the social digital predictive analytics platform. Let's connect nathan@petadatalabs.com Product Innovator, Sales Closer, Growth Marketer, Educator Business Growth Consultant and Educator June 2012  \u2013 Present (3 years 3 months) Bangalore, New York Working with various technology and product companies (B2B, B2C) to bring together analytical thinking, product engineering and creativity with cross functional strategy, sales, marketing and business development leadership skills to significantly increase the company's revenue. Services include Sales, Business Development and Digital / Growth Marketing; Product Innovation, Product / Market Fit, Business Model Creation. \n \nIn addition, as an educator, I share my experience as a guest lecturer to business, commerce and engineering institutions across India. Deliver guest lectures, deploy hands on labs for skill development and develop curriculum's that shape future leaders of tomorrow. \n \nVerticals include Media & Entertainment, Education, Internet & Consumer Services, Manufacturing & Consumer Products, Hospitals & Healthcare, Smarter Cities, Data Driven Governments & Safer Communities, Food & Beverages. \n \nLet's connect: rvaidy5@gmail.com Product Innovator, Sales Closer, Growth Marketer, Educator Business Growth Consultant and Educator June 2012  \u2013 Present (3 years 3 months) Bangalore, New York Working with various technology and product companies (B2B, B2C) to bring together analytical thinking, product engineering and creativity with cross functional strategy, sales, marketing and business development leadership skills to significantly increase the company's revenue. Services include Sales, Business Development and Digital / Growth Marketing; Product Innovation, Product / Market Fit, Business Model Creation. \n \nIn addition, as an educator, I share my experience as a guest lecturer to business, commerce and engineering institutions across India. Deliver guest lectures, deploy hands on labs for skill development and develop curriculum's that shape future leaders of tomorrow. \n \nVerticals include Media & Entertainment, Education, Internet & Consumer Services, Manufacturing & Consumer Products, Hospitals & Healthcare, Smarter Cities, Data Driven Governments & Safer Communities, Food & Beverages. \n \nLet's connect: rvaidy5@gmail.com Global Industry Marketing Manager IBM January 2011  \u2013  May 2012  (1 year 5 months) Greater New York City Area Role: Strategy, Marketing Management, Product Management \n\u2022\tDelivered first of a kind vertically integrated B2B technology solutions and global Go-To-Market in Big Data, Analytics, Cloud and Information Management domains in SMART GRID utilizing Marketing Management, Strategy Development and Product Management. \n\u2022\tIdentified and proposed technology solutions to grow market share against IBM\u2019s competitors like EMC, DELL, HP, ACCENTURE, NetAPP, ORACLE, ACCENTURE.  \n\u2022\tDelivered data and insights driven market segments, value proposition, thought leadership, demand generation and channel strategy with collaboration across CTOs, Sales Executives, Business Development Managers and Services Consultants. Collaborated with sales teams in account planning, provided market and solution support to exceed revenue targets for 2011. Global Industry Marketing Manager IBM January 2011  \u2013  May 2012  (1 year 5 months) Greater New York City Area Role: Strategy, Marketing Management, Product Management \n\u2022\tDelivered first of a kind vertically integrated B2B technology solutions and global Go-To-Market in Big Data, Analytics, Cloud and Information Management domains in SMART GRID utilizing Marketing Management, Strategy Development and Product Management. \n\u2022\tIdentified and proposed technology solutions to grow market share against IBM\u2019s competitors like EMC, DELL, HP, ACCENTURE, NetAPP, ORACLE, ACCENTURE.  \n\u2022\tDelivered data and insights driven market segments, value proposition, thought leadership, demand generation and channel strategy with collaboration across CTOs, Sales Executives, Business Development Managers and Services Consultants. Collaborated with sales teams in account planning, provided market and solution support to exceed revenue targets for 2011. Research Staff Member, T.J. Watson Research Center IBM March 2008  \u2013  December 2010  (2 years 10 months) Greater New York City Area Role: Strategy, Product Management, Technology Development, Market Research, Consulting. Client: Solar Technology and Manufacturing Company, Europe \n\u2022\tIdentified a key technology gap in solar manufacturing and product stack through market insights, technology insights, data analysis and market research. Proposed and validated the ideas through design of experiments and statistical data validation. \n\u2022\tDelivered \"first of a kind\" product stack and technology roadmap. The Solar Manufacturing client, significantly reduced operational costs and scaled rapidly from R&D to manufacturing and was able to meet market delivery requirements and compete in the global solar industry with a new product that met the efficiency and reliability requirements. \n\u2022\tReceived various awards in recognition of patents, innovations and creative contributions. Research Staff Member, T.J. Watson Research Center IBM March 2008  \u2013  December 2010  (2 years 10 months) Greater New York City Area Role: Strategy, Product Management, Technology Development, Market Research, Consulting. Client: Solar Technology and Manufacturing Company, Europe \n\u2022\tIdentified a key technology gap in solar manufacturing and product stack through market insights, technology insights, data analysis and market research. Proposed and validated the ideas through design of experiments and statistical data validation. \n\u2022\tDelivered \"first of a kind\" product stack and technology roadmap. The Solar Manufacturing client, significantly reduced operational costs and scaled rapidly from R&D to manufacturing and was able to meet market delivery requirements and compete in the global solar industry with a new product that met the efficiency and reliability requirements. \n\u2022\tReceived various awards in recognition of patents, innovations and creative contributions. Strategy Consultant Electrochemical ALD LLC December 2007  \u2013  March 2008  (4 months) Greater Atlanta Area Role: Strategy, Product Management, Technology Development, Market Research, Consulting \n\u2022\tDelivered business strategy and technology roadmap, product design and development, marketing and sales planning for an early stage start-up company in Solar Energy Manufacturing industry. \n\u2022\tPositioned the company to leverage existing resources for organic growth and delivered new technology strategy based on customer insights. \n\u2022\tClient was very happy with the revenue growth results and has provided an engagement referral. Strategy Consultant Electrochemical ALD LLC December 2007  \u2013  March 2008  (4 months) Greater Atlanta Area Role: Strategy, Product Management, Technology Development, Market Research, Consulting \n\u2022\tDelivered business strategy and technology roadmap, product design and development, marketing and sales planning for an early stage start-up company in Solar Energy Manufacturing industry. \n\u2022\tPositioned the company to leverage existing resources for organic growth and delivered new technology strategy based on customer insights. \n\u2022\tClient was very happy with the revenue growth results and has provided an engagement referral. Sr. Process Integration Engineer Intel Corporation October 2004  \u2013  October 2007  (3 years 1 month) Portland, Oregon Area Role: Strategy, Product Management, Technology Development, Data Analysis and Analytics \n\u2022\tLed process, product, technology, quality engineer teams and task forces, clearly communicated strategy, methods, direction to identify technology root causes, technology problem solving and solution implementation with advanced statistical analysis, analytics, visualization and problem solving tools. \n\u2022\tDeveloped next generation technology, validated and implemented these solutions in manufacturing with advanced statistical methods, reduced costs and solved reliability challenges to meet customer requirements with data driven problem solving methods, design thinking and hypothesis testing. \n\u2022\tDelivered next generation technology solutions with collaboration from technical leaders across process, design, quality, process, engineering and used inline monitoring systems to validate technology solutions. Received divisional awards for several outstanding contributions to Intel\u2019s technology development and product manufacturing. Sr. Process Integration Engineer Intel Corporation October 2004  \u2013  October 2007  (3 years 1 month) Portland, Oregon Area Role: Strategy, Product Management, Technology Development, Data Analysis and Analytics \n\u2022\tLed process, product, technology, quality engineer teams and task forces, clearly communicated strategy, methods, direction to identify technology root causes, technology problem solving and solution implementation with advanced statistical analysis, analytics, visualization and problem solving tools. \n\u2022\tDeveloped next generation technology, validated and implemented these solutions in manufacturing with advanced statistical methods, reduced costs and solved reliability challenges to meet customer requirements with data driven problem solving methods, design thinking and hypothesis testing. \n\u2022\tDelivered next generation technology solutions with collaboration from technical leaders across process, design, quality, process, engineering and used inline monitoring systems to validate technology solutions. Received divisional awards for several outstanding contributions to Intel\u2019s technology development and product manufacturing. Languages English Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Hindi Full professional proficiency Full professional proficiency Full professional proficiency Skills Marketing Management Product Management Business Strategy Go-to-market Strategy Strategic Planning Quality Management Customer Experience... Marketing Information Technology Business Analysis Data Analysis Cross-functional Team... Thought Leadership Cloud Computing Innovation Management Six Sigma Product Marketing Data Mining Analytics CRM Team Leadership Enterprise Software Strategy Start-ups Strategic Partnerships Project Management Management Consulting Entrepreneurship Business Development Program Management Marketing Strategy Product Development Analysis SaaS Business Intelligence R&D Competitive Analysis Process Improvement Semiconductors Big Data Strategy Development Technology Development Industry Solutions Executive Management B2B Digital Marketing Telecommunications Management Market Research Leadership See 35+ \u00a0 \u00a0 See less Skills  Marketing Management Product Management Business Strategy Go-to-market Strategy Strategic Planning Quality Management Customer Experience... Marketing Information Technology Business Analysis Data Analysis Cross-functional Team... Thought Leadership Cloud Computing Innovation Management Six Sigma Product Marketing Data Mining Analytics CRM Team Leadership Enterprise Software Strategy Start-ups Strategic Partnerships Project Management Management Consulting Entrepreneurship Business Development Program Management Marketing Strategy Product Development Analysis SaaS Business Intelligence R&D Competitive Analysis Process Improvement Semiconductors Big Data Strategy Development Technology Development Industry Solutions Executive Management B2B Digital Marketing Telecommunications Management Market Research Leadership See 35+ \u00a0 \u00a0 See less Marketing Management Product Management Business Strategy Go-to-market Strategy Strategic Planning Quality Management Customer Experience... Marketing Information Technology Business Analysis Data Analysis Cross-functional Team... Thought Leadership Cloud Computing Innovation Management Six Sigma Product Marketing Data Mining Analytics CRM Team Leadership Enterprise Software Strategy Start-ups Strategic Partnerships Project Management Management Consulting Entrepreneurship Business Development Program Management Marketing Strategy Product Development Analysis SaaS Business Intelligence R&D Competitive Analysis Process Improvement Semiconductors Big Data Strategy Development Technology Development Industry Solutions Executive Management B2B Digital Marketing Telecommunications Management Market Research Leadership See 35+ \u00a0 \u00a0 See less Marketing Management Product Management Business Strategy Go-to-market Strategy Strategic Planning Quality Management Customer Experience... Marketing Information Technology Business Analysis Data Analysis Cross-functional Team... Thought Leadership Cloud Computing Innovation Management Six Sigma Product Marketing Data Mining Analytics CRM Team Leadership Enterprise Software Strategy Start-ups Strategic Partnerships Project Management Management Consulting Entrepreneurship Business Development Program Management Marketing Strategy Product Development Analysis SaaS Business Intelligence R&D Competitive Analysis Process Improvement Semiconductors Big Data Strategy Development Technology Development Industry Solutions Executive Management B2B Digital Marketing Telecommunications Management Market Research Leadership See 35+ \u00a0 \u00a0 See less Education North Carolina State University Postdoctoral Research Associate,  Electrical and Electronics Engineering 2004  \u2013 2004 Arizona State University Postdoctoral Research Associate,  Electrical and Electronics Engineering 2003  \u2013 2004 The University of Georgia PhD,  Analytical Chemistry 1998  \u2013 2003 Analytical problem solving, data analysis, automation, instrumentation, chemical, material, electronic and biological measurement and analysis techniques mastered.  \nPhD thesis: Identified technology gaps in solar energy industry to facilitate development of cheap materials and high solar absorption efficiency. \n\u2022\tProposed and validated new class of materials, configurations and technology to deliver high solar absorption with low cost processes \n\u2022\tPrototyped and demonstrated the low cost automated manufacturing process in the laboratory scale. Central Electrochemical Research Institute Bachelor's / B.Tech,  Chemical and Electrochemical Engineering 1994  \u2013 1998 Undergraduate degree in chemical and electrochemical engineering with a focus on process optimization, data analysis and measurement, chemical, biological, electrical and material process development and engineering techniques. \n\u2022\tPerformed market research and analyzed technology trends in the water purification industry. Identified that the removal of heavy metals from wastewater as an expensive and inefficient process, a gap that needed to be closed in the industry. \n\u2022\tProposed an electrolysis technology to lower the high cost of heavy metal removal and improve efficiency. Made incremental changes and validated the idea through design of experiments and laboratory data. \n\u2022\tAfter validation, developed the prototype for purification process including reactor design for low cost, high efficiency heavy metal purification. Vivekananda College Chemistry 1993  \u2013 1994 North Carolina State University Postdoctoral Research Associate,  Electrical and Electronics Engineering 2004  \u2013 2004 North Carolina State University Postdoctoral Research Associate,  Electrical and Electronics Engineering 2004  \u2013 2004 North Carolina State University Postdoctoral Research Associate,  Electrical and Electronics Engineering 2004  \u2013 2004 Arizona State University Postdoctoral Research Associate,  Electrical and Electronics Engineering 2003  \u2013 2004 Arizona State University Postdoctoral Research Associate,  Electrical and Electronics Engineering 2003  \u2013 2004 Arizona State University Postdoctoral Research Associate,  Electrical and Electronics Engineering 2003  \u2013 2004 The University of Georgia PhD,  Analytical Chemistry 1998  \u2013 2003 Analytical problem solving, data analysis, automation, instrumentation, chemical, material, electronic and biological measurement and analysis techniques mastered.  \nPhD thesis: Identified technology gaps in solar energy industry to facilitate development of cheap materials and high solar absorption efficiency. \n\u2022\tProposed and validated new class of materials, configurations and technology to deliver high solar absorption with low cost processes \n\u2022\tPrototyped and demonstrated the low cost automated manufacturing process in the laboratory scale. The University of Georgia PhD,  Analytical Chemistry 1998  \u2013 2003 Analytical problem solving, data analysis, automation, instrumentation, chemical, material, electronic and biological measurement and analysis techniques mastered.  \nPhD thesis: Identified technology gaps in solar energy industry to facilitate development of cheap materials and high solar absorption efficiency. \n\u2022\tProposed and validated new class of materials, configurations and technology to deliver high solar absorption with low cost processes \n\u2022\tPrototyped and demonstrated the low cost automated manufacturing process in the laboratory scale. The University of Georgia PhD,  Analytical Chemistry 1998  \u2013 2003 Analytical problem solving, data analysis, automation, instrumentation, chemical, material, electronic and biological measurement and analysis techniques mastered.  \nPhD thesis: Identified technology gaps in solar energy industry to facilitate development of cheap materials and high solar absorption efficiency. \n\u2022\tProposed and validated new class of materials, configurations and technology to deliver high solar absorption with low cost processes \n\u2022\tPrototyped and demonstrated the low cost automated manufacturing process in the laboratory scale. Central Electrochemical Research Institute Bachelor's / B.Tech,  Chemical and Electrochemical Engineering 1994  \u2013 1998 Undergraduate degree in chemical and electrochemical engineering with a focus on process optimization, data analysis and measurement, chemical, biological, electrical and material process development and engineering techniques. \n\u2022\tPerformed market research and analyzed technology trends in the water purification industry. Identified that the removal of heavy metals from wastewater as an expensive and inefficient process, a gap that needed to be closed in the industry. \n\u2022\tProposed an electrolysis technology to lower the high cost of heavy metal removal and improve efficiency. Made incremental changes and validated the idea through design of experiments and laboratory data. \n\u2022\tAfter validation, developed the prototype for purification process including reactor design for low cost, high efficiency heavy metal purification. Central Electrochemical Research Institute Bachelor's / B.Tech,  Chemical and Electrochemical Engineering 1994  \u2013 1998 Undergraduate degree in chemical and electrochemical engineering with a focus on process optimization, data analysis and measurement, chemical, biological, electrical and material process development and engineering techniques. \n\u2022\tPerformed market research and analyzed technology trends in the water purification industry. Identified that the removal of heavy metals from wastewater as an expensive and inefficient process, a gap that needed to be closed in the industry. \n\u2022\tProposed an electrolysis technology to lower the high cost of heavy metal removal and improve efficiency. Made incremental changes and validated the idea through design of experiments and laboratory data. \n\u2022\tAfter validation, developed the prototype for purification process including reactor design for low cost, high efficiency heavy metal purification. Central Electrochemical Research Institute Bachelor's / B.Tech,  Chemical and Electrochemical Engineering 1994  \u2013 1998 Undergraduate degree in chemical and electrochemical engineering with a focus on process optimization, data analysis and measurement, chemical, biological, electrical and material process development and engineering techniques. \n\u2022\tPerformed market research and analyzed technology trends in the water purification industry. Identified that the removal of heavy metals from wastewater as an expensive and inefficient process, a gap that needed to be closed in the industry. \n\u2022\tProposed an electrolysis technology to lower the high cost of heavy metal removal and improve efficiency. Made incremental changes and validated the idea through design of experiments and laboratory data. \n\u2022\tAfter validation, developed the prototype for purification process including reactor design for low cost, high efficiency heavy metal purification. Vivekananda College Chemistry 1993  \u2013 1994 Vivekananda College Chemistry 1993  \u2013 1994 Vivekananda College Chemistry 1993  \u2013 1994 Honors & Awards Additional Honors & Awards \u2022\tUniversity of Georgia: Fellowship and outstanding student award 1998 \u2013 2002 \n\u2022\tIntel Corporation: Divisional Awards for outstanding contributions 2005 \u2013 2007  \n\u2022\tIBM Corporation: Innovations, Patents Contribution Awards 2009 \u2013 2012 Additional Honors & Awards \u2022\tUniversity of Georgia: Fellowship and outstanding student award 1998 \u2013 2002 \n\u2022\tIntel Corporation: Divisional Awards for outstanding contributions 2005 \u2013 2007  \n\u2022\tIBM Corporation: Innovations, Patents Contribution Awards 2009 \u2013 2012 Additional Honors & Awards \u2022\tUniversity of Georgia: Fellowship and outstanding student award 1998 \u2013 2002 \n\u2022\tIntel Corporation: Divisional Awards for outstanding contributions 2005 \u2013 2007  \n\u2022\tIBM Corporation: Innovations, Patents Contribution Awards 2009 \u2013 2012 Additional Honors & Awards \u2022\tUniversity of Georgia: Fellowship and outstanding student award 1998 \u2013 2002 \n\u2022\tIntel Corporation: Divisional Awards for outstanding contributions 2005 \u2013 2007  \n\u2022\tIBM Corporation: Innovations, Patents Contribution Awards 2009 \u2013 2012 ", "Experience Customer Integration Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Senior Operations Engineer Jinny Software December 2007  \u2013  2012  (5 years) Dublin Integration Engineer Avaya October 2006  \u2013  May 2007  (8 months) Technical Services Engineer Avaya November 2004  \u2013  September 2006  (1 year 11 months) Support Agent - HP Support department in Vodafone Ireland Vodafone November 2003  \u2013  June 2004  (8 months) Product Support Engineer AEP Systems January 2001  \u2013  June 2003  (2 years 6 months) Operations Support Specialist GTECH June 1998  \u2013  November 2000  (2 years 6 months) Operations Engineer Gtech Ireland GTECH February 1996  \u2013  June 1998  (2 years 5 months) Customer Integration Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Customer Integration Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Senior Operations Engineer Jinny Software December 2007  \u2013  2012  (5 years) Dublin Senior Operations Engineer Jinny Software December 2007  \u2013  2012  (5 years) Dublin Integration Engineer Avaya October 2006  \u2013  May 2007  (8 months) Integration Engineer Avaya October 2006  \u2013  May 2007  (8 months) Technical Services Engineer Avaya November 2004  \u2013  September 2006  (1 year 11 months) Technical Services Engineer Avaya November 2004  \u2013  September 2006  (1 year 11 months) Support Agent - HP Support department in Vodafone Ireland Vodafone November 2003  \u2013  June 2004  (8 months) Support Agent - HP Support department in Vodafone Ireland Vodafone November 2003  \u2013  June 2004  (8 months) Product Support Engineer AEP Systems January 2001  \u2013  June 2003  (2 years 6 months) Product Support Engineer AEP Systems January 2001  \u2013  June 2003  (2 years 6 months) Operations Support Specialist GTECH June 1998  \u2013  November 2000  (2 years 6 months) Operations Support Specialist GTECH June 1998  \u2013  November 2000  (2 years 6 months) Operations Engineer Gtech Ireland GTECH February 1996  \u2013  June 1998  (2 years 5 months) Operations Engineer Gtech Ireland GTECH February 1996  \u2013  June 1998  (2 years 5 months) Skills Shell Scripting SS7 Unix Root Cause Analysis Telecommunications TCP/IP Linux Problem Solving SMPP SMS Customer Service IP Red Hat Linux SMSC Xen MySQL Apache SIP Solaris MMSC SMTP VAS WAP Gateway USSD Audio Conferencing Team Leadership See 11+ \u00a0 \u00a0 See less Skills  Shell Scripting SS7 Unix Root Cause Analysis Telecommunications TCP/IP Linux Problem Solving SMPP SMS Customer Service IP Red Hat Linux SMSC Xen MySQL Apache SIP Solaris MMSC SMTP VAS WAP Gateway USSD Audio Conferencing Team Leadership See 11+ \u00a0 \u00a0 See less Shell Scripting SS7 Unix Root Cause Analysis Telecommunications TCP/IP Linux Problem Solving SMPP SMS Customer Service IP Red Hat Linux SMSC Xen MySQL Apache SIP Solaris MMSC SMTP VAS WAP Gateway USSD Audio Conferencing Team Leadership See 11+ \u00a0 \u00a0 See less Shell Scripting SS7 Unix Root Cause Analysis Telecommunications TCP/IP Linux Problem Solving SMPP SMS Customer Service IP Red Hat Linux SMSC Xen MySQL Apache SIP Solaris MMSC SMTP VAS WAP Gateway USSD Audio Conferencing Team Leadership See 11+ \u00a0 \u00a0 See less ", "Summary I have extensive experience in the space of physical design, floorplanning, place and route, physical verification, tapeouts and fab interactions. Good with scripting and flow automation. \n \nFriendly, team player and always eager to take new challenging responsibilities in SOC physical design arena. Knowledgeable and experienced with every aspect of ASIC physical design RTL2GDS. SOC physical verification(DRC/LVS/antenna/density) and tapeout expertise. Summary I have extensive experience in the space of physical design, floorplanning, place and route, physical verification, tapeouts and fab interactions. Good with scripting and flow automation. \n \nFriendly, team player and always eager to take new challenging responsibilities in SOC physical design arena. Knowledgeable and experienced with every aspect of ASIC physical design RTL2GDS. SOC physical verification(DRC/LVS/antenna/density) and tapeout expertise. I have extensive experience in the space of physical design, floorplanning, place and route, physical verification, tapeouts and fab interactions. Good with scripting and flow automation. \n \nFriendly, team player and always eager to take new challenging responsibilities in SOC physical design arena. Knowledgeable and experienced with every aspect of ASIC physical design RTL2GDS. SOC physical verification(DRC/LVS/antenna/density) and tapeout expertise. I have extensive experience in the space of physical design, floorplanning, place and route, physical verification, tapeouts and fab interactions. Good with scripting and flow automation. \n \nFriendly, team player and always eager to take new challenging responsibilities in SOC physical design arena. Knowledgeable and experienced with every aspect of ASIC physical design RTL2GDS. SOC physical verification(DRC/LVS/antenna/density) and tapeout expertise. Experience Physical Design Engineer - APD SOC Integration Engineer Intel Corporation 2013  \u2013 Present (2 years) Austin, Texas Area Physical Design - Physical Verification Apple 2013  \u2013  August 2013  (less than a year) Cupertino, CA - Pad ring design, bump planning, RDL routing, SOC physical design assembly/integration, SOC physical verification, tapeout Senior Member Of Technical Staff (SMTS) AMD 2006  \u2013  2012  (6 years) Austin, Texas Area - Floorplanning and physical design integration lead for multi billions transistor APUs (Accelerated Processing Units) containing x86 cores and GPU cores.  \n- Physical integration of various IPs (utilizing different design methodology) into SOC design \n- Physical design verification expert user \n- Helped define and design SOC physical integration flow \n- Helped define and design SOC tapoeut criteria and checklist \n- Implemented SOC physical design flow automation using various scripts \n- Expertise include (but not limited to) c4 bump design, package interface, power grid/clock/special route implementation for SOC designs (in overlay cell) and fab interactions for yield improvements \n- Expert in GDS/OASIS edits(using TCL script) of multi billion device SOC designs \n- Directly(either as physical design integration lead or contributor) involved in successful tapeout of various SOC designs utilizing 65nm, 45nm, 32nm and 28nm technologies Senior Member Of Technical Staff (SMTS) Vitesse Semiconductor Corp 1998  \u2013  2006  (8 years) Floorplanning, physical design, power grid design, place and route, clock tree syntesis, timing analysis/signoff, IR/EM analysis/signoff, physical verification and tapeout of ASIC chips. Design Engg Texas Instruments 1995  \u2013  1998  (3 years) ASIC physical design \nASIC physical design CAD tool development Design Engg Bharat Electronics 1992  \u2013  1995  (3 years) Bangalore Military, telecomm and satellite space circuit design. Physical Design Engineer - APD SOC Integration Engineer Intel Corporation 2013  \u2013 Present (2 years) Austin, Texas Area Physical Design Engineer - APD SOC Integration Engineer Intel Corporation 2013  \u2013 Present (2 years) Austin, Texas Area Physical Design - Physical Verification Apple 2013  \u2013  August 2013  (less than a year) Cupertino, CA - Pad ring design, bump planning, RDL routing, SOC physical design assembly/integration, SOC physical verification, tapeout Physical Design - Physical Verification Apple 2013  \u2013  August 2013  (less than a year) Cupertino, CA - Pad ring design, bump planning, RDL routing, SOC physical design assembly/integration, SOC physical verification, tapeout Senior Member Of Technical Staff (SMTS) AMD 2006  \u2013  2012  (6 years) Austin, Texas Area - Floorplanning and physical design integration lead for multi billions transistor APUs (Accelerated Processing Units) containing x86 cores and GPU cores.  \n- Physical integration of various IPs (utilizing different design methodology) into SOC design \n- Physical design verification expert user \n- Helped define and design SOC physical integration flow \n- Helped define and design SOC tapoeut criteria and checklist \n- Implemented SOC physical design flow automation using various scripts \n- Expertise include (but not limited to) c4 bump design, package interface, power grid/clock/special route implementation for SOC designs (in overlay cell) and fab interactions for yield improvements \n- Expert in GDS/OASIS edits(using TCL script) of multi billion device SOC designs \n- Directly(either as physical design integration lead or contributor) involved in successful tapeout of various SOC designs utilizing 65nm, 45nm, 32nm and 28nm technologies Senior Member Of Technical Staff (SMTS) AMD 2006  \u2013  2012  (6 years) Austin, Texas Area - Floorplanning and physical design integration lead for multi billions transistor APUs (Accelerated Processing Units) containing x86 cores and GPU cores.  \n- Physical integration of various IPs (utilizing different design methodology) into SOC design \n- Physical design verification expert user \n- Helped define and design SOC physical integration flow \n- Helped define and design SOC tapoeut criteria and checklist \n- Implemented SOC physical design flow automation using various scripts \n- Expertise include (but not limited to) c4 bump design, package interface, power grid/clock/special route implementation for SOC designs (in overlay cell) and fab interactions for yield improvements \n- Expert in GDS/OASIS edits(using TCL script) of multi billion device SOC designs \n- Directly(either as physical design integration lead or contributor) involved in successful tapeout of various SOC designs utilizing 65nm, 45nm, 32nm and 28nm technologies Senior Member Of Technical Staff (SMTS) Vitesse Semiconductor Corp 1998  \u2013  2006  (8 years) Floorplanning, physical design, power grid design, place and route, clock tree syntesis, timing analysis/signoff, IR/EM analysis/signoff, physical verification and tapeout of ASIC chips. Senior Member Of Technical Staff (SMTS) Vitesse Semiconductor Corp 1998  \u2013  2006  (8 years) Floorplanning, physical design, power grid design, place and route, clock tree syntesis, timing analysis/signoff, IR/EM analysis/signoff, physical verification and tapeout of ASIC chips. Design Engg Texas Instruments 1995  \u2013  1998  (3 years) ASIC physical design \nASIC physical design CAD tool development Design Engg Texas Instruments 1995  \u2013  1998  (3 years) ASIC physical design \nASIC physical design CAD tool development Design Engg Bharat Electronics 1992  \u2013  1995  (3 years) Bangalore Military, telecomm and satellite space circuit design. Design Engg Bharat Electronics 1992  \u2013  1995  (3 years) Bangalore Military, telecomm and satellite space circuit design. Languages English Professional working proficiency Hindi Professional working proficiency English Professional working proficiency Hindi Professional working proficiency English Professional working proficiency Hindi Professional working proficiency Professional working proficiency Professional working proficiency Skills Static Timing Analysis Floorplanning Physical Design Physical Verification SOC physical integration SOC tapeout TCL/TK PERL Calibre EDA tool Magma EDA tools Cadence EDA tools Cadence Calibre Magma SoC TCL Tapeout Perl See 3+ \u00a0 \u00a0 See less Skills  Static Timing Analysis Floorplanning Physical Design Physical Verification SOC physical integration SOC tapeout TCL/TK PERL Calibre EDA tool Magma EDA tools Cadence EDA tools Cadence Calibre Magma SoC TCL Tapeout Perl See 3+ \u00a0 \u00a0 See less Static Timing Analysis Floorplanning Physical Design Physical Verification SOC physical integration SOC tapeout TCL/TK PERL Calibre EDA tool Magma EDA tools Cadence EDA tools Cadence Calibre Magma SoC TCL Tapeout Perl See 3+ \u00a0 \u00a0 See less Static Timing Analysis Floorplanning Physical Design Physical Verification SOC physical integration SOC tapeout TCL/TK PERL Calibre EDA tool Magma EDA tools Cadence EDA tools Cadence Calibre Magma SoC TCL Tapeout Perl See 3+ \u00a0 \u00a0 See less ", "Skills Debugging Embedded Software Embedded Systems ClearCase WCDMA Device Drivers Embedded Linux UMTS Mobile Communications GPRS Integration Software Engineering C Wireless Software Development Linux RTOS Mobile Devices Testing System Architecture See 5+ \u00a0 \u00a0 See less Skills  Debugging Embedded Software Embedded Systems ClearCase WCDMA Device Drivers Embedded Linux UMTS Mobile Communications GPRS Integration Software Engineering C Wireless Software Development Linux RTOS Mobile Devices Testing System Architecture See 5+ \u00a0 \u00a0 See less Debugging Embedded Software Embedded Systems ClearCase WCDMA Device Drivers Embedded Linux UMTS Mobile Communications GPRS Integration Software Engineering C Wireless Software Development Linux RTOS Mobile Devices Testing System Architecture See 5+ \u00a0 \u00a0 See less Debugging Embedded Software Embedded Systems ClearCase WCDMA Device Drivers Embedded Linux UMTS Mobile Communications GPRS Integration Software Engineering C Wireless Software Development Linux RTOS Mobile Devices Testing System Architecture See 5+ \u00a0 \u00a0 See less ", "Summary * 4 years experience as Sr. Process Integration Engineer working on 22nm, 14nm and 10nm novel interconnect material options and integration architectures for silicon microprocessors.  \n* 7 years experience as Researcher working on Silicon Photonic design, fabrication and optical / electrical characterization. \n* 11 years experience in Process Technology, Process Development and Clean room fabrication in 100mm \u2013 300mm wafer fabs. \n* 30 publications, 2 patents (under review), 1 book chapter (in publication), technical press coverage in Nature (research highlights), Nature Materials and Photonics Spectra. \n* US Permanent Resident Specialties:On chip Interconnect Technologies \n100mm-300mm Fab Process Development \nFab Process Integration \nSilicon Photonic Design, Fab and Characterization \nElectrical/Optical Test Setup / Automation \nOptical / Electronic Device/Process Simulators Summary * 4 years experience as Sr. Process Integration Engineer working on 22nm, 14nm and 10nm novel interconnect material options and integration architectures for silicon microprocessors.  \n* 7 years experience as Researcher working on Silicon Photonic design, fabrication and optical / electrical characterization. \n* 11 years experience in Process Technology, Process Development and Clean room fabrication in 100mm \u2013 300mm wafer fabs. \n* 30 publications, 2 patents (under review), 1 book chapter (in publication), technical press coverage in Nature (research highlights), Nature Materials and Photonics Spectra. \n* US Permanent Resident Specialties:On chip Interconnect Technologies \n100mm-300mm Fab Process Development \nFab Process Integration \nSilicon Photonic Design, Fab and Characterization \nElectrical/Optical Test Setup / Automation \nOptical / Electronic Device/Process Simulators * 4 years experience as Sr. Process Integration Engineer working on 22nm, 14nm and 10nm novel interconnect material options and integration architectures for silicon microprocessors.  \n* 7 years experience as Researcher working on Silicon Photonic design, fabrication and optical / electrical characterization. \n* 11 years experience in Process Technology, Process Development and Clean room fabrication in 100mm \u2013 300mm wafer fabs. \n* 30 publications, 2 patents (under review), 1 book chapter (in publication), technical press coverage in Nature (research highlights), Nature Materials and Photonics Spectra. \n* US Permanent Resident Specialties:On chip Interconnect Technologies \n100mm-300mm Fab Process Development \nFab Process Integration \nSilicon Photonic Design, Fab and Characterization \nElectrical/Optical Test Setup / Automation \nOptical / Electronic Device/Process Simulators * 4 years experience as Sr. Process Integration Engineer working on 22nm, 14nm and 10nm novel interconnect material options and integration architectures for silicon microprocessors.  \n* 7 years experience as Researcher working on Silicon Photonic design, fabrication and optical / electrical characterization. \n* 11 years experience in Process Technology, Process Development and Clean room fabrication in 100mm \u2013 300mm wafer fabs. \n* 30 publications, 2 patents (under review), 1 book chapter (in publication), technical press coverage in Nature (research highlights), Nature Materials and Photonics Spectra. \n* US Permanent Resident Specialties:On chip Interconnect Technologies \n100mm-300mm Fab Process Development \nFab Process Integration \nSilicon Photonic Design, Fab and Characterization \nElectrical/Optical Test Setup / Automation \nOptical / Electronic Device/Process Simulators Experience Senior Integration Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) * Research and Technology Development for Back-end Interconnects in 14nm and beyond process technology nodes for future generation Intel microprocessors. \n* Novel Materials and Integration Methodologies, Scaling, Reliability and Performance considerations for Copper-based Interconnects on the 10nm node. Graduate Student Researcher University of California Los Angeles September 2000  \u2013  May 2007  (6 years 9 months) Graduate Intern Intel Corporation September 2005  \u2013  September 2006  (1 year 1 month) Teaching Associate University of California Los Angeles September 2001  \u2013  June 2005  (3 years 10 months) Software Consultant Kernex Microsystems June 2000  \u2013  August 2000  (3 months) Undergraduate Project Work Semiconductor Device Research Laboratory, Indian Institute of Technology Madras June 1999  \u2013  June 2000  (1 year 1 month) Senior Integration Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) * Research and Technology Development for Back-end Interconnects in 14nm and beyond process technology nodes for future generation Intel microprocessors. \n* Novel Materials and Integration Methodologies, Scaling, Reliability and Performance considerations for Copper-based Interconnects on the 10nm node. Senior Integration Engineer Intel Corporation July 2007  \u2013 Present (8 years 2 months) * Research and Technology Development for Back-end Interconnects in 14nm and beyond process technology nodes for future generation Intel microprocessors. \n* Novel Materials and Integration Methodologies, Scaling, Reliability and Performance considerations for Copper-based Interconnects on the 10nm node. Graduate Student Researcher University of California Los Angeles September 2000  \u2013  May 2007  (6 years 9 months) Graduate Student Researcher University of California Los Angeles September 2000  \u2013  May 2007  (6 years 9 months) Graduate Intern Intel Corporation September 2005  \u2013  September 2006  (1 year 1 month) Graduate Intern Intel Corporation September 2005  \u2013  September 2006  (1 year 1 month) Teaching Associate University of California Los Angeles September 2001  \u2013  June 2005  (3 years 10 months) Teaching Associate University of California Los Angeles September 2001  \u2013  June 2005  (3 years 10 months) Software Consultant Kernex Microsystems June 2000  \u2013  August 2000  (3 months) Software Consultant Kernex Microsystems June 2000  \u2013  August 2000  (3 months) Undergraduate Project Work Semiconductor Device Research Laboratory, Indian Institute of Technology Madras June 1999  \u2013  June 2000  (1 year 1 month) Undergraduate Project Work Semiconductor Device Research Laboratory, Indian Institute of Technology Madras June 1999  \u2013  June 2000  (1 year 1 month) Languages English Telugu Hindi English Telugu Hindi English Telugu Hindi Skills Process Integration 300mm manufacturing Silicon Photonics Semiconductors Design of Experiments Optical Testing Interconnects Photonics Electronics Characterization Automation Integration Silicon Optics Photolithography Sensors Optoelectronics Thin Films Nanotechnology IC CVD JMP Process Simulation Labview Etching Device Characterization Testing Simulations CMOS Semiconductor Device See 15+ \u00a0 \u00a0 See less Skills  Process Integration 300mm manufacturing Silicon Photonics Semiconductors Design of Experiments Optical Testing Interconnects Photonics Electronics Characterization Automation Integration Silicon Optics Photolithography Sensors Optoelectronics Thin Films Nanotechnology IC CVD JMP Process Simulation Labview Etching Device Characterization Testing Simulations CMOS Semiconductor Device See 15+ \u00a0 \u00a0 See less Process Integration 300mm manufacturing Silicon Photonics Semiconductors Design of Experiments Optical Testing Interconnects Photonics Electronics Characterization Automation Integration Silicon Optics Photolithography Sensors Optoelectronics Thin Films Nanotechnology IC CVD JMP Process Simulation Labview Etching Device Characterization Testing Simulations CMOS Semiconductor Device See 15+ \u00a0 \u00a0 See less Process Integration 300mm manufacturing Silicon Photonics Semiconductors Design of Experiments Optical Testing Interconnects Photonics Electronics Characterization Automation Integration Silicon Optics Photolithography Sensors Optoelectronics Thin Films Nanotechnology IC CVD JMP Process Simulation Labview Etching Device Characterization Testing Simulations CMOS Semiconductor Device See 15+ \u00a0 \u00a0 See less Education University of California, Los Angeles Ph. D,  Electrical Engineering 2003  \u2013 2007 Specialization:  \nPhotonics and Optoelectronics \n \nMinors:  \nSolid State Electronics, Communications University of California, Los Angeles M. S.,  Electrical Engineering 2000  \u2013 2007 Specialization: Photonics and Optoelectronics Indian Institute of Technology, Madras B. Tech,  Electrical Engineering 1996  \u2013 2000 St Mary's Junior College 1994  \u2013 1996 Gitanjali School 1991  \u2013 1994 University of California, Los Angeles Ph. D,  Electrical Engineering 2003  \u2013 2007 Specialization:  \nPhotonics and Optoelectronics \n \nMinors:  \nSolid State Electronics, Communications University of California, Los Angeles Ph. D,  Electrical Engineering 2003  \u2013 2007 Specialization:  \nPhotonics and Optoelectronics \n \nMinors:  \nSolid State Electronics, Communications University of California, Los Angeles Ph. D,  Electrical Engineering 2003  \u2013 2007 Specialization:  \nPhotonics and Optoelectronics \n \nMinors:  \nSolid State Electronics, Communications University of California, Los Angeles M. S.,  Electrical Engineering 2000  \u2013 2007 Specialization: Photonics and Optoelectronics University of California, Los Angeles M. S.,  Electrical Engineering 2000  \u2013 2007 Specialization: Photonics and Optoelectronics University of California, Los Angeles M. S.,  Electrical Engineering 2000  \u2013 2007 Specialization: Photonics and Optoelectronics Indian Institute of Technology, Madras B. Tech,  Electrical Engineering 1996  \u2013 2000 Indian Institute of Technology, Madras B. Tech,  Electrical Engineering 1996  \u2013 2000 Indian Institute of Technology, Madras B. Tech,  Electrical Engineering 1996  \u2013 2000 St Mary's Junior College 1994  \u2013 1996 St Mary's Junior College 1994  \u2013 1996 St Mary's Junior College 1994  \u2013 1996 Gitanjali School 1991  \u2013 1994 Gitanjali School 1991  \u2013 1994 Gitanjali School 1991  \u2013 1994 ", "Skills Testing Embedded Systems Debugging Integration SoC C Software Development Embedded Software Test Planning Ethernet ClearCase WiFi Test Automation Software Engineering GSM Skills  Testing Embedded Systems Debugging Integration SoC C Software Development Embedded Software Test Planning Ethernet ClearCase WiFi Test Automation Software Engineering GSM Testing Embedded Systems Debugging Integration SoC C Software Development Embedded Software Test Planning Ethernet ClearCase WiFi Test Automation Software Engineering GSM Testing Embedded Systems Debugging Integration SoC C Software Development Embedded Software Test Planning Ethernet ClearCase WiFi Test Automation Software Engineering GSM ", "Skills Nanofabrication MEMS Characterization Semiconductors Biomedical... Scanning Electron... Nanotechnology Lithography Photolithography Labview Matlab Thin Films Microfabrication Metrology Biomedical Engineering Sensors LabVIEW See 2+ \u00a0 \u00a0 See less Skills  Nanofabrication MEMS Characterization Semiconductors Biomedical... Scanning Electron... Nanotechnology Lithography Photolithography Labview Matlab Thin Films Microfabrication Metrology Biomedical Engineering Sensors LabVIEW See 2+ \u00a0 \u00a0 See less Nanofabrication MEMS Characterization Semiconductors Biomedical... Scanning Electron... Nanotechnology Lithography Photolithography Labview Matlab Thin Films Microfabrication Metrology Biomedical Engineering Sensors LabVIEW See 2+ \u00a0 \u00a0 See less Nanofabrication MEMS Characterization Semiconductors Biomedical... Scanning Electron... Nanotechnology Lithography Photolithography Labview Matlab Thin Films Microfabrication Metrology Biomedical Engineering Sensors LabVIEW See 2+ \u00a0 \u00a0 See less ", "Summary Responsible for determining yield and reliability issues pertaining to the 65nm process technology and working with process areas to design a solution. Monitoring e-test parameters and investigating potential yield limiting issues. High expertise in semiconductor device physics, polish, litho, dry etch and thin films deposition. Specialties:data extraction, data analysis, DOE, JMP, SQL, Lean Manufacturing, Level 1 TRIZ certified, kaizen Summary Responsible for determining yield and reliability issues pertaining to the 65nm process technology and working with process areas to design a solution. Monitoring e-test parameters and investigating potential yield limiting issues. High expertise in semiconductor device physics, polish, litho, dry etch and thin films deposition. Specialties:data extraction, data analysis, DOE, JMP, SQL, Lean Manufacturing, Level 1 TRIZ certified, kaizen Responsible for determining yield and reliability issues pertaining to the 65nm process technology and working with process areas to design a solution. Monitoring e-test parameters and investigating potential yield limiting issues. High expertise in semiconductor device physics, polish, litho, dry etch and thin films deposition. Specialties:data extraction, data analysis, DOE, JMP, SQL, Lean Manufacturing, Level 1 TRIZ certified, kaizen Responsible for determining yield and reliability issues pertaining to the 65nm process technology and working with process areas to design a solution. Monitoring e-test parameters and investigating potential yield limiting issues. High expertise in semiconductor device physics, polish, litho, dry etch and thin films deposition. Specialties:data extraction, data analysis, DOE, JMP, SQL, Lean Manufacturing, Level 1 TRIZ certified, kaizen Experience Process Integration Engineer Intel Corporation September 2010  \u2013 Present (5 years) Use of statistical analysis of metrology data, wafer sort and test yield data to find causes of yield or performance degradation and search for optimal process recipes for the Salicide/Contact modules. Design of experiments to validate or discover root cause of product manufacturing issues. Requires in depth knowledge of fab process flows, semiconductor device physics, test methods, data analysis and statistics. BE Process Integration Engineer Intel Corporation August 2007  \u2013  September 2010  (3 years 2 months) Develop, maintain, and improve various modules for 300mm 65 nm BE technology. In charge of improving yield and cost reduction projects, optimization of existing process flows for cost reduction and improved manufacturability. Monitoring in line parametric and fab trends, responding appropriately to excursions and dispositioning the affected material. Support certification activities of new processes, fab ramping activities, and ensure that all e-test/fab success criteria are met with no schedule delays due to Integration/Device planning or data analysis, Device Engineer Intel July 2000  \u2013  July 2007  (7 years 1 month) Develop and sustain various modules for 200mm and 300mm technology. Support certification activities of new processes, fab ramping activities, and ensure that all e-test success criteria are met, investigate and fix any etest issues related to FE and BE process. Process Integration Engineer Intel Corporation September 2010  \u2013 Present (5 years) Use of statistical analysis of metrology data, wafer sort and test yield data to find causes of yield or performance degradation and search for optimal process recipes for the Salicide/Contact modules. Design of experiments to validate or discover root cause of product manufacturing issues. Requires in depth knowledge of fab process flows, semiconductor device physics, test methods, data analysis and statistics. Process Integration Engineer Intel Corporation September 2010  \u2013 Present (5 years) Use of statistical analysis of metrology data, wafer sort and test yield data to find causes of yield or performance degradation and search for optimal process recipes for the Salicide/Contact modules. Design of experiments to validate or discover root cause of product manufacturing issues. Requires in depth knowledge of fab process flows, semiconductor device physics, test methods, data analysis and statistics. BE Process Integration Engineer Intel Corporation August 2007  \u2013  September 2010  (3 years 2 months) Develop, maintain, and improve various modules for 300mm 65 nm BE technology. In charge of improving yield and cost reduction projects, optimization of existing process flows for cost reduction and improved manufacturability. Monitoring in line parametric and fab trends, responding appropriately to excursions and dispositioning the affected material. Support certification activities of new processes, fab ramping activities, and ensure that all e-test/fab success criteria are met with no schedule delays due to Integration/Device planning or data analysis, BE Process Integration Engineer Intel Corporation August 2007  \u2013  September 2010  (3 years 2 months) Develop, maintain, and improve various modules for 300mm 65 nm BE technology. In charge of improving yield and cost reduction projects, optimization of existing process flows for cost reduction and improved manufacturability. Monitoring in line parametric and fab trends, responding appropriately to excursions and dispositioning the affected material. Support certification activities of new processes, fab ramping activities, and ensure that all e-test/fab success criteria are met with no schedule delays due to Integration/Device planning or data analysis, Device Engineer Intel July 2000  \u2013  July 2007  (7 years 1 month) Develop and sustain various modules for 200mm and 300mm technology. Support certification activities of new processes, fab ramping activities, and ensure that all e-test success criteria are met, investigate and fix any etest issues related to FE and BE process. Device Engineer Intel July 2000  \u2013  July 2007  (7 years 1 month) Develop and sustain various modules for 200mm and 300mm technology. Support certification activities of new processes, fab ramping activities, and ensure that all e-test success criteria are met, investigate and fix any etest issues related to FE and BE process. Skills JMP Statistics Design of Experiments Engineering Management Semiconductor Industry Semiconductors Characterization CVD Lithography Process Integration Lean Manufacturing CMOS Intel Silicon Thin Films SPC PVD IC Reliability Yield MEMS Metrology SoC ASIC Product Engineering Failure Analysis Photolithography Device Characterization Semiconductor Process See 14+ \u00a0 \u00a0 See less Skills  JMP Statistics Design of Experiments Engineering Management Semiconductor Industry Semiconductors Characterization CVD Lithography Process Integration Lean Manufacturing CMOS Intel Silicon Thin Films SPC PVD IC Reliability Yield MEMS Metrology SoC ASIC Product Engineering Failure Analysis Photolithography Device Characterization Semiconductor Process See 14+ \u00a0 \u00a0 See less JMP Statistics Design of Experiments Engineering Management Semiconductor Industry Semiconductors Characterization CVD Lithography Process Integration Lean Manufacturing CMOS Intel Silicon Thin Films SPC PVD IC Reliability Yield MEMS Metrology SoC ASIC Product Engineering Failure Analysis Photolithography Device Characterization Semiconductor Process See 14+ \u00a0 \u00a0 See less JMP Statistics Design of Experiments Engineering Management Semiconductor Industry Semiconductors Characterization CVD Lithography Process Integration Lean Manufacturing CMOS Intel Silicon Thin Films SPC PVD IC Reliability Yield MEMS Metrology SoC ASIC Product Engineering Failure Analysis Photolithography Device Characterization Semiconductor Process See 14+ \u00a0 \u00a0 See less Education Arizona State University M.S.,  Physics And Electrical Engineering 1992  \u2013 1998 University of Calcutta B.Sc.,  Physics 1987  \u2013 1990 Arizona State University M.S.,  Physics And Electrical Engineering 1992  \u2013 1998 Arizona State University M.S.,  Physics And Electrical Engineering 1992  \u2013 1998 Arizona State University M.S.,  Physics And Electrical Engineering 1992  \u2013 1998 University of Calcutta B.Sc.,  Physics 1987  \u2013 1990 University of Calcutta B.Sc.,  Physics 1987  \u2013 1990 University of Calcutta B.Sc.,  Physics 1987  \u2013 1990 ", "Summary Professional in engineering area with 9 years of experience in a multinational company with a mechanical engineering degree. Extensive experience in technology development process and continuous improvement in manufacturing area. Highly result oriented and strong competency to lead problem solving methodologies, high ability to influence people, manage and schedule projects, high data analysis skills and flexibility to manage change. Summary Professional in engineering area with 9 years of experience in a multinational company with a mechanical engineering degree. Extensive experience in technology development process and continuous improvement in manufacturing area. Highly result oriented and strong competency to lead problem solving methodologies, high ability to influence people, manage and schedule projects, high data analysis skills and flexibility to manage change. Professional in engineering area with 9 years of experience in a multinational company with a mechanical engineering degree. Extensive experience in technology development process and continuous improvement in manufacturing area. Highly result oriented and strong competency to lead problem solving methodologies, high ability to influence people, manage and schedule projects, high data analysis skills and flexibility to manage change. Professional in engineering area with 9 years of experience in a multinational company with a mechanical engineering degree. Extensive experience in technology development process and continuous improvement in manufacturing area. Highly result oriented and strong competency to lead problem solving methodologies, high ability to influence people, manage and schedule projects, high data analysis skills and flexibility to manage change. Experience Technology Integration Engineer Intel Corporation September 2013  \u2013  June 2014  (10 months) Costa Rica Responsible to transfer a new technology to manufacturing process, ensuring the output with quality, faster and efficient across multiple factory modules. Yield Integration Engineer Intel Corporation January 2012  \u2013  August 2013  (1 year 8 months) Costa Rica Responsible to ensure the highest process efficiency and the factory continuous improvement, reducing the response time and impact between defects and the solution path. Equipment Installation and Qualification Engineer Intel Corporation January 2011  \u2013  December 2011  (1 year) Costa Rica Responsible to deliver on time and optimal conditions, the complete set of equipment for dispense module assembly area. Assembly Process Engineer Intel Corporation February 2005  \u2013  December 2010  (5 years 11 months) Costa Rica Responsible to envelop new technology, products, materials, processes and equipment to a successful dispense module assembly process. Cashier McDonald's Corporation August 1999  \u2013  December 1999  (5 months) Greater Minneapolis-St. Paul Area Technology Integration Engineer Intel Corporation September 2013  \u2013  June 2014  (10 months) Costa Rica Responsible to transfer a new technology to manufacturing process, ensuring the output with quality, faster and efficient across multiple factory modules. Technology Integration Engineer Intel Corporation September 2013  \u2013  June 2014  (10 months) Costa Rica Responsible to transfer a new technology to manufacturing process, ensuring the output with quality, faster and efficient across multiple factory modules. Yield Integration Engineer Intel Corporation January 2012  \u2013  August 2013  (1 year 8 months) Costa Rica Responsible to ensure the highest process efficiency and the factory continuous improvement, reducing the response time and impact between defects and the solution path. Yield Integration Engineer Intel Corporation January 2012  \u2013  August 2013  (1 year 8 months) Costa Rica Responsible to ensure the highest process efficiency and the factory continuous improvement, reducing the response time and impact between defects and the solution path. Equipment Installation and Qualification Engineer Intel Corporation January 2011  \u2013  December 2011  (1 year) Costa Rica Responsible to deliver on time and optimal conditions, the complete set of equipment for dispense module assembly area. Equipment Installation and Qualification Engineer Intel Corporation January 2011  \u2013  December 2011  (1 year) Costa Rica Responsible to deliver on time and optimal conditions, the complete set of equipment for dispense module assembly area. Assembly Process Engineer Intel Corporation February 2005  \u2013  December 2010  (5 years 11 months) Costa Rica Responsible to envelop new technology, products, materials, processes and equipment to a successful dispense module assembly process. Assembly Process Engineer Intel Corporation February 2005  \u2013  December 2010  (5 years 11 months) Costa Rica Responsible to envelop new technology, products, materials, processes and equipment to a successful dispense module assembly process. Cashier McDonald's Corporation August 1999  \u2013  December 1999  (5 months) Greater Minneapolis-St. Paul Area Cashier McDonald's Corporation August 1999  \u2013  December 1999  (5 months) Greater Minneapolis-St. Paul Area Languages English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills Flexible to Change Data Analysis Data Visualization Result Oriented Processes Development Problem Solving Quality Assurance Process Improvement Leadership Continuous Improvement Social Influence Project Management Written & Oral... Skills  Flexible to Change Data Analysis Data Visualization Result Oriented Processes Development Problem Solving Quality Assurance Process Improvement Leadership Continuous Improvement Social Influence Project Management Written & Oral... Flexible to Change Data Analysis Data Visualization Result Oriented Processes Development Problem Solving Quality Assurance Process Improvement Leadership Continuous Improvement Social Influence Project Management Written & Oral... Flexible to Change Data Analysis Data Visualization Result Oriented Processes Development Problem Solving Quality Assurance Process Improvement Leadership Continuous Improvement Social Influence Project Management Written & Oral... Education Universidad de Costa Rica Bachelor's degree,  Mechanical Engineering 1999  \u2013 2004 Vice President of the Association of Students of Mechanical Engineering Universidad de Costa Rica Bachelor's degree,  Mechanical Engineering 1999  \u2013 2004 Vice President of the Association of Students of Mechanical Engineering Universidad de Costa Rica Bachelor's degree,  Mechanical Engineering 1999  \u2013 2004 Vice President of the Association of Students of Mechanical Engineering Universidad de Costa Rica Bachelor's degree,  Mechanical Engineering 1999  \u2013 2004 Vice President of the Association of Students of Mechanical Engineering ", "Skills SystemVerilog Verilog Silicon AHB SoC ASIC VLSI Functional Verification Perl ARM AMBA AHB Simulations VMM UVM RTL design Logic Design RTL Design See 2+ \u00a0 \u00a0 See less Skills  SystemVerilog Verilog Silicon AHB SoC ASIC VLSI Functional Verification Perl ARM AMBA AHB Simulations VMM UVM RTL design Logic Design RTL Design See 2+ \u00a0 \u00a0 See less SystemVerilog Verilog Silicon AHB SoC ASIC VLSI Functional Verification Perl ARM AMBA AHB Simulations VMM UVM RTL design Logic Design RTL Design See 2+ \u00a0 \u00a0 See less SystemVerilog Verilog Silicon AHB SoC ASIC VLSI Functional Verification Perl ARM AMBA AHB Simulations VMM UVM RTL design Logic Design RTL Design See 2+ \u00a0 \u00a0 See less ", "Skills Static Timing Analysis Clock Tree Synthesis Perl EDA VLSI Physical Design Timing Closure Floorplanning Primetime Low-power Design TCL ASIC DRC LVS Processors RTL design Semiconductors SoC See 3+ \u00a0 \u00a0 See less Skills  Static Timing Analysis Clock Tree Synthesis Perl EDA VLSI Physical Design Timing Closure Floorplanning Primetime Low-power Design TCL ASIC DRC LVS Processors RTL design Semiconductors SoC See 3+ \u00a0 \u00a0 See less Static Timing Analysis Clock Tree Synthesis Perl EDA VLSI Physical Design Timing Closure Floorplanning Primetime Low-power Design TCL ASIC DRC LVS Processors RTL design Semiconductors SoC See 3+ \u00a0 \u00a0 See less Static Timing Analysis Clock Tree Synthesis Perl EDA VLSI Physical Design Timing Closure Floorplanning Primetime Low-power Design TCL ASIC DRC LVS Processors RTL design Semiconductors SoC See 3+ \u00a0 \u00a0 See less ", "Summary Seasoned semiconductor design professional with expertise in logic design spanning \narchitecture, RTL coding and synthesis. Breadth of experience spans across complete design cycle starting from specification development, Verification, Physical Design through silicon validation. Proficient in CPU and IP design domains. 13+ Years of experience in challenging and diverse work environment at Intel, Freescale (Motorola) and STMicroelectronics. \n \nCore Competencies: \n=============== \n1. Micro-architecture, Spec development, RTL Coding in Verilog HD, iHDL. Spyglass \n2.Timing Constraints development, Synthesis, Static Timing Analysis, Formal Verification(LEC) \n3. Verification / System Verilog, Code coverage analysis and fixes to achieve max coverage. \n4. Ultra-Low power architectures, \n5. Power estimation at RTL level of million gate designs. \n6. Proficient in logical ECO flows ( post-route netlist ) \n7. Post-Si debug. \n Summary Seasoned semiconductor design professional with expertise in logic design spanning \narchitecture, RTL coding and synthesis. Breadth of experience spans across complete design cycle starting from specification development, Verification, Physical Design through silicon validation. Proficient in CPU and IP design domains. 13+ Years of experience in challenging and diverse work environment at Intel, Freescale (Motorola) and STMicroelectronics. \n \nCore Competencies: \n=============== \n1. Micro-architecture, Spec development, RTL Coding in Verilog HD, iHDL. Spyglass \n2.Timing Constraints development, Synthesis, Static Timing Analysis, Formal Verification(LEC) \n3. Verification / System Verilog, Code coverage analysis and fixes to achieve max coverage. \n4. Ultra-Low power architectures, \n5. Power estimation at RTL level of million gate designs. \n6. Proficient in logical ECO flows ( post-route netlist ) \n7. Post-Si debug. \n Seasoned semiconductor design professional with expertise in logic design spanning \narchitecture, RTL coding and synthesis. Breadth of experience spans across complete design cycle starting from specification development, Verification, Physical Design through silicon validation. Proficient in CPU and IP design domains. 13+ Years of experience in challenging and diverse work environment at Intel, Freescale (Motorola) and STMicroelectronics. \n \nCore Competencies: \n=============== \n1. Micro-architecture, Spec development, RTL Coding in Verilog HD, iHDL. Spyglass \n2.Timing Constraints development, Synthesis, Static Timing Analysis, Formal Verification(LEC) \n3. Verification / System Verilog, Code coverage analysis and fixes to achieve max coverage. \n4. Ultra-Low power architectures, \n5. Power estimation at RTL level of million gate designs. \n6. Proficient in logical ECO flows ( post-route netlist ) \n7. Post-Si debug. \n Seasoned semiconductor design professional with expertise in logic design spanning \narchitecture, RTL coding and synthesis. Breadth of experience spans across complete design cycle starting from specification development, Verification, Physical Design through silicon validation. Proficient in CPU and IP design domains. 13+ Years of experience in challenging and diverse work environment at Intel, Freescale (Motorola) and STMicroelectronics. \n \nCore Competencies: \n=============== \n1. Micro-architecture, Spec development, RTL Coding in Verilog HD, iHDL. Spyglass \n2.Timing Constraints development, Synthesis, Static Timing Analysis, Formal Verification(LEC) \n3. Verification / System Verilog, Code coverage analysis and fixes to achieve max coverage. \n4. Ultra-Low power architectures, \n5. Power estimation at RTL level of million gate designs. \n6. Proficient in logical ECO flows ( post-route netlist ) \n7. Post-Si debug. \n Experience Sr. Design Engineer (Consultant) Vynfinity Systems March 2011  \u2013  July 2014  (3 years 5 months) Bengaluru Area, India Responsibilities: Research based IP Design and verification of the following modules \n1. UART \n2. CSPI \nDesigned the IPs starting from the micro-architecture for their configurable embedded system. \nThis included rtl design, verification and implementation on FPGA to meet the timing goals. Senior Component Design Engineer Intel March 2004  \u2013  March 2011  (7 years 1 month) Bangalore Worked as part of CPU/un-core u-architecture and design team \nimplementing Eagleton (Intel/Industry\u2019s first 10 core microprocessor) \n1. Designed Caching Agent IP for different CPU architectures, worked with DV and PD teams, drove \ndevelopment from spec to physical implementation Implemented complex manual ECOs(~1500 gates) for hex-core product to avoid re-synthesis in the netlist along with Formal verification, Lint checks ,synthesis and timing closure. \n2. Responsible for Post-Si debug effort of hex-core Server chip as part of world-wide silicon debug team. \n3. Graphics processor design (GPU): Worked on Thread-Scheduler IP Senior Design Engineer Freescale Semiconductor December 2000  \u2013  March 2004  (3 years 4 months) Noida Area, India Worked on IP Design and development for iMX series of SoCs: \n1. Defined functional specification of AUDIOMUX IP and implemented the IP design from scratch \n2. Implemented several peripheral IPs including SPI, USB, SSI, UART, Baseband-I/F module. and took it \nthrough SoC integration, DFT , Synthesis and STA. Design Engineer ST Microelectronics November 1998  \u2013  December 2000  (2 years 2 months) Noida Area, India 1. RTL coding for DSP building blocks ( FIR/IIR/MAC) and mapping onto different FPGA \narchitectures \n2. Implemented RISC processor on FPGA Sr. Design Engineer (Consultant) Vynfinity Systems March 2011  \u2013  July 2014  (3 years 5 months) Bengaluru Area, India Responsibilities: Research based IP Design and verification of the following modules \n1. UART \n2. CSPI \nDesigned the IPs starting from the micro-architecture for their configurable embedded system. \nThis included rtl design, verification and implementation on FPGA to meet the timing goals. Sr. Design Engineer (Consultant) Vynfinity Systems March 2011  \u2013  July 2014  (3 years 5 months) Bengaluru Area, India Responsibilities: Research based IP Design and verification of the following modules \n1. UART \n2. CSPI \nDesigned the IPs starting from the micro-architecture for their configurable embedded system. \nThis included rtl design, verification and implementation on FPGA to meet the timing goals. Senior Component Design Engineer Intel March 2004  \u2013  March 2011  (7 years 1 month) Bangalore Worked as part of CPU/un-core u-architecture and design team \nimplementing Eagleton (Intel/Industry\u2019s first 10 core microprocessor) \n1. Designed Caching Agent IP for different CPU architectures, worked with DV and PD teams, drove \ndevelopment from spec to physical implementation Implemented complex manual ECOs(~1500 gates) for hex-core product to avoid re-synthesis in the netlist along with Formal verification, Lint checks ,synthesis and timing closure. \n2. Responsible for Post-Si debug effort of hex-core Server chip as part of world-wide silicon debug team. \n3. Graphics processor design (GPU): Worked on Thread-Scheduler IP Senior Component Design Engineer Intel March 2004  \u2013  March 2011  (7 years 1 month) Bangalore Worked as part of CPU/un-core u-architecture and design team \nimplementing Eagleton (Intel/Industry\u2019s first 10 core microprocessor) \n1. Designed Caching Agent IP for different CPU architectures, worked with DV and PD teams, drove \ndevelopment from spec to physical implementation Implemented complex manual ECOs(~1500 gates) for hex-core product to avoid re-synthesis in the netlist along with Formal verification, Lint checks ,synthesis and timing closure. \n2. Responsible for Post-Si debug effort of hex-core Server chip as part of world-wide silicon debug team. \n3. Graphics processor design (GPU): Worked on Thread-Scheduler IP Senior Design Engineer Freescale Semiconductor December 2000  \u2013  March 2004  (3 years 4 months) Noida Area, India Worked on IP Design and development for iMX series of SoCs: \n1. Defined functional specification of AUDIOMUX IP and implemented the IP design from scratch \n2. Implemented several peripheral IPs including SPI, USB, SSI, UART, Baseband-I/F module. and took it \nthrough SoC integration, DFT , Synthesis and STA. Senior Design Engineer Freescale Semiconductor December 2000  \u2013  March 2004  (3 years 4 months) Noida Area, India Worked on IP Design and development for iMX series of SoCs: \n1. Defined functional specification of AUDIOMUX IP and implemented the IP design from scratch \n2. Implemented several peripheral IPs including SPI, USB, SSI, UART, Baseband-I/F module. and took it \nthrough SoC integration, DFT , Synthesis and STA. Design Engineer ST Microelectronics November 1998  \u2013  December 2000  (2 years 2 months) Noida Area, India 1. RTL coding for DSP building blocks ( FIR/IIR/MAC) and mapping onto different FPGA \narchitectures \n2. Implemented RISC processor on FPGA Design Engineer ST Microelectronics November 1998  \u2013  December 2000  (2 years 2 months) Noida Area, India 1. RTL coding for DSP building blocks ( FIR/IIR/MAC) and mapping onto different FPGA \narchitectures \n2. Implemented RISC processor on FPGA Languages   Skills Computer Architecture SoC VLSI Verilog SystemVerilog ASIC Physical Design Static Timing Analysis RTL design Low-power Design Processors Integrated Circuit... DFT Functional Verification Timing Closure FPGA RTL Design Semiconductors Microprocessors Logic Synthesis Simulations RTL Coding Embedded Systems Debugging IC C Perl Logic Design Formal Verification VHDL Timing Intel SPI See 18+ \u00a0 \u00a0 See less Skills  Computer Architecture SoC VLSI Verilog SystemVerilog ASIC Physical Design Static Timing Analysis RTL design Low-power Design Processors Integrated Circuit... DFT Functional Verification Timing Closure FPGA RTL Design Semiconductors Microprocessors Logic Synthesis Simulations RTL Coding Embedded Systems Debugging IC C Perl Logic Design Formal Verification VHDL Timing Intel SPI See 18+ \u00a0 \u00a0 See less Computer Architecture SoC VLSI Verilog SystemVerilog ASIC Physical Design Static Timing Analysis RTL design Low-power Design Processors Integrated Circuit... DFT Functional Verification Timing Closure FPGA RTL Design Semiconductors Microprocessors Logic Synthesis Simulations RTL Coding Embedded Systems Debugging IC C Perl Logic Design Formal Verification VHDL Timing Intel SPI See 18+ \u00a0 \u00a0 See less Computer Architecture SoC VLSI Verilog SystemVerilog ASIC Physical Design Static Timing Analysis RTL design Low-power Design Processors Integrated Circuit... DFT Functional Verification Timing Closure FPGA RTL Design Semiconductors Microprocessors Logic Synthesis Simulations RTL Coding Embedded Systems Debugging IC C Perl Logic Design Formal Verification VHDL Timing Intel SPI See 18+ \u00a0 \u00a0 See less Education Illinois Institute of Technology M.S,  VLSI & Microelectronics H.B.T.I Kanpur Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering , Gold Medalist Activities and Societies:\u00a0 Literary Club Illinois Institute of Technology M.S,  VLSI & Microelectronics Illinois Institute of Technology M.S,  VLSI & Microelectronics Illinois Institute of Technology M.S,  VLSI & Microelectronics H.B.T.I Kanpur Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering , Gold Medalist Activities and Societies:\u00a0 Literary Club H.B.T.I Kanpur Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering , Gold Medalist Activities and Societies:\u00a0 Literary Club H.B.T.I Kanpur Bachelor of Technology (B.Tech.),  Electrical and Electronics Engineering , Gold Medalist Activities and Societies:\u00a0 Literary Club Honors & Awards Intel Project level award Intel Intel Project level award for implementing multiple complex ECOs at critical project stage , saving time and effort for re-spin of the modules. Intel Project level award Intel Intel Project level award for quick debugging in post-Si stage which was crucial in getting the first product quality stepping out on schedule Gold Medal HBTI Kanpur For Outstanding Academic Performance. \nAlso won the Gold medal for Best Final Year Project award. Intel Project level award Intel Intel Project level award for implementing multiple complex ECOs at critical project stage , saving time and effort for re-spin of the modules. Intel Project level award Intel Intel Project level award for implementing multiple complex ECOs at critical project stage , saving time and effort for re-spin of the modules. Intel Project level award Intel Intel Project level award for implementing multiple complex ECOs at critical project stage , saving time and effort for re-spin of the modules. Intel Project level award Intel Intel Project level award for quick debugging in post-Si stage which was crucial in getting the first product quality stepping out on schedule Intel Project level award Intel Intel Project level award for quick debugging in post-Si stage which was crucial in getting the first product quality stepping out on schedule Intel Project level award Intel Intel Project level award for quick debugging in post-Si stage which was crucial in getting the first product quality stepping out on schedule Gold Medal HBTI Kanpur For Outstanding Academic Performance. \nAlso won the Gold medal for Best Final Year Project award. Gold Medal HBTI Kanpur For Outstanding Academic Performance. \nAlso won the Gold medal for Best Final Year Project award. Gold Medal HBTI Kanpur For Outstanding Academic Performance. \nAlso won the Gold medal for Best Final Year Project award. ", "Summary RF-PHY integration engineer with excellent lab & debugging skills. \n \n10 years of RF driver development using C/Assembly in embedded environment for mobile (GSM/GPRS/EDGE/WIMAX/WCDMA) and navigation (GPS/GALILEO/GLONASS) technologies. \n \nIntegration leader and focal point for hardware, RF, system, PHY and other software teams for module interfaces, design reviews, integration and performance calibration. \n \nExperience in use of communication testers (R&S and Agilent) and RF test equipment measurements for power, spectrum, and waveform quality.  \n \nRich experience with mixed-signal integration issues, radio systems/architectures and measuring equipment. \n \nSpecialties: Integration and driver development for RFIC chipsets with analog/digital baseband and system development boards for real-time embedded environment in wide range of radio-access technologies. I do not design RFIC's. My expertize is integration of RFIC with baseband, system flows definition, RF driver design, driving HW/PHY/VLSI/System team members to complete the mission. Summary RF-PHY integration engineer with excellent lab & debugging skills. \n \n10 years of RF driver development using C/Assembly in embedded environment for mobile (GSM/GPRS/EDGE/WIMAX/WCDMA) and navigation (GPS/GALILEO/GLONASS) technologies. \n \nIntegration leader and focal point for hardware, RF, system, PHY and other software teams for module interfaces, design reviews, integration and performance calibration. \n \nExperience in use of communication testers (R&S and Agilent) and RF test equipment measurements for power, spectrum, and waveform quality.  \n \nRich experience with mixed-signal integration issues, radio systems/architectures and measuring equipment. \n \nSpecialties: Integration and driver development for RFIC chipsets with analog/digital baseband and system development boards for real-time embedded environment in wide range of radio-access technologies. I do not design RFIC's. My expertize is integration of RFIC with baseband, system flows definition, RF driver design, driving HW/PHY/VLSI/System team members to complete the mission. RF-PHY integration engineer with excellent lab & debugging skills. \n \n10 years of RF driver development using C/Assembly in embedded environment for mobile (GSM/GPRS/EDGE/WIMAX/WCDMA) and navigation (GPS/GALILEO/GLONASS) technologies. \n \nIntegration leader and focal point for hardware, RF, system, PHY and other software teams for module interfaces, design reviews, integration and performance calibration. \n \nExperience in use of communication testers (R&S and Agilent) and RF test equipment measurements for power, spectrum, and waveform quality.  \n \nRich experience with mixed-signal integration issues, radio systems/architectures and measuring equipment. \n \nSpecialties: Integration and driver development for RFIC chipsets with analog/digital baseband and system development boards for real-time embedded environment in wide range of radio-access technologies. I do not design RFIC's. My expertize is integration of RFIC with baseband, system flows definition, RF driver design, driving HW/PHY/VLSI/System team members to complete the mission. RF-PHY integration engineer with excellent lab & debugging skills. \n \n10 years of RF driver development using C/Assembly in embedded environment for mobile (GSM/GPRS/EDGE/WIMAX/WCDMA) and navigation (GPS/GALILEO/GLONASS) technologies. \n \nIntegration leader and focal point for hardware, RF, system, PHY and other software teams for module interfaces, design reviews, integration and performance calibration. \n \nExperience in use of communication testers (R&S and Agilent) and RF test equipment measurements for power, spectrum, and waveform quality.  \n \nRich experience with mixed-signal integration issues, radio systems/architectures and measuring equipment. \n \nSpecialties: Integration and driver development for RFIC chipsets with analog/digital baseband and system development boards for real-time embedded environment in wide range of radio-access technologies. I do not design RFIC's. My expertize is integration of RFIC with baseband, system flows definition, RF driver design, driving HW/PHY/VLSI/System team members to complete the mission. Experience RF-PHY integration engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Israel Integration of GNSS (GPS/GLONASS/GALILEO) RF chipsets into R&D platforms and driver development for the related products. RF-PHY integration engineer Comsys Communication and Signal Processing Ltd January 2003  \u2013  June 2010  (7 years 6 months) Israel \u2022\tOverall leadership of RFIC Integration across the company\u2019s product lines serving as the company\u2019s RF focal point \n\u2022\tEvaluation and integration of RFIC chipsets with analog/digital baseband and system development boards for real-time embedded environment.  \n\u2022\t11 integration projects successfully completed \n\u2022\tRadio access technologies: mobile WiMAX (802.16e) / GSM / GPRS / EDGE.  \n\u2022\tRF vendors: RFMD, Skyworks, NXP, Maxim, Infineon.  \n\u2022\tRFIC interface types: analog, digital (DigRF v1.12).  \n\u2022\tRich experience with R&S and Agilent test equipment. Rich experience with resolving/debugging of complex integration problems. \n\u2022\tProviding and managing customer support to the company\u2019s partners and customers DSP engineer Comsys Communication and Signal Processing Ltd January 2000  \u2013  December 2002  (3 years) Israel Algorithm development for company IP products for the GSM/GPRS/EDGE market. \nDuring this period 2 US patents were filed. RF-PHY integration engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Israel Integration of GNSS (GPS/GLONASS/GALILEO) RF chipsets into R&D platforms and driver development for the related products. RF-PHY integration engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Israel Integration of GNSS (GPS/GLONASS/GALILEO) RF chipsets into R&D platforms and driver development for the related products. RF-PHY integration engineer Comsys Communication and Signal Processing Ltd January 2003  \u2013  June 2010  (7 years 6 months) Israel \u2022\tOverall leadership of RFIC Integration across the company\u2019s product lines serving as the company\u2019s RF focal point \n\u2022\tEvaluation and integration of RFIC chipsets with analog/digital baseband and system development boards for real-time embedded environment.  \n\u2022\t11 integration projects successfully completed \n\u2022\tRadio access technologies: mobile WiMAX (802.16e) / GSM / GPRS / EDGE.  \n\u2022\tRF vendors: RFMD, Skyworks, NXP, Maxim, Infineon.  \n\u2022\tRFIC interface types: analog, digital (DigRF v1.12).  \n\u2022\tRich experience with R&S and Agilent test equipment. Rich experience with resolving/debugging of complex integration problems. \n\u2022\tProviding and managing customer support to the company\u2019s partners and customers RF-PHY integration engineer Comsys Communication and Signal Processing Ltd January 2003  \u2013  June 2010  (7 years 6 months) Israel \u2022\tOverall leadership of RFIC Integration across the company\u2019s product lines serving as the company\u2019s RF focal point \n\u2022\tEvaluation and integration of RFIC chipsets with analog/digital baseband and system development boards for real-time embedded environment.  \n\u2022\t11 integration projects successfully completed \n\u2022\tRadio access technologies: mobile WiMAX (802.16e) / GSM / GPRS / EDGE.  \n\u2022\tRF vendors: RFMD, Skyworks, NXP, Maxim, Infineon.  \n\u2022\tRFIC interface types: analog, digital (DigRF v1.12).  \n\u2022\tRich experience with R&S and Agilent test equipment. Rich experience with resolving/debugging of complex integration problems. \n\u2022\tProviding and managing customer support to the company\u2019s partners and customers DSP engineer Comsys Communication and Signal Processing Ltd January 2000  \u2013  December 2002  (3 years) Israel Algorithm development for company IP products for the GSM/GPRS/EDGE market. \nDuring this period 2 US patents were filed. DSP engineer Comsys Communication and Signal Processing Ltd January 2000  \u2013  December 2002  (3 years) Israel Algorithm development for company IP products for the GSM/GPRS/EDGE market. \nDuring this period 2 US patents were filed. Languages Russian Native or bilingual proficiency Hebrew Native or bilingual proficiency English Full professional proficiency French Elementary proficiency Russian Native or bilingual proficiency Hebrew Native or bilingual proficiency English Full professional proficiency French Elementary proficiency Russian Native or bilingual proficiency Hebrew Native or bilingual proficiency English Full professional proficiency French Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Full professional proficiency Elementary proficiency Skills WiMAX GPRS EDGE GPS Matlab Embedded Systems Baseband LTE RF Signal Processing Algorithms C Cellular Wireless GSM GLONASS GALILEO Satellite Systems DSP Mobile UMTS WCDMA PHY R&D Analog Integration Electrical Engineering Digital Signal... GNSS Testing Edge Mobile Devices MIMO Mobile Technology IP Galileo Debugging Satellite ARM ASIC Cellular Communications WLAN Mixed Signal Firmware Hardware Processors Modems Spectrum Analyzer IC VLSI See 35+ \u00a0 \u00a0 See less Skills  WiMAX GPRS EDGE GPS Matlab Embedded Systems Baseband LTE RF Signal Processing Algorithms C Cellular Wireless GSM GLONASS GALILEO Satellite Systems DSP Mobile UMTS WCDMA PHY R&D Analog Integration Electrical Engineering Digital Signal... GNSS Testing Edge Mobile Devices MIMO Mobile Technology IP Galileo Debugging Satellite ARM ASIC Cellular Communications WLAN Mixed Signal Firmware Hardware Processors Modems Spectrum Analyzer IC VLSI See 35+ \u00a0 \u00a0 See less WiMAX GPRS EDGE GPS Matlab Embedded Systems Baseband LTE RF Signal Processing Algorithms C Cellular Wireless GSM GLONASS GALILEO Satellite Systems DSP Mobile UMTS WCDMA PHY R&D Analog Integration Electrical Engineering Digital Signal... GNSS Testing Edge Mobile Devices MIMO Mobile Technology IP Galileo Debugging Satellite ARM ASIC Cellular Communications WLAN Mixed Signal Firmware Hardware Processors Modems Spectrum Analyzer IC VLSI See 35+ \u00a0 \u00a0 See less WiMAX GPRS EDGE GPS Matlab Embedded Systems Baseband LTE RF Signal Processing Algorithms C Cellular Wireless GSM GLONASS GALILEO Satellite Systems DSP Mobile UMTS WCDMA PHY R&D Analog Integration Electrical Engineering Digital Signal... GNSS Testing Edge Mobile Devices MIMO Mobile Technology IP Galileo Debugging Satellite ARM ASIC Cellular Communications WLAN Mixed Signal Firmware Hardware Processors Modems Spectrum Analyzer IC VLSI See 35+ \u00a0 \u00a0 See less Education Ben-Gurion University of the Negev BSc,  Electrical engineering 1994  \u2013 1997 Specialization in DSP and communication Odessa State Polytechnic University BS,  Measurement equipment 1989  \u2013 1992 Ben-Gurion University of the Negev BSc,  Electrical engineering 1994  \u2013 1997 Specialization in DSP and communication Ben-Gurion University of the Negev BSc,  Electrical engineering 1994  \u2013 1997 Specialization in DSP and communication Ben-Gurion University of the Negev BSc,  Electrical engineering 1994  \u2013 1997 Specialization in DSP and communication Odessa State Polytechnic University BS,  Measurement equipment 1989  \u2013 1992 Odessa State Polytechnic University BS,  Measurement equipment 1989  \u2013 1992 Odessa State Polytechnic University BS,  Measurement equipment 1989  \u2013 1992 ", "Experience PTD Yield and Integration Engineer Intel Corporation September 2011  \u2013 Present (4 years) Hillsboro, Oregon Research Assistant University of Maryland July 2007  \u2013  July 2011  (4 years 1 month) PTD Yield and Integration Engineer Intel Corporation September 2011  \u2013 Present (4 years) Hillsboro, Oregon PTD Yield and Integration Engineer Intel Corporation September 2011  \u2013 Present (4 years) Hillsboro, Oregon Research Assistant University of Maryland July 2007  \u2013  July 2011  (4 years 1 month) Research Assistant University of Maryland July 2007  \u2013  July 2011  (4 years 1 month) Skills Algorithms Matlab Skills  Algorithms Matlab Algorithms Matlab Algorithms Matlab Education University of Maryland College Park Doctor of Philosophy (Ph.D.),  Physics 2006  \u2013 2011 Birla Institute of Technology and Science, Pilani MSc and BE,  Physics ,  Electrical and Electronics 2001  \u2013 2006 University of Maryland College Park Doctor of Philosophy (Ph.D.),  Physics 2006  \u2013 2011 University of Maryland College Park Doctor of Philosophy (Ph.D.),  Physics 2006  \u2013 2011 University of Maryland College Park Doctor of Philosophy (Ph.D.),  Physics 2006  \u2013 2011 Birla Institute of Technology and Science, Pilani MSc and BE,  Physics ,  Electrical and Electronics 2001  \u2013 2006 Birla Institute of Technology and Science, Pilani MSc and BE,  Physics ,  Electrical and Electronics 2001  \u2013 2006 Birla Institute of Technology and Science, Pilani MSc and BE,  Physics ,  Electrical and Electronics 2001  \u2013 2006 "]}