Timing Analyzer report for AcoustophoreticBoard
Thu Jul 28 12:33:46 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Setup: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Hold: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Setup: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Hold: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; AcoustophoreticBoard                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.49        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.3%      ;
;     Processor 3            ;   4.0%      ;
;     Processor 4            ;   2.7%      ;
;     Processors 5-16        ;   2.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Thu Jul 28 12:33:44 2022 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; clk                                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                ; { CLK }                                                          ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 24.418 ; 40.95 MHz ; 0.000 ; 12.209 ; 50.00      ; 105       ; 86          ;       ;        ;           ;            ; false    ; clk    ; inst_Masterclock|altpll_component|auto_generated|pll1|inclk[0] ; { inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] } ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 24.418 ; 40.95 MHz ; 0.000 ; 12.209 ; 50.00      ; 105       ; 86          ;       ;        ;           ;            ; false    ; clk    ; inst_Masterclock|altpll_component|auto_generated|pll1|inclk[0] ; { inst_Masterclock|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                 ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 105.03 MHz ; 105.03 MHz      ; clk                                                          ;      ;
; 121.82 MHz ; 121.82 MHz      ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; clk                                                          ; 10.479 ; 0.000         ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 16.209 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; clk                                                          ; 0.430 ; 0.000         ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; clk                                                          ; 9.657  ; 0.000         ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 11.925 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.479 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                        ; clk          ; clk         ; 20.000       ; -0.406     ; 9.116      ;
; 10.663 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[3]                   ; clk          ; clk         ; 20.000       ; -0.407     ; 8.931      ;
; 10.663 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[7]                   ; clk          ; clk         ; 20.000       ; -0.407     ; 8.931      ;
; 10.663 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[0]                   ; clk          ; clk         ; 20.000       ; -0.407     ; 8.931      ;
; 10.663 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[1]                   ; clk          ; clk         ; 20.000       ; -0.407     ; 8.931      ;
; 10.663 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[2]                   ; clk          ; clk         ; 20.000       ; -0.407     ; 8.931      ;
; 10.663 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[4]                   ; clk          ; clk         ; 20.000       ; -0.407     ; 8.931      ;
; 10.663 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[5]                   ; clk          ; clk         ; 20.000       ; -0.407     ; 8.931      ;
; 10.663 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[6]                   ; clk          ; clk         ; 20.000       ; -0.407     ; 8.931      ;
; 10.689 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases     ; clk          ; clk         ; 20.000       ; -0.406     ; 8.906      ;
; 11.185 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                  ; clk          ; clk         ; 20.000       ; -0.406     ; 8.410      ;
; 11.202 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                 ; clk          ; clk         ; 20.000       ; -0.406     ; 8.393      ;
; 11.202 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                 ; clk          ; clk         ; 20.000       ; -0.406     ; 8.393      ;
; 11.203 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                 ; clk          ; clk         ; 20.000       ; -0.406     ; 8.392      ;
; 11.203 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                 ; clk          ; clk         ; 20.000       ; -0.406     ; 8.392      ;
; 11.209 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                  ; clk          ; clk         ; 20.000       ; -0.406     ; 8.386      ;
; 11.316 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[2]                    ; clk          ; clk         ; 20.000       ; -0.414     ; 8.271      ;
; 11.318 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[3]                    ; clk          ; clk         ; 20.000       ; -0.414     ; 8.269      ;
; 11.335 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[4]                    ; clk          ; clk         ; 20.000       ; -0.414     ; 8.252      ;
; 11.339 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[6]                    ; clk          ; clk         ; 20.000       ; -0.414     ; 8.248      ;
; 11.386 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                  ; clk          ; clk         ; 20.000       ; -0.404     ; 8.211      ;
; 11.413 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                 ; clk          ; clk         ; 20.000       ; -0.404     ; 8.184      ;
; 11.414 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                  ; clk          ; clk         ; 20.000       ; -0.404     ; 8.183      ;
; 11.416 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                  ; clk          ; clk         ; 20.000       ; -0.405     ; 8.180      ;
; 11.416 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                 ; clk          ; clk         ; 20.000       ; -0.404     ; 8.181      ;
; 11.418 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                  ; clk          ; clk         ; 20.000       ; -0.404     ; 8.179      ;
; 11.421 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                 ; clk          ; clk         ; 20.000       ; -0.405     ; 8.175      ;
; 11.422 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                  ; clk          ; clk         ; 20.000       ; -0.404     ; 8.175      ;
; 11.424 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                 ; clk          ; clk         ; 20.000       ; -0.404     ; 8.173      ;
; 11.429 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                  ; clk          ; clk         ; 20.000       ; -0.404     ; 8.168      ;
; 11.438 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                 ; clk          ; clk         ; 20.000       ; -0.405     ; 8.158      ;
; 11.439 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                 ; clk          ; clk         ; 20.000       ; -0.405     ; 8.157      ;
; 11.440 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                  ; clk          ; clk         ; 20.000       ; -0.404     ; 8.157      ;
; 11.440 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                 ; clk          ; clk         ; 20.000       ; -0.405     ; 8.156      ;
; 11.441 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                  ; clk          ; clk         ; 20.000       ; -0.405     ; 8.155      ;
; 11.442 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                 ; clk          ; clk         ; 20.000       ; -0.404     ; 8.155      ;
; 11.446 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                 ; clk          ; clk         ; 20.000       ; -0.405     ; 8.150      ;
; 11.451 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                 ; clk          ; clk         ; 20.000       ; -0.404     ; 8.146      ;
; 11.462 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_en_s                         ; clk          ; clk         ; 20.000       ; -0.406     ; 8.133      ;
; 11.487 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[1]                    ; clk          ; clk         ; 20.000       ; -0.414     ; 8.100      ;
; 11.491 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[5]                    ; clk          ; clk         ; 20.000       ; -0.414     ; 8.096      ;
; 11.492 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[0]                    ; clk          ; clk         ; 20.000       ; -0.414     ; 8.095      ;
; 11.508 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                        ; clk          ; clk         ; 20.000       ; -0.397     ; 8.096      ;
; 11.665 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]                   ; clk          ; clk         ; 20.000       ; -0.413     ; 7.923      ;
; 11.665 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[1]                   ; clk          ; clk         ; 20.000       ; -0.413     ; 7.923      ;
; 11.665 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[2]                   ; clk          ; clk         ; 20.000       ; -0.413     ; 7.923      ;
; 11.665 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[3]                   ; clk          ; clk         ; 20.000       ; -0.413     ; 7.923      ;
; 11.665 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[4]                   ; clk          ; clk         ; 20.000       ; -0.413     ; 7.923      ;
; 11.665 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[5]                   ; clk          ; clk         ; 20.000       ; -0.413     ; 7.923      ;
; 11.665 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[6]                   ; clk          ; clk         ; 20.000       ; -0.413     ; 7.923      ;
; 11.665 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[7]                   ; clk          ; clk         ; 20.000       ; -0.413     ; 7.923      ;
; 11.692 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[3]                   ; clk          ; clk         ; 20.000       ; -0.398     ; 7.911      ;
; 11.692 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[7]                   ; clk          ; clk         ; 20.000       ; -0.398     ; 7.911      ;
; 11.692 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[0]                   ; clk          ; clk         ; 20.000       ; -0.398     ; 7.911      ;
; 11.692 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[1]                   ; clk          ; clk         ; 20.000       ; -0.398     ; 7.911      ;
; 11.692 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[2]                   ; clk          ; clk         ; 20.000       ; -0.398     ; 7.911      ;
; 11.692 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[4]                   ; clk          ; clk         ; 20.000       ; -0.398     ; 7.911      ;
; 11.692 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[5]                   ; clk          ; clk         ; 20.000       ; -0.398     ; 7.911      ;
; 11.692 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[6]                   ; clk          ; clk         ; 20.000       ; -0.398     ; 7.911      ;
; 11.718 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases     ; clk          ; clk         ; 20.000       ; -0.397     ; 7.886      ;
; 11.732 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATIdle           ; clk          ; clk         ; 20.000       ; -0.406     ; 7.863      ;
; 12.125 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[3]                 ; clk          ; clk         ; 20.000       ; -0.410     ; 7.466      ;
; 12.128 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[7]                 ; clk          ; clk         ; 20.000       ; -0.410     ; 7.463      ;
; 12.145 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]                                                                                                                                                                          ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Init ; clk          ; clk         ; 20.000       ; -0.071     ; 7.785      ;
; 12.166 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[2]                 ; clk          ; clk         ; 20.000       ; -0.410     ; 7.425      ;
; 12.167 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[0]                 ; clk          ; clk         ; 20.000       ; -0.410     ; 7.424      ;
; 12.168 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[4]                 ; clk          ; clk         ; 20.000       ; -0.410     ; 7.423      ;
; 12.169 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[6]                 ; clk          ; clk         ; 20.000       ; -0.410     ; 7.422      ;
; 12.214 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                  ; clk          ; clk         ; 20.000       ; -0.397     ; 7.390      ;
; 12.231 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                 ; clk          ; clk         ; 20.000       ; -0.397     ; 7.373      ;
; 12.231 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                 ; clk          ; clk         ; 20.000       ; -0.397     ; 7.373      ;
; 12.232 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                 ; clk          ; clk         ; 20.000       ; -0.397     ; 7.372      ;
; 12.232 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                 ; clk          ; clk         ; 20.000       ; -0.397     ; 7.372      ;
; 12.238 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                  ; clk          ; clk         ; 20.000       ; -0.397     ; 7.366      ;
; 12.345 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[2]                    ; clk          ; clk         ; 20.000       ; -0.405     ; 7.251      ;
; 12.347 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[3]                    ; clk          ; clk         ; 20.000       ; -0.405     ; 7.249      ;
; 12.364 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[4]                    ; clk          ; clk         ; 20.000       ; -0.405     ; 7.232      ;
; 12.368 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[6]                    ; clk          ; clk         ; 20.000       ; -0.405     ; 7.228      ;
; 12.415 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                  ; clk          ; clk         ; 20.000       ; -0.395     ; 7.191      ;
; 12.442 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                 ; clk          ; clk         ; 20.000       ; -0.395     ; 7.164      ;
; 12.443 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                  ; clk          ; clk         ; 20.000       ; -0.395     ; 7.163      ;
; 12.445 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                  ; clk          ; clk         ; 20.000       ; -0.396     ; 7.160      ;
; 12.445 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                 ; clk          ; clk         ; 20.000       ; -0.395     ; 7.161      ;
; 12.447 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                  ; clk          ; clk         ; 20.000       ; -0.395     ; 7.159      ;
; 12.450 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                 ; clk          ; clk         ; 20.000       ; -0.396     ; 7.155      ;
; 12.451 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                  ; clk          ; clk         ; 20.000       ; -0.395     ; 7.155      ;
; 12.453 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                 ; clk          ; clk         ; 20.000       ; -0.395     ; 7.153      ;
; 12.458 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                  ; clk          ; clk         ; 20.000       ; -0.395     ; 7.148      ;
; 12.467 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                 ; clk          ; clk         ; 20.000       ; -0.396     ; 7.138      ;
; 12.468 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                 ; clk          ; clk         ; 20.000       ; -0.396     ; 7.137      ;
; 12.469 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                  ; clk          ; clk         ; 20.000       ; -0.395     ; 7.137      ;
; 12.469 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                 ; clk          ; clk         ; 20.000       ; -0.396     ; 7.136      ;
; 12.470 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                  ; clk          ; clk         ; 20.000       ; -0.396     ; 7.135      ;
; 12.471 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                 ; clk          ; clk         ; 20.000       ; -0.395     ; 7.135      ;
; 12.475 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                 ; clk          ; clk         ; 20.000       ; -0.396     ; 7.130      ;
; 12.478 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[1]                 ; clk          ; clk         ; 20.000       ; -0.413     ; 7.110      ;
; 12.478 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[5]                 ; clk          ; clk         ; 20.000       ; -0.413     ; 7.110      ;
; 12.480 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                 ; clk          ; clk         ; 20.000       ; -0.395     ; 7.126      ;
; 12.491 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_en_s                         ; clk          ; clk         ; 20.000       ; -0.397     ; 7.113      ;
; 12.516 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[1]                    ; clk          ; clk         ; 20.000       ; -0.405     ; 7.080      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 16.209 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.427     ; 7.783      ;
; 16.243 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.417     ; 7.759      ;
; 16.291 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.417     ; 7.711      ;
; 16.291 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.382     ; 7.746      ;
; 16.339 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.422     ; 7.658      ;
; 16.355 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.427     ; 7.637      ;
; 16.378 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.436     ; 7.605      ;
; 16.385 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.427     ; 7.607      ;
; 16.437 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.417     ; 7.565      ;
; 16.437 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.382     ; 7.600      ;
; 16.441 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.428     ; 7.550      ;
; 16.443 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.442     ; 7.534      ;
; 16.456 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.417     ; 7.546      ;
; 16.456 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.436     ; 7.527      ;
; 16.467 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.382     ; 7.570      ;
; 16.485 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.422     ; 7.512      ;
; 16.501 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.427     ; 7.491      ;
; 16.515 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.422     ; 7.482      ;
; 16.518 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.377     ; 7.524      ;
; 16.524 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.436     ; 7.459      ;
; 16.531 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.427     ; 7.461      ;
; 16.566 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_phase[4]    ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.398     ; 7.455      ;
; 16.583 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.417     ; 7.419      ;
; 16.583 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.382     ; 7.454      ;
; 16.584 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.420     ; 7.415      ;
; 16.585 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.442     ; 7.392      ;
; 16.585 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.422     ; 7.412      ;
; 16.586 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.425     ; 7.408      ;
; 16.589 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.442     ; 7.388      ;
; 16.599 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a6~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.421     ; 7.399      ;
; 16.602 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.417     ; 7.400      ;
; 16.602 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.436     ; 7.381      ;
; 16.613 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.382     ; 7.424      ;
; 16.619 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.426     ; 7.374      ;
; 16.620 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.413     ; 7.386      ;
; 16.635 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.418     ; 7.366      ;
; 16.640 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.408     ; 7.371      ;
; 16.641 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.420     ; 7.358      ;
; 16.643 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.426     ; 7.350      ;
; 16.654 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.398     ; 7.367      ;
; 16.664 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.377     ; 7.378      ;
; 16.665 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.434     ; 7.320      ;
; 16.670 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.436     ; 7.313      ;
; 16.677 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.427     ; 7.315      ;
; 16.692 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.429     ; 7.298      ;
; 16.694 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.377     ; 7.348      ;
; 16.707 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.412     ; 7.300      ;
; 16.708 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.436     ; 7.275      ;
; 16.728 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.425     ; 7.266      ;
; 16.730 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.420     ; 7.269      ;
; 16.731 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.442     ; 7.246      ;
; 16.731 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.422     ; 7.266      ;
; 16.732 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.425     ; 7.262      ;
; 16.735 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.442     ; 7.242      ;
; 16.736 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.384     ; 7.299      ;
; 16.748 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.417     ; 7.254      ;
; 16.748 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.436     ; 7.235      ;
; 16.753 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.426     ; 7.240      ;
; 16.756 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.412     ; 7.251      ;
; 16.761 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.422     ; 7.236      ;
; 16.761 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a0~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.413     ; 7.245      ;
; 16.765 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.426     ; 7.228      ;
; 16.766 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.413     ; 7.240      ;
; 16.767 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.413     ; 7.239      ;
; 16.772 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.403     ; 7.244      ;
; 16.786 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.408     ; 7.225      ;
; 16.787 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[4]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.420     ; 7.212      ;
; 16.789 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.426     ; 7.204      ;
; 16.792 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.426     ; 7.201      ;
; 16.795 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.410     ; 7.214      ;
; 16.800 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.398     ; 7.221      ;
; 16.802 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.426     ; 7.191      ;
; 16.803 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.395     ; 7.221      ;
; 16.810 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[3]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.377     ; 7.232      ;
; 16.811 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.434     ; 7.174      ;
; 16.816 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.408     ; 7.195      ;
; 16.817 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.436     ; 7.166      ;
; 16.825 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.442     ; 7.152      ;
; 16.825 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.434     ; 7.160      ;
; 16.826 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.419     ; 7.174      ;
; 16.830 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.398     ; 7.191      ;
; 16.838 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.429     ; 7.152      ;
; 16.840 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[4]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.377     ; 7.202      ;
; 16.845 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a0~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.402     ; 7.172      ;
; 16.851 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.432     ; 7.136      ;
; 16.852 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.395     ; 7.172      ;
; 16.853 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.429     ; 7.137      ;
; 16.853 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.412     ; 7.154      ;
; 16.854 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.436     ; 7.129      ;
; 16.860 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.430     ; 7.129      ;
; 16.866 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.428     ; 7.125      ;
; 16.870 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.419     ; 7.130      ;
; 16.872 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.431     ; 7.116      ;
; 16.874 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.425     ; 7.120      ;
; 16.876 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[3]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.420     ; 7.123      ;
; 16.877 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[3]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.422     ; 7.120      ;
; 16.877 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.442     ; 7.100      ;
; 16.878 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.425     ; 7.116      ;
; 16.880 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:5:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.412     ; 7.127      ;
; 16.882 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.384     ; 7.153      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[7]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.473      ; 1.157      ;
; 0.430 ; ParallelReceiver:inst_ParallelReceiver|tg_do_s[7]                                                                                                                                                                            ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.489      ; 1.173      ;
; 0.431 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.506      ; 1.191      ;
; 0.432 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[0]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.473      ; 1.159      ;
; 0.439 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[5]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.473      ; 1.166      ;
; 0.451 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|byte_in_s                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|byte_in_s                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[7]                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|seccnt[0]                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|seccnt[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; ParallelReceiver:inst_ParallelReceiver|rd_n_s                                                                                                                                                                                ; ParallelReceiver:inst_ParallelReceiver|rd_n_s                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                                                                                                                                                          ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadAmplitudes                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadAmplitudes                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[0]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[0]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[1]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[1]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[2]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[2]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[3]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[3]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[4]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[4]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[5]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[5]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[6]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[6]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[7]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[7]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases                                                                                                                                       ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATIdle                                                                                                                                             ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATIdle                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ParallelReceiver:inst_ParallelReceiver|tg_rd_s                                                                                                                                                                               ; ParallelReceiver:inst_ParallelReceiver|tg_rd_s                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ParallelReceiver:inst_ParallelReceiver|rd_state[1]                                                                                                                                                                           ; ParallelReceiver:inst_ParallelReceiver|rd_state[1]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|rdreq                                                                                                                                            ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|rdreq                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_full      ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_full                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.WaitFrame                                                                                                                              ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.WaitFrame                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|oldtiming                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|oldtiming                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.460 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[3]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.473      ; 1.187      ;
; 0.464 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; ParallelReceiver:inst_ParallelReceiver|rd_state[0]                                                                                                                                                                           ; ParallelReceiver:inst_ParallelReceiver|rd_state[0]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.468 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[1]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.473      ; 1.195      ;
; 0.471 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|dffe3a[0]                                                                                                                                  ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.475      ; 1.200      ;
; 0.474 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[6]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.473      ; 1.201      ;
; 0.475 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[2]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.473      ; 1.202      ;
; 0.486 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.481      ; 1.221      ;
; 0.493 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10] ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.506      ; 1.253      ;
; 0.497 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.506      ; 1.257      ;
; 0.500 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[26]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[26]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[22]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[22]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[15]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[15]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[12]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[12]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[6]                                                                                                                       ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[6]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[0]                                                                                                                       ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[0]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[19]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[19]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[16]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[16]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[13]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[13]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[11]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[11]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[1]                                                                                                                       ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[1]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[10]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[10]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[23]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[23]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.796      ;
; 0.518 ; CalibrationAndMapping:inst_CalibrationAndMapping|old_rgben                                                                                                                                                                   ; CalibrationAndMapping:inst_CalibrationAndMapping|a_swap_d                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.811      ;
; 0.521 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[4]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.473      ; 1.248      ;
; 0.524 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|dffe3a[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.818      ;
; 0.526 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[20]                                                                                                                      ; AllChannels:inst_AllChannels|color_reg0[20]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.481      ; 1.261      ;
; 0.527 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[19]                                                                                                                      ; AllChannels:inst_AllChannels|color_reg0[19]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[18]                                                                                                                      ; AllChannels:inst_AllChannels|color_reg0[18]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.530 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|seccnt[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.825      ;
; 0.532 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.WaitFrame                                                                                                                              ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|oldtiming                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.825      ;
; 0.533 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state.Idle                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state.Red                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.828      ;
; 0.535 ; CalibrationAndMapping:inst_CalibrationAndMapping|old_rgben                                                                                                                                                                   ; CalibrationAndMapping:inst_CalibrationAndMapping|c_swap_d                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; AllChannels:inst_AllChannels|a_state                                                                                                                                                                                         ; AllChannels:inst_AllChannels|a_wraddr[8]                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.539 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.506      ; 1.299      ;
; 0.543 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_full      ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_non_empty                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.836      ;
; 0.550 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Idle                                                                                                                                   ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.ReadFIFO                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.843      ;
; 0.562 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.506      ; 1.322      ;
; 0.601 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.487      ; 1.342      ;
; 0.627 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.506      ; 1.387      ;
; 0.636 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[4]                                                                                                                                                   ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                                      ; clk          ; clk         ; 0.000        ; 0.481      ; 1.371      ;
; 0.639 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.487      ; 1.380      ;
; 0.641 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|gammaout_s[20]                                                                                                                                               ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[20]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|gammaout_s[11]                                                                                                                                               ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[11]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|gammaout_s[25]                                                                                                                                               ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[25]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.936      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; Counter:inst_Counter|dflag                                                            ; Counter:inst_Counter|dflag                                                            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.500 ; AllChannels:inst_AllChannels|color_reg1_ff1[26]                                       ; AllChannels:inst_AllChannels|color_out_d0[26]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; AllChannels:inst_AllChannels|color_reg1_ff0[21]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[21]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; AllChannels:inst_AllChannels|color_reg0_ff0[20]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[20]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; AllChannels:inst_AllChannels|color_reg1_ff1[19]                                       ; AllChannels:inst_AllChannels|color_out_d0[19]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; AllChannels:inst_AllChannels|color_reg1_ff0[9]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[9]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; AllChannels:inst_AllChannels|color_reg1_ff0[8]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[8]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; AllChannels:inst_AllChannels|color_reg1_ff0[5]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[5]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; AllChannels:inst_AllChannels|color_reg1_ff0[2]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[2]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[18]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[19]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg1_ff1[23]                                       ; AllChannels:inst_AllChannels|color_out_d0[23]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg0_ff0[19]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[19]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg1_ff0[19]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[19]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg0_ff0[12]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[12]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg1_ff0[7]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[7]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg1_ff0[6]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[6]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg1_ff1[5]                                        ; AllChannels:inst_AllChannels|color_out_d0[5]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg0_ff0[5]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[5]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg1_ff0[4]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[4]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg0_ff0[1]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[1]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; AllChannels:inst_AllChannels|color_reg1_ff0[0]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[0]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; AllChannels:inst_AllChannels|mux_count[1]                                             ; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[25]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[26]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[15]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[16]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[6]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[7]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[3]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[4]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg1_ff0[26]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[26]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg0_ff0[25]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[25]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg0_ff0[23]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[23]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg1_ff0[23]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[23]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg0_ff0[22]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[22]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg0_ff0[21]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[21]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg1_ff0[20]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[20]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg0_ff0[18]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[18]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg0_ff0[15]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[15]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg1_ff0[14]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[14]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg1_ff0[12]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[12]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg0_ff0[11]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[11]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg1_ff0[10]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[10]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg0_ff0[9]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[9]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg1_ff1[7]                                        ; AllChannels:inst_AllChannels|color_out_d0[7]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg1_ff0[3]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[3]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg0_ff0[2]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[2]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[0] ; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; AllChannels:inst_AllChannels|color_reg1_ff1[0]                                        ; AllChannels:inst_AllChannels|color_out_d0[0]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; AllChannels:inst_AllChannels|c_state_ff[0]                                            ; AllChannels:inst_AllChannels|c_state_ff[1]                                            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[24]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[25]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[22]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[23]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[21]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[22]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[20]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[21]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[19]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[20]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[13]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[14]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[12]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[13]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[11]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[12]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[9]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[10]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[7]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[8]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; AllChannels:inst_AllChannels|rclk_d[5]                                                ; AllChannels:inst_AllChannels|rclk_s                                                   ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; AllChannels:inst_AllChannels|rclk_d[4]                                                ; AllChannels:inst_AllChannels|rclk_d[5]                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; AllChannels:inst_AllChannels|rclk_d[3]                                                ; AllChannels:inst_AllChannels|rclk_d[4]                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; AllChannels:inst_AllChannels|rclk_d[2]                                                ; AllChannels:inst_AllChannels|rclk_d[3]                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; AllChannels:inst_AllChannels|color_reg1_ff0[25]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[25]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; AllChannels:inst_AllChannels|color_reg1_ff0[22]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[22]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; AllChannels:inst_AllChannels|color_out_d0[17]                                         ; AllChannels:inst_AllChannels|color_out_d1[17]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; AllChannels:inst_AllChannels|color_reg1_ff0[17]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[17]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; AllChannels:inst_AllChannels|color_reg0_ff0[13]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[13]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; AllChannels:inst_AllChannels|color_reg1_ff0[11]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[11]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; AllChannels:inst_AllChannels|color_reg0_ff0[7]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[7]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; AllChannels:inst_AllChannels|c_state_ff[1]                                            ; AllChannels:inst_AllChannels|c_state_n                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[16]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[17]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; AllChannels:inst_AllChannels|color_reg1_ff0[15]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[15]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; AllChannels:inst_AllChannels|color_reg0_ff0[3]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[3]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.515 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[0]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[1]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.809      ;
; 0.517 ; Counter:inst_Counter|count_s[3]                                                       ; AllChannels:inst_AllChannels|mux_count[0]                                             ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.640 ; AllChannels:inst_AllChannels|color_reg0_ff1[21]                                       ; AllChannels:inst_AllChannels|color_out_d0[21]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; AllChannels:inst_AllChannels|color_reg0_ff1[2]                                        ; AllChannels:inst_AllChannels|color_out_d0[2]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; AllChannels:inst_AllChannels|color_reg0_ff1[10]                                       ; AllChannels:inst_AllChannels|color_out_d0[10]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; AllChannels:inst_AllChannels|color_reg0_ff1[8]                                        ; AllChannels:inst_AllChannels|color_out_d0[8]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; AllChannels:inst_AllChannels|color_reg0_ff1[6]                                        ; AllChannels:inst_AllChannels|color_out_d0[6]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[7]         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|mux_pulse            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; AllChannels:inst_AllChannels|color_reg0_ff1[15]                                       ; AllChannels:inst_AllChannels|color_out_d0[15]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; AllChannels:inst_AllChannels|color_reg0_ff1[12]                                       ; AllChannels:inst_AllChannels|color_out_d0[12]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; AllChannels:inst_AllChannels|color_reg0_ff1[9]                                        ; AllChannels:inst_AllChannels|color_out_d0[9]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[7]         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|mux_pulse            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; AllChannels:inst_AllChannels|color_reg0_ff1[26]                                       ; AllChannels:inst_AllChannels|color_out_d0[26]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; AllChannels:inst_AllChannels|color_reg0_ff1[23]                                       ; AllChannels:inst_AllChannels|color_out_d0[23]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; AllChannels:inst_AllChannels|color_reg0_ff1[5]                                        ; AllChannels:inst_AllChannels|color_out_d0[5]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; AllChannels:inst_AllChannels|color_reg0_ff1[24]                                       ; AllChannels:inst_AllChannels|color_out_d0[24]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; AllChannels:inst_AllChannels|color_reg0_ff1[22]                                       ; AllChannels:inst_AllChannels|color_out_d0[22]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; AllChannels:inst_AllChannels|color_reg0_ff1[18]                                       ; AllChannels:inst_AllChannels|color_out_d0[18]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; AllChannels:inst_AllChannels|color_reg0_ff1[13]                                       ; AllChannels:inst_AllChannels|color_out_d0[13]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; AllChannels:inst_AllChannels|color_reg0_ff1[4]                                        ; AllChannels:inst_AllChannels|color_out_d0[4]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; AllChannels:inst_AllChannels|color_reg0_ff1[19]                                       ; AllChannels:inst_AllChannels|color_out_d0[19]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; AllChannels:inst_AllChannels|color_reg0_ff1[7]                                        ; AllChannels:inst_AllChannels|color_out_d0[7]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; AllChannels:inst_AllChannels|color_reg0_ff1[0]                                        ; AllChannels:inst_AllChannels|color_out_d0[0]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; AllChannels:inst_AllChannels|color_reg0_ff1[11]                                       ; AllChannels:inst_AllChannels|color_out_d0[11]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; AllChannels:inst_AllChannels|color_reg0_ff1[3]                                        ; AllChannels:inst_AllChannels|color_out_d0[3]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 68.133 ns




+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                  ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 112.26 MHz ; 112.26 MHz      ; clk                                                          ;      ;
; 131.94 MHz ; 131.94 MHz      ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; clk                                                          ; 11.092 ; 0.000         ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 16.839 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; clk                                                          ; 0.400 ; 0.000         ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; clk                                                          ; 9.665  ; 0.000         ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 11.926 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.092 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                        ; clk          ; clk         ; 20.000       ; -0.355     ; 8.555      ;
; 11.289 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[3]                   ; clk          ; clk         ; 20.000       ; -0.355     ; 8.358      ;
; 11.289 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[7]                   ; clk          ; clk         ; 20.000       ; -0.355     ; 8.358      ;
; 11.289 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[0]                   ; clk          ; clk         ; 20.000       ; -0.355     ; 8.358      ;
; 11.289 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[1]                   ; clk          ; clk         ; 20.000       ; -0.355     ; 8.358      ;
; 11.289 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[2]                   ; clk          ; clk         ; 20.000       ; -0.355     ; 8.358      ;
; 11.289 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[4]                   ; clk          ; clk         ; 20.000       ; -0.355     ; 8.358      ;
; 11.289 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[5]                   ; clk          ; clk         ; 20.000       ; -0.355     ; 8.358      ;
; 11.289 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[6]                   ; clk          ; clk         ; 20.000       ; -0.355     ; 8.358      ;
; 11.303 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases     ; clk          ; clk         ; 20.000       ; -0.355     ; 8.344      ;
; 11.743 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                  ; clk          ; clk         ; 20.000       ; -0.354     ; 7.905      ;
; 11.763 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                 ; clk          ; clk         ; 20.000       ; -0.354     ; 7.885      ;
; 11.763 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                 ; clk          ; clk         ; 20.000       ; -0.354     ; 7.885      ;
; 11.764 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                 ; clk          ; clk         ; 20.000       ; -0.354     ; 7.884      ;
; 11.765 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                 ; clk          ; clk         ; 20.000       ; -0.354     ; 7.883      ;
; 11.772 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                  ; clk          ; clk         ; 20.000       ; -0.354     ; 7.876      ;
; 11.893 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[2]                    ; clk          ; clk         ; 20.000       ; -0.363     ; 7.746      ;
; 11.895 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[3]                    ; clk          ; clk         ; 20.000       ; -0.363     ; 7.744      ;
; 11.910 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[4]                    ; clk          ; clk         ; 20.000       ; -0.363     ; 7.729      ;
; 11.914 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[6]                    ; clk          ; clk         ; 20.000       ; -0.363     ; 7.725      ;
; 11.953 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                  ; clk          ; clk         ; 20.000       ; -0.355     ; 7.694      ;
; 11.977 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                  ; clk          ; clk         ; 20.000       ; -0.358     ; 7.667      ;
; 11.980 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                 ; clk          ; clk         ; 20.000       ; -0.354     ; 7.668      ;
; 11.982 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                  ; clk          ; clk         ; 20.000       ; -0.354     ; 7.666      ;
; 11.983 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                 ; clk          ; clk         ; 20.000       ; -0.358     ; 7.661      ;
; 11.984 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                 ; clk          ; clk         ; 20.000       ; -0.354     ; 7.664      ;
; 11.985 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                  ; clk          ; clk         ; 20.000       ; -0.354     ; 7.663      ;
; 11.985 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                  ; clk          ; clk         ; 20.000       ; -0.355     ; 7.662      ;
; 11.989 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                  ; clk          ; clk         ; 20.000       ; -0.354     ; 7.659      ;
; 11.992 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                 ; clk          ; clk         ; 20.000       ; -0.354     ; 7.656      ;
; 12.001 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                 ; clk          ; clk         ; 20.000       ; -0.358     ; 7.643      ;
; 12.003 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                 ; clk          ; clk         ; 20.000       ; -0.358     ; 7.641      ;
; 12.003 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                 ; clk          ; clk         ; 20.000       ; -0.358     ; 7.641      ;
; 12.004 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                  ; clk          ; clk         ; 20.000       ; -0.358     ; 7.640      ;
; 12.010 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                 ; clk          ; clk         ; 20.000       ; -0.358     ; 7.634      ;
; 12.010 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                  ; clk          ; clk         ; 20.000       ; -0.354     ; 7.638      ;
; 12.012 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                 ; clk          ; clk         ; 20.000       ; -0.355     ; 7.635      ;
; 12.012 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                 ; clk          ; clk         ; 20.000       ; -0.354     ; 7.636      ;
; 12.033 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_en_s                         ; clk          ; clk         ; 20.000       ; -0.355     ; 7.614      ;
; 12.046 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[1]                    ; clk          ; clk         ; 20.000       ; -0.363     ; 7.593      ;
; 12.051 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[5]                    ; clk          ; clk         ; 20.000       ; -0.363     ; 7.588      ;
; 12.052 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[0]                    ; clk          ; clk         ; 20.000       ; -0.363     ; 7.587      ;
; 12.076 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                        ; clk          ; clk         ; 20.000       ; -0.345     ; 7.581      ;
; 12.255 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]                   ; clk          ; clk         ; 20.000       ; -0.364     ; 7.383      ;
; 12.255 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[1]                   ; clk          ; clk         ; 20.000       ; -0.364     ; 7.383      ;
; 12.255 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[2]                   ; clk          ; clk         ; 20.000       ; -0.364     ; 7.383      ;
; 12.255 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[3]                   ; clk          ; clk         ; 20.000       ; -0.364     ; 7.383      ;
; 12.255 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[4]                   ; clk          ; clk         ; 20.000       ; -0.364     ; 7.383      ;
; 12.255 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[5]                   ; clk          ; clk         ; 20.000       ; -0.364     ; 7.383      ;
; 12.255 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[6]                   ; clk          ; clk         ; 20.000       ; -0.364     ; 7.383      ;
; 12.255 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[7]                   ; clk          ; clk         ; 20.000       ; -0.364     ; 7.383      ;
; 12.273 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[3]                   ; clk          ; clk         ; 20.000       ; -0.345     ; 7.384      ;
; 12.273 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[7]                   ; clk          ; clk         ; 20.000       ; -0.345     ; 7.384      ;
; 12.273 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[0]                   ; clk          ; clk         ; 20.000       ; -0.345     ; 7.384      ;
; 12.273 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[1]                   ; clk          ; clk         ; 20.000       ; -0.345     ; 7.384      ;
; 12.273 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[2]                   ; clk          ; clk         ; 20.000       ; -0.345     ; 7.384      ;
; 12.273 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[4]                   ; clk          ; clk         ; 20.000       ; -0.345     ; 7.384      ;
; 12.273 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[5]                   ; clk          ; clk         ; 20.000       ; -0.345     ; 7.384      ;
; 12.273 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[6]                   ; clk          ; clk         ; 20.000       ; -0.345     ; 7.384      ;
; 12.282 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATIdle           ; clk          ; clk         ; 20.000       ; -0.355     ; 7.365      ;
; 12.287 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases     ; clk          ; clk         ; 20.000       ; -0.345     ; 7.370      ;
; 12.660 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]                                                                                                                                                                          ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Init ; clk          ; clk         ; 20.000       ; -0.061     ; 7.281      ;
; 12.668 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[3]                 ; clk          ; clk         ; 20.000       ; -0.363     ; 6.971      ;
; 12.672 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[7]                 ; clk          ; clk         ; 20.000       ; -0.363     ; 6.967      ;
; 12.701 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[2]                 ; clk          ; clk         ; 20.000       ; -0.363     ; 6.938      ;
; 12.702 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[0]                 ; clk          ; clk         ; 20.000       ; -0.363     ; 6.937      ;
; 12.703 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[4]                 ; clk          ; clk         ; 20.000       ; -0.363     ; 6.936      ;
; 12.704 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[6]                 ; clk          ; clk         ; 20.000       ; -0.363     ; 6.935      ;
; 12.727 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                  ; clk          ; clk         ; 20.000       ; -0.344     ; 6.931      ;
; 12.747 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                 ; clk          ; clk         ; 20.000       ; -0.344     ; 6.911      ;
; 12.747 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                 ; clk          ; clk         ; 20.000       ; -0.344     ; 6.911      ;
; 12.748 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                 ; clk          ; clk         ; 20.000       ; -0.344     ; 6.910      ;
; 12.749 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                 ; clk          ; clk         ; 20.000       ; -0.344     ; 6.909      ;
; 12.756 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                  ; clk          ; clk         ; 20.000       ; -0.344     ; 6.902      ;
; 12.877 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[2]                    ; clk          ; clk         ; 20.000       ; -0.353     ; 6.772      ;
; 12.879 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[3]                    ; clk          ; clk         ; 20.000       ; -0.353     ; 6.770      ;
; 12.894 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[4]                    ; clk          ; clk         ; 20.000       ; -0.353     ; 6.755      ;
; 12.898 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[6]                    ; clk          ; clk         ; 20.000       ; -0.353     ; 6.751      ;
; 12.937 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                  ; clk          ; clk         ; 20.000       ; -0.345     ; 6.720      ;
; 12.961 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                  ; clk          ; clk         ; 20.000       ; -0.348     ; 6.693      ;
; 12.964 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                 ; clk          ; clk         ; 20.000       ; -0.344     ; 6.694      ;
; 12.966 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                  ; clk          ; clk         ; 20.000       ; -0.344     ; 6.692      ;
; 12.967 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                 ; clk          ; clk         ; 20.000       ; -0.348     ; 6.687      ;
; 12.968 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                 ; clk          ; clk         ; 20.000       ; -0.344     ; 6.690      ;
; 12.969 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                  ; clk          ; clk         ; 20.000       ; -0.344     ; 6.689      ;
; 12.969 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                  ; clk          ; clk         ; 20.000       ; -0.345     ; 6.688      ;
; 12.973 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                  ; clk          ; clk         ; 20.000       ; -0.344     ; 6.685      ;
; 12.976 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                 ; clk          ; clk         ; 20.000       ; -0.344     ; 6.682      ;
; 12.985 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                 ; clk          ; clk         ; 20.000       ; -0.348     ; 6.669      ;
; 12.987 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                 ; clk          ; clk         ; 20.000       ; -0.348     ; 6.667      ;
; 12.987 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                 ; clk          ; clk         ; 20.000       ; -0.348     ; 6.667      ;
; 12.988 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                  ; clk          ; clk         ; 20.000       ; -0.348     ; 6.666      ;
; 12.994 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                 ; clk          ; clk         ; 20.000       ; -0.348     ; 6.660      ;
; 12.994 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                  ; clk          ; clk         ; 20.000       ; -0.344     ; 6.664      ;
; 12.996 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                 ; clk          ; clk         ; 20.000       ; -0.345     ; 6.661      ;
; 12.996 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                 ; clk          ; clk         ; 20.000       ; -0.344     ; 6.662      ;
; 13.012 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[1]                 ; clk          ; clk         ; 20.000       ; -0.364     ; 6.626      ;
; 13.012 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[5]                 ; clk          ; clk         ; 20.000       ; -0.364     ; 6.626      ;
; 13.017 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_en_s                         ; clk          ; clk         ; 20.000       ; -0.345     ; 6.640      ;
; 13.030 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[1]                    ; clk          ; clk         ; 20.000       ; -0.353     ; 6.619      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 16.839 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 7.206      ;
; 16.849 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.367     ; 7.204      ;
; 16.915 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.332     ; 7.173      ;
; 16.921 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.374     ; 7.125      ;
; 16.926 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.364     ; 7.130      ;
; 16.965 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 7.080      ;
; 17.003 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.381     ; 7.036      ;
; 17.004 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 7.041      ;
; 17.041 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.332     ; 7.047      ;
; 17.047 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.374     ; 6.999      ;
; 17.047 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.374     ; 6.999      ;
; 17.052 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.364     ; 7.004      ;
; 17.066 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.388     ; 6.966      ;
; 17.080 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.332     ; 7.008      ;
; 17.084 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_phase[4]    ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.352     ; 6.984      ;
; 17.086 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.374     ; 6.960      ;
; 17.091 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.364     ; 6.965      ;
; 17.091 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 6.954      ;
; 17.129 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.381     ; 6.910      ;
; 17.130 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 6.915      ;
; 17.136 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.331     ; 6.953      ;
; 17.167 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.332     ; 6.921      ;
; 17.168 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.381     ; 6.871      ;
; 17.178 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.364     ; 6.878      ;
; 17.183 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a6~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.373     ; 6.864      ;
; 17.190 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.368     ; 6.862      ;
; 17.192 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.388     ; 6.840      ;
; 17.206 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.332     ; 6.882      ;
; 17.207 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 6.838      ;
; 17.213 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.369     ; 6.838      ;
; 17.216 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.368     ; 6.836      ;
; 17.217 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.364     ; 6.839      ;
; 17.219 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.361     ; 6.840      ;
; 17.223 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.370     ; 6.827      ;
; 17.231 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.388     ; 6.801      ;
; 17.237 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.358     ; 6.825      ;
; 17.255 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.381     ; 6.784      ;
; 17.256 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 6.789      ;
; 17.261 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.370     ; 6.789      ;
; 17.262 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.331     ; 6.827      ;
; 17.265 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.350     ; 6.805      ;
; 17.270 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.381     ; 6.769      ;
; 17.294 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.381     ; 6.745      ;
; 17.295 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.374     ; 6.751      ;
; 17.301 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.331     ; 6.788      ;
; 17.316 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.368     ; 6.736      ;
; 17.318 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.388     ; 6.714      ;
; 17.319 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.380     ; 6.721      ;
; 17.326 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.357     ; 6.737      ;
; 17.333 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 6.712      ;
; 17.339 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.369     ; 6.712      ;
; 17.343 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.364     ; 6.713      ;
; 17.345 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.361     ; 6.714      ;
; 17.347 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.365     ; 6.708      ;
; 17.349 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.370     ; 6.701      ;
; 17.353 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.337     ; 6.730      ;
; 17.355 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.368     ; 6.697      ;
; 17.357 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.357     ; 6.706      ;
; 17.357 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.388     ; 6.675      ;
; 17.362 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:16:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.363     ; 6.695      ;
; 17.363 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.358     ; 6.699      ;
; 17.372 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 6.673      ;
; 17.378 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.369     ; 6.673      ;
; 17.384 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.361     ; 6.675      ;
; 17.385 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a0~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.363     ; 6.672      ;
; 17.387 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.370     ; 6.663      ;
; 17.388 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.370     ; 6.662      ;
; 17.388 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[3]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.331     ; 6.701      ;
; 17.391 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.350     ; 6.679      ;
; 17.396 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.381     ; 6.643      ;
; 17.402 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.358     ; 6.660      ;
; 17.414 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:25:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.347     ; 6.659      ;
; 17.419 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.367     ; 6.634      ;
; 17.420 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.381     ; 6.619      ;
; 17.421 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.374     ; 6.625      ;
; 17.426 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.370     ; 6.624      ;
; 17.427 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[4]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.331     ; 6.662      ;
; 17.428 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.374     ; 6.618      ;
; 17.429 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.367     ; 6.624      ;
; 17.430 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.350     ; 6.640      ;
; 17.435 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.381     ; 6.604      ;
; 17.436 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.387     ; 6.597      ;
; 17.439 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.382     ; 6.599      ;
; 17.442 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[3]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.368     ; 6.610      ;
; 17.445 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.380     ; 6.595      ;
; 17.451 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:10:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.383     ; 6.586      ;
; 17.452 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.357     ; 6.611      ;
; 17.459 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[3]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.375     ; 6.586      ;
; 17.459 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a0~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.354     ; 6.607      ;
; 17.460 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.374     ; 6.586      ;
; 17.465 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.369     ; 6.586      ;
; 17.469 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.379     ; 6.572      ;
; 17.472 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.362     ; 6.586      ;
; 17.473 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.374     ; 6.573      ;
; 17.473 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.365     ; 6.582      ;
; 17.473 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.344     ; 6.603      ;
; 17.475 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[3]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.370     ; 6.575      ;
; 17.479 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.337     ; 6.604      ;
; 17.481 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[4]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.368     ; 6.571      ;
; 17.483 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.357     ; 6.580      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                                                                                                                                                          ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|byte_in_s                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|byte_in_s                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadAmplitudes                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadAmplitudes                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases                                                                                                                                       ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATIdle                                                                                                                                             ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATIdle                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[7]                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|seccnt[0]                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|seccnt[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; ParallelReceiver:inst_ParallelReceiver|rd_n_s                                                                                                                                                                                ; ParallelReceiver:inst_ParallelReceiver|rd_n_s                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_full      ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_full                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[0]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[0]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[1]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[1]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[2]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[2]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[3]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[3]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[4]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[4]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[5]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[5]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[6]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[6]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[7]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[7]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ParallelReceiver:inst_ParallelReceiver|tg_rd_s                                                                                                                                                                               ; ParallelReceiver:inst_ParallelReceiver|tg_rd_s                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ParallelReceiver:inst_ParallelReceiver|rd_state[1]                                                                                                                                                                           ; ParallelReceiver:inst_ParallelReceiver|rd_state[1]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|rdreq                                                                                                                                            ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|rdreq                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.WaitFrame                                                                                                                              ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.WaitFrame                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|oldtiming                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|oldtiming                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[7]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.416      ; 1.057      ;
; 0.413 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[0]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.416      ; 1.059      ;
; 0.415 ; ParallelReceiver:inst_ParallelReceiver|tg_do_s[7]                                                                                                                                                                            ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.430      ; 1.075      ;
; 0.415 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.447      ; 1.092      ;
; 0.416 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; ParallelReceiver:inst_ParallelReceiver|rd_state[0]                                                                                                                                                                           ; ParallelReceiver:inst_ParallelReceiver|rd_state[0]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[5]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.416      ; 1.065      ;
; 0.437 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[3]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.416      ; 1.083      ;
; 0.444 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|dffe3a[0]                                                                                                                                  ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.419      ; 1.093      ;
; 0.445 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[1]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.416      ; 1.091      ;
; 0.451 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[2]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.416      ; 1.097      ;
; 0.452 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[6]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.416      ; 1.098      ;
; 0.462 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10] ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.447      ; 1.139      ;
; 0.462 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.425      ; 1.117      ;
; 0.467 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.447      ; 1.144      ;
; 0.469 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[22]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[22]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[19]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[19]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[12]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[12]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[6]                                                                                                                       ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[6]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[26]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[26]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[15]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[15]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[1]                                                                                                                       ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[1]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[0]                                                                                                                       ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[0]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[23]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[23]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[16]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[16]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[13]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[13]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[11]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[11]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[10]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[10]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.476 ; CalibrationAndMapping:inst_CalibrationAndMapping|old_rgben                                                                                                                                                                   ; CalibrationAndMapping:inst_CalibrationAndMapping|a_swap_d                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.744      ;
; 0.487 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|dffe3a[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.755      ;
; 0.488 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|seccnt[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.757      ;
; 0.490 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state.Idle                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state.Red                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[20]                                                                                                                      ; AllChannels:inst_AllChannels|color_reg0[20]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[19]                                                                                                                      ; AllChannels:inst_AllChannels|color_reg0[19]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[18]                                                                                                                      ; AllChannels:inst_AllChannels|color_reg0[18]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[4]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.416      ; 1.138      ;
; 0.493 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.WaitFrame                                                                                                                              ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|oldtiming                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.496 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.425      ; 1.151      ;
; 0.499 ; CalibrationAndMapping:inst_CalibrationAndMapping|old_rgben                                                                                                                                                                   ; CalibrationAndMapping:inst_CalibrationAndMapping|c_swap_d                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; AllChannels:inst_AllChannels|a_state                                                                                                                                                                                         ; AllChannels:inst_AllChannels|a_wraddr[8]                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.505 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_full      ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_non_empty                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.773      ;
; 0.516 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Idle                                                                                                                                   ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.ReadFIFO                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.783      ;
; 0.524 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.447      ; 1.201      ;
; 0.544 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.447      ; 1.221      ;
; 0.558 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.219      ;
; 0.593 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.254      ;
; 0.596 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[5]                                                                                                                                                   ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                                      ; clk          ; clk         ; 0.000        ; 0.425      ; 1.251      ;
; 0.598 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|gammaout_s[11]                                                                                                                                               ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[11]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|gammaout_s[25]                                                                                                                                               ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[25]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|gammaout_s[20]                                                                                                                                               ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[20]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|gammaout_s[10]                                                                                                                                               ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[10]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.867      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Counter:inst_Counter|dflag                                                            ; Counter:inst_Counter|dflag                                                            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.468 ; AllChannels:inst_AllChannels|color_reg1_ff0[5]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[5]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; AllChannels:inst_AllChannels|color_reg1_ff1[26]                                       ; AllChannels:inst_AllChannels|color_out_d0[26]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; AllChannels:inst_AllChannels|color_reg1_ff1[23]                                       ; AllChannels:inst_AllChannels|color_out_d0[23]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; AllChannels:inst_AllChannels|color_reg1_ff0[21]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[21]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; AllChannels:inst_AllChannels|color_reg0_ff0[20]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[20]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; AllChannels:inst_AllChannels|color_reg1_ff1[5]                                        ; AllChannels:inst_AllChannels|color_out_d0[5]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; AllChannels:inst_AllChannels|color_reg0_ff0[5]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[5]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; AllChannels:inst_AllChannels|color_reg1_ff0[4]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[4]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[18]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[19]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg0_ff0[22]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[22]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg1_ff1[19]                                       ; AllChannels:inst_AllChannels|color_out_d0[19]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg1_ff0[19]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[19]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg0_ff0[15]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[15]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg0_ff0[12]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[12]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg1_ff0[9]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[9]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg1_ff0[8]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[8]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg1_ff0[6]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[6]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg1_ff0[3]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[3]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg1_ff0[2]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[2]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg0_ff0[1]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[1]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; AllChannels:inst_AllChannels|color_reg1_ff0[0]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[0]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[25]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[26]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[24]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[25]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[22]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[23]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[21]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[22]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[15]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[16]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[13]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[14]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[9]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[10]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[6]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[7]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; AllChannels:inst_AllChannels|rclk_d[5]                                                ; AllChannels:inst_AllChannels|rclk_s                                                   ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[26]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[26]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg0_ff0[25]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[25]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[25]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[25]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg0_ff0[23]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[23]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[23]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[23]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[22]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[22]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[20]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[20]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg0_ff0[19]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[19]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[14]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[14]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[12]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[12]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[11]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[11]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg0_ff0[11]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[11]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[10]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[10]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg0_ff0[9]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[9]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff1[7]                                        ; AllChannels:inst_AllChannels|color_out_d0[7]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff0[7]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[7]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|color_reg1_ff1[0]                                        ; AllChannels:inst_AllChannels|color_out_d0[0]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; AllChannels:inst_AllChannels|mux_count[1]                                             ; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[20]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[21]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[19]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[20]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[16]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[17]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[12]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[13]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[11]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[12]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[7]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[8]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[3]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[4]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; AllChannels:inst_AllChannels|rclk_d[4]                                                ; AllChannels:inst_AllChannels|rclk_d[5]                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; AllChannels:inst_AllChannels|rclk_d[3]                                                ; AllChannels:inst_AllChannels|rclk_d[4]                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; AllChannels:inst_AllChannels|rclk_d[2]                                                ; AllChannels:inst_AllChannels|rclk_d[3]                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; AllChannels:inst_AllChannels|color_reg0_ff0[21]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[21]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; AllChannels:inst_AllChannels|color_reg0_ff0[18]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[18]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; AllChannels:inst_AllChannels|color_out_d0[17]                                         ; AllChannels:inst_AllChannels|color_out_d1[17]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; AllChannels:inst_AllChannels|color_reg1_ff0[17]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[17]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; AllChannels:inst_AllChannels|color_reg0_ff0[3]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[3]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.741      ;
; 0.472 ; AllChannels:inst_AllChannels|color_reg0_ff0[2]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[2]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[0] ; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; AllChannels:inst_AllChannels|c_state_ff[1]                                            ; AllChannels:inst_AllChannels|c_state_n                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; AllChannels:inst_AllChannels|c_state_ff[0]                                            ; AllChannels:inst_AllChannels|c_state_ff[1]                                            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; AllChannels:inst_AllChannels|color_reg1_ff0[15]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[15]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; AllChannels:inst_AllChannels|color_reg0_ff0[13]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[13]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; AllChannels:inst_AllChannels|color_reg0_ff0[7]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[7]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.484 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[0]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[1]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.488 ; Counter:inst_Counter|count_s[3]                                                       ; AllChannels:inst_AllChannels|mux_count[0]                                             ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.755      ;
; 0.597 ; AllChannels:inst_AllChannels|color_reg0_ff1[5]                                        ; AllChannels:inst_AllChannels|color_out_d0[5]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; AllChannels:inst_AllChannels|color_reg0_ff1[21]                                       ; AllChannels:inst_AllChannels|color_out_d0[21]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; AllChannels:inst_AllChannels|color_reg0_ff1[15]                                       ; AllChannels:inst_AllChannels|color_out_d0[15]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; AllChannels:inst_AllChannels|color_reg0_ff1[10]                                       ; AllChannels:inst_AllChannels|color_out_d0[10]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; AllChannels:inst_AllChannels|color_reg0_ff1[8]                                        ; AllChannels:inst_AllChannels|color_out_d0[8]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; AllChannels:inst_AllChannels|color_reg0_ff1[6]                                        ; AllChannels:inst_AllChannels|color_out_d0[6]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; AllChannels:inst_AllChannels|color_reg0_ff1[4]                                        ; AllChannels:inst_AllChannels|color_out_d0[4]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; AllChannels:inst_AllChannels|color_reg0_ff1[2]                                        ; AllChannels:inst_AllChannels|color_out_d0[2]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; AllChannels:inst_AllChannels|color_reg0_ff1[23]                                       ; AllChannels:inst_AllChannels|color_out_d0[23]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; AllChannels:inst_AllChannels|color_reg0_ff1[24]                                       ; AllChannels:inst_AllChannels|color_out_d0[24]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; AllChannels:inst_AllChannels|color_reg0_ff1[22]                                       ; AllChannels:inst_AllChannels|color_out_d0[22]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; AllChannels:inst_AllChannels|color_reg0_ff1[12]                                       ; AllChannels:inst_AllChannels|color_out_d0[12]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; AllChannels:inst_AllChannels|color_reg0_ff1[9]                                        ; AllChannels:inst_AllChannels|color_out_d0[9]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[7]         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|mux_pulse            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; AllChannels:inst_AllChannels|color_reg0_ff1[26]                                       ; AllChannels:inst_AllChannels|color_out_d0[26]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; AllChannels:inst_AllChannels|c_state_n                                                ; AllChannels:inst_AllChannels|color_out_d0[17]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; AllChannels:inst_AllChannels|color_reg0_ff1[11]                                       ; AllChannels:inst_AllChannels|color_out_d0[11]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; AllChannels:inst_AllChannels|color_reg0_ff1[3]                                        ; AllChannels:inst_AllChannels|color_out_d0[3]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.869      ;
; 0.600 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[7]         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|mux_pulse            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; AllChannels:inst_AllChannels|color_reg0_ff1[19]                                       ; AllChannels:inst_AllChannels|color_out_d0[19]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; AllChannels:inst_AllChannels|color_reg0_ff1[0]                                        ; AllChannels:inst_AllChannels|color_out_d0[0]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; AllChannels:inst_AllChannels|color_reg0_ff1[18]                                       ; AllChannels:inst_AllChannels|color_out_d0[18]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; AllChannels:inst_AllChannels|color_reg0_ff1[13]                                       ; AllChannels:inst_AllChannels|color_out_d0[13]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; AllChannels:inst_AllChannels|color_reg0_ff1[7]                                        ; AllChannels:inst_AllChannels|color_out_d0[7]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 68.413 ns




+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; clk                                                          ; 16.048 ; 0.000         ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 20.979 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; clk                                                          ; 0.146 ; 0.000         ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; clk                                                          ; 9.370  ; 0.000         ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 11.945 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.048 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.182     ; 3.757      ;
; 16.106 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.182     ; 3.699      ;
; 16.171 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[3]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.183     ; 3.633      ;
; 16.171 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[7]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.183     ; 3.633      ;
; 16.171 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[0]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.183     ; 3.633      ;
; 16.171 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[1]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.183     ; 3.633      ;
; 16.171 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[2]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.183     ; 3.633      ;
; 16.171 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[4]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.183     ; 3.633      ;
; 16.171 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[5]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.183     ; 3.633      ;
; 16.171 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[6]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.183     ; 3.633      ;
; 16.338 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.181     ; 3.468      ;
; 16.339 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.181     ; 3.467      ;
; 16.340 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.181     ; 3.466      ;
; 16.340 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.181     ; 3.466      ;
; 16.348 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.181     ; 3.458      ;
; 16.359 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.181     ; 3.447      ;
; 16.399 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[2]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.190     ; 3.398      ;
; 16.400 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[3]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.190     ; 3.397      ;
; 16.411 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[4]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.190     ; 3.386      ;
; 16.416 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[6]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.190     ; 3.381      ;
; 16.424 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.182     ; 3.381      ;
; 16.425 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.182     ; 3.380      ;
; 16.425 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.182     ; 3.380      ;
; 16.430 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.182     ; 3.375      ;
; 16.432 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.182     ; 3.373      ;
; 16.434 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.182     ; 3.371      ;
; 16.439 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.182     ; 3.366      ;
; 16.439 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.183     ; 3.365      ;
; 16.441 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.183     ; 3.363      ;
; 16.442 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.183     ; 3.362      ;
; 16.443 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.183     ; 3.361      ;
; 16.445 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.183     ; 3.359      ;
; 16.446 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.182     ; 3.359      ;
; 16.448 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_en_s                                                                                                                                                                                ; clk          ; clk         ; 20.000       ; -0.182     ; 3.357      ;
; 16.450 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.183     ; 3.354      ;
; 16.453 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.182     ; 3.352      ;
; 16.456 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.183     ; 3.348      ;
; 16.457 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.182     ; 3.348      ;
; 16.458 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.182     ; 3.347      ;
; 16.458 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]                                                                                                                                                                          ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Init                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.027     ; 3.502      ;
; 16.497 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[1]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.190     ; 3.300      ;
; 16.502 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[5]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.190     ; 3.295      ;
; 16.505 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[0]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.190     ; 3.292      ;
; 16.522 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.177     ; 3.288      ;
; 16.580 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.177     ; 3.230      ;
; 16.587 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATIdle                                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.182     ; 3.218      ;
; 16.621 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.190     ; 3.176      ;
; 16.621 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[1]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.190     ; 3.176      ;
; 16.621 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[2]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.190     ; 3.176      ;
; 16.621 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[3]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.190     ; 3.176      ;
; 16.621 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[4]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.190     ; 3.176      ;
; 16.621 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[5]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.190     ; 3.176      ;
; 16.621 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[6]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.190     ; 3.176      ;
; 16.621 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[7]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.190     ; 3.176      ;
; 16.645 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[3]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.178     ; 3.164      ;
; 16.645 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[7]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.178     ; 3.164      ;
; 16.645 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[0]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.178     ; 3.164      ;
; 16.645 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[1]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.178     ; 3.164      ;
; 16.645 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[2]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.178     ; 3.164      ;
; 16.645 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[4]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.178     ; 3.164      ;
; 16.645 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[5]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.178     ; 3.164      ;
; 16.645 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|byteCount[6]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.178     ; 3.164      ;
; 16.697 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[1]                                                                                                                                                                          ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Init                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.027     ; 3.263      ;
; 16.742 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]                                                                                                                                                                          ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Idle                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.047     ; 3.198      ;
; 16.770 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[3]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.189     ; 3.028      ;
; 16.775 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[7]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.189     ; 3.023      ;
; 16.799 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[2]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.189     ; 2.999      ;
; 16.800 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[0]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.189     ; 2.998      ;
; 16.801 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[4]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.189     ; 2.997      ;
; 16.803 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~portb_address_reg0  ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[6]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.189     ; 2.995      ;
; 16.812 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.176     ; 2.999      ;
; 16.813 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.176     ; 2.998      ;
; 16.814 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.176     ; 2.997      ;
; 16.814 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.176     ; 2.997      ;
; 16.822 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.176     ; 2.989      ;
; 16.831 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]                                                                                                                                                                          ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.ReadFIFO                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.047     ; 3.109      ;
; 16.833 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.176     ; 2.978      ;
; 16.873 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|sclr                                                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a6~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.103      ; 3.239      ;
; 16.873 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[2]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.185     ; 2.929      ;
; 16.874 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[3]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.185     ; 2.928      ;
; 16.876 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[1]                                                                                                                                                                          ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Idle                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.047     ; 3.064      ;
; 16.877 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[2]                                                                                                                                                                          ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Idle                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.047     ; 3.063      ;
; 16.882 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|sclr                                                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.104      ; 3.231      ;
; 16.885 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[4]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.185     ; 2.917      ;
; 16.890 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|sclr                                                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.097      ; 3.216      ;
; 16.890 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_data_s[6]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.185     ; 2.912      ;
; 16.898 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.177     ; 2.912      ;
; 16.899 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.177     ; 2.911      ;
; 16.899 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.177     ; 2.911      ;
; 16.901 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_s[0]                                                                                                                                                                          ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|rdreq                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.047     ; 3.039      ;
; 16.904 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.177     ; 2.906      ;
; 16.906 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|sclr                                                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.105      ; 3.208      ;
; 16.906 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.177     ; 2.904      ;
; 16.908 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.177     ; 2.902      ;
; 16.913 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.177     ; 2.897      ;
; 16.913 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.178     ; 2.896      ;
; 16.915 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.178     ; 2.894      ;
; 16.916 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.178     ; 2.893      ;
; 16.917 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.178     ; 2.892      ;
; 16.919 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a15~portb_address_reg0 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.178     ; 2.890      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                                                        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 20.979 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 3.231      ;
; 20.983 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 3.227      ;
; 20.991 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 3.217      ;
; 20.995 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 3.213      ;
; 20.997 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 3.219      ;
; 21.001 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 3.215      ;
; 21.047 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 3.163      ;
; 21.051 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 3.159      ;
; 21.055 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.202     ; 3.148      ;
; 21.059 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.202     ; 3.144      ;
; 21.059 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 3.149      ;
; 21.063 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 3.145      ;
; 21.065 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 3.151      ;
; 21.069 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 3.147      ;
; 21.115 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 3.095      ;
; 21.119 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:17:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 3.091      ;
; 21.123 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.202     ; 3.080      ;
; 21.127 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 3.088      ;
; 21.127 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.202     ; 3.076      ;
; 21.127 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 3.081      ;
; 21.130 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|s_phase[4]    ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.187     ; 3.088      ;
; 21.131 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 3.084      ;
; 21.131 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 3.077      ;
; 21.133 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 3.083      ;
; 21.137 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:11:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 3.079      ;
; 21.142 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 3.073      ;
; 21.146 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.199     ; 3.060      ;
; 21.146 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 3.069      ;
; 21.150 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.199     ; 3.056      ;
; 21.156 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:0:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.192     ; 3.057      ;
; 21.158 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.171     ; 3.076      ;
; 21.159 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.199     ; 3.047      ;
; 21.160 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.184     ; 3.061      ;
; 21.162 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.171     ; 3.072      ;
; 21.163 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.199     ; 3.043      ;
; 21.164 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.184     ; 3.057      ;
; 21.173 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.191     ; 3.041      ;
; 21.177 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.191     ; 3.037      ;
; 21.186 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a6~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.198     ; 3.021      ;
; 21.191 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.202     ; 3.012      ;
; 21.195 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 3.020      ;
; 21.195 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.202     ; 3.008      ;
; 21.199 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[4]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 3.016      ;
; 21.204 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 3.004      ;
; 21.206 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a6~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 3.004      ;
; 21.208 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 3.000      ;
; 21.209 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 3.001      ;
; 21.210 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 2.998      ;
; 21.210 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 3.005      ;
; 21.213 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 2.997      ;
; 21.214 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 2.994      ;
; 21.214 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a4~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.199     ; 2.992      ;
; 21.214 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 3.001      ;
; 21.222 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 2.994      ;
; 21.223 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.194     ; 2.988      ;
; 21.226 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 2.990      ;
; 21.226 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.171     ; 3.008      ;
; 21.227 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.194     ; 2.984      ;
; 21.227 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.199     ; 2.979      ;
; 21.228 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.184     ; 2.993      ;
; 21.228 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.170     ; 3.007      ;
; 21.230 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.171     ; 3.004      ;
; 21.231 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[4]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.199     ; 2.975      ;
; 21.232 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.184     ; 2.989      ;
; 21.232 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.170     ; 3.003      ;
; 21.241 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.191     ; 2.973      ;
; 21.244 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.183     ; 2.978      ;
; 21.245 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:20:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.191     ; 2.969      ;
; 21.248 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:1:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.183     ; 2.974      ;
; 21.254 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.202     ; 2.949      ;
; 21.254 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 2.954      ;
; 21.258 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:21:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.202     ; 2.945      ;
; 21.258 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:19:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 2.950      ;
; 21.263 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[3]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 2.952      ;
; 21.267 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:8:MuxPhase_inst|end_count[2]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 2.948      ;
; 21.268 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.193     ; 2.944      ;
; 21.272 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|end_count[6] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.193     ; 2.940      ;
; 21.272 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 2.936      ;
; 21.276 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:24:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 2.932      ;
; 21.277 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 2.933      ;
; 21.278 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 2.930      ;
; 21.278 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 2.937      ;
; 21.281 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a0~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[4]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.195     ; 2.929      ;
; 21.282 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:30:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.197     ; 2.926      ;
; 21.282 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:22:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.190     ; 2.933      ;
; 21.290 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 2.926      ;
; 21.291 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[5] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.194     ; 2.920      ;
; 21.291 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.182     ; 2.932      ;
; 21.294 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[4]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.189     ; 2.922      ;
; 21.294 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.171     ; 2.940      ;
; 21.295 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[4] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.194     ; 2.916      ;
; 21.295 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[3]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.199     ; 2.911      ;
; 21.295 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:6:MuxPhase_inst|end_count[6]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.182     ; 2.928      ;
; 21.296 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.184     ; 2.925      ;
; 21.296 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a0~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.192     ; 2.917      ;
; 21.296 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a2~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[5]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.170     ; 2.939      ;
; 21.299 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[2]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.199     ; 2.907      ;
; 21.299 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a1~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[7] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.192     ; 2.914      ;
; 21.299 ; AllChannels:inst_AllChannels|AmplitudeRAM:AmplitudeRAM_inst|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ram_block1a4~portb_address_reg0 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:2:MuxPhase_inst|end_count[7]  ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.191     ; 2.915      ;
; 21.300 ; AllChannels:inst_AllChannels|PhaseRAM:PhaseRAM_inst|altsyncram:altsyncram_component|altsyncram_77p3:auto_generated|ram_block1a1~portb_address_reg0         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:18:MuxPhase_inst|end_count[2] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 24.418       ; -0.184     ; 2.921      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; ParallelReceiver:inst_ParallelReceiver|tg_do_s[7]                                                                                                                                                                            ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.478      ;
; 0.146 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.488      ;
; 0.154 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[7]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.218      ; 0.476      ;
; 0.158 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[5]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.218      ; 0.480      ;
; 0.160 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[0]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.218      ; 0.482      ;
; 0.165 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[3]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.218      ; 0.487      ;
; 0.167 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[2]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.218      ; 0.489      ;
; 0.167 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|dffe3a[0]                                                                                                                                  ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.226      ; 0.497      ;
; 0.169 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[1]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.218      ; 0.491      ;
; 0.169 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10] ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.511      ;
; 0.170 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.512      ;
; 0.172 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[6]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.218      ; 0.494      ;
; 0.185 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.226      ; 0.515      ;
; 0.186 ; ParallelReceiver:inst_ParallelReceiver|rd_n_s                                                                                                                                                                                ; ParallelReceiver:inst_ParallelReceiver|rd_n_s                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[8]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[0]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[16]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[9]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[1]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[17]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[2]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[10]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[18]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[3]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[11]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[19]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[12]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[4]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[20]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[5]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[13]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[21]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[6]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[14]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[22]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[15]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                                                                                                                                                    ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[7]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgb_data_s[23]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                                                                                                                                                          ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|rgbFlag                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_full      ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_full                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|byte_in_s                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|byte_in_s                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadAmplitudes                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadAmplitudes                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases                                                                                                                                       ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATReadPhases                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATIdle                                                                                                                                             ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|GSPATstate.GSPATIdle                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[7]                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ParallelReceiver:inst_ParallelReceiver|tg_rd_s                                                                                                                                                                               ; ParallelReceiver:inst_ParallelReceiver|tg_rd_s                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ParallelReceiver:inst_ParallelReceiver|rd_state[1]                                                                                                                                                                           ; ParallelReceiver:inst_ParallelReceiver|rd_state[1]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|seccnt[0]                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|seccnt[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|rdreq                                                                                                                                            ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|rdreq                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.WaitFrame                                                                                                                              ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.WaitFrame                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|oldtiming                                                                                                                                        ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|oldtiming                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[0]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[0]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[1]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[1]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[2]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[2]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[3]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[3]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[4]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[4]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[5]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[5]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[6]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[6]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[7]                                                                                                                                                   ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|divider_reg[7]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|address[4]                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|GammaCorrectionLUT:inst_GammaCorrectionLUT|altsyncram:altsyncram_component|altsyncram_14s3:auto_generated|ram_block1a0~porta_address_reg0                                         ; clk          ; clk         ; 0.000        ; 0.218      ; 0.511      ;
; 0.192 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[19]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[19]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[12]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[12]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[6]                                                                                                                       ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[6]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[22]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[22]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[15]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[15]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[11]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[11]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[1]                                                                                                                       ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[1]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[0]                                                                                                                       ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[0]                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ParallelReceiver:inst_ParallelReceiver|rd_state[0]                                                                                                                                                                           ; ParallelReceiver:inst_ParallelReceiver|rd_state[0]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[26]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[26]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[16]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[16]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[13]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[13]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[23]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[23]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_d[10]                                                                                                                      ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[10]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.316      ;
; 0.205 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[19]                                                                                                                      ; AllChannels:inst_AllChannels|color_reg0[19]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[20]                                                                                                                      ; AllChannels:inst_AllChannels|color_reg0[20]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; CalibrationAndMapping:inst_CalibrationAndMapping|PhaseCalibration:inst_PhaseCalibration|color_out_s[18]                                                                                                                      ; AllChannels:inst_AllChannels|color_reg0[18]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; CalibrationAndMapping:inst_CalibrationAndMapping|old_rgben                                                                                                                                                                   ; CalibrationAndMapping:inst_CalibrationAndMapping|c_swap_d                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; AllChannels:inst_AllChannels|a_state                                                                                                                                                                                         ; AllChannels:inst_AllChannels|a_wraddr[8]                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.552      ;
; 0.212 ; CalibrationAndMapping:inst_CalibrationAndMapping|old_rgben                                                                                                                                                                   ; CalibrationAndMapping:inst_CalibrationAndMapping|a_swap_d                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_full      ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_mcf:fifo_state|b_non_empty                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.215 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|seccnt[0]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.336      ;
; 0.216 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.558      ;
; 0.216 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[4]                                                                                                                                                   ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                                      ; clk          ; clk         ; 0.000        ; 0.220      ; 0.540      ;
; 0.217 ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                          ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|dffe3a[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.WaitFrame                                                                                                                              ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|oldtiming                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state.Idle                                                                                                                                                   ; Distribute:inst_Distribute|GammaCorrection:inst_GammaCorrection|state.Red                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.340      ;
; 0.219 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Idle                                                                                                                                   ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.ReadFIFO                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.555      ;
; 0.221 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[5]                                                                                                                                                   ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                                      ; clk          ; clk         ; 0.000        ; 0.220      ; 0.545      ;
; 0.222 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|ReadState.Start                                                                                                                                  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|q_init[7]                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.343      ;
; 0.227 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[2]                                                                                                                                                   ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                                      ; clk          ; clk         ; 0.000        ; 0.220      ; 0.551      ;
; 0.230 ; Distribute:inst_Distribute|CommandReader:inst_CommandReader|t_address_s[1]                                                                                                                                                   ; Counter:inst_Counter|altshift_taps:timing_ff1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                                      ; clk          ; clk         ; 0.000        ; 0.220      ; 0.554      ;
; 0.237 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.572      ;
; 0.243 ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]  ; Distribute:inst_Distribute|FrameBufferController:inst_FrameBufferController|FrameBufferFIFO:inst_FrameBufferFIFO|scfifo:scfifo_component|scfifo_n941:auto_generated|a_dpfifo_a141:dpfifo|altsyncram_8um1:FIFOram|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.585      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; Counter:inst_Counter|dflag                                                            ; Counter:inst_Counter|dflag                                                            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; AllChannels:inst_AllChannels|color_reg1_ff1[26]                                       ; AllChannels:inst_AllChannels|color_out_d0[26]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; AllChannels:inst_AllChannels|color_reg1_ff1[23]                                       ; AllChannels:inst_AllChannels|color_out_d0[23]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; AllChannels:inst_AllChannels|color_reg1_ff0[21]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[21]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; AllChannels:inst_AllChannels|color_reg1_ff0[5]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[5]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[18]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[19]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg0_ff0[22]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[22]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg0_ff0[15]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[15]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg1_ff0[9]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[9]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg1_ff0[8]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[8]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg1_ff0[6]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[6]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg1_ff1[5]                                        ; AllChannels:inst_AllChannels|color_out_d0[5]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg0_ff0[5]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[5]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg1_ff0[4]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[4]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg0_ff0[1]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[1]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; AllChannels:inst_AllChannels|color_reg1_ff0[0]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[0]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|mux_count[1]                                             ; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[3] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[25]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[26]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[24]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[25]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[22]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[23]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[21]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[22]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[15]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[16]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[9]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[10]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[6]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[7]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|rclk_d[5]                                                ; AllChannels:inst_AllChannels|rclk_s                                                   ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg0_ff0[25]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[25]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[25]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[25]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg0_ff0[23]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[23]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[23]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[23]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[22]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[22]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg0_ff0[20]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[20]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff1[19]                                       ; AllChannels:inst_AllChannels|color_out_d0[19]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[19]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[19]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[14]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[14]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[12]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[12]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg0_ff0[12]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[12]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[11]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[11]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg0_ff0[11]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[11]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[10]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[10]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff1[7]                                        ; AllChannels:inst_AllChannels|color_out_d0[7]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[7]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[7]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[3]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[3]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff0[2]                                        ; AllChannels:inst_AllChannels|color_reg1_ff1[2]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; AllChannels:inst_AllChannels|color_reg1_ff1[0]                                        ; AllChannels:inst_AllChannels|color_out_d0[0]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[20]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[21]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[19]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[20]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[13]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[14]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[12]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[13]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[11]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[12]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[7]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[8]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[3]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[4]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; AllChannels:inst_AllChannels|rclk_d[4]                                                ; AllChannels:inst_AllChannels|rclk_d[5]                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; AllChannels:inst_AllChannels|rclk_d[3]                                                ; AllChannels:inst_AllChannels|rclk_d[4]                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; AllChannels:inst_AllChannels|color_reg1_ff0[26]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[26]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; AllChannels:inst_AllChannels|color_reg0_ff0[21]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[21]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; AllChannels:inst_AllChannels|color_reg1_ff0[20]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[20]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; AllChannels:inst_AllChannels|color_reg0_ff0[19]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[19]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; AllChannels:inst_AllChannels|color_reg0_ff0[18]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[18]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; AllChannels:inst_AllChannels|color_reg1_ff0[17]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[17]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; AllChannels:inst_AllChannels|color_reg0_ff0[9]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[9]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d0[0] ; AllChannels:inst_AllChannels|PulseWidthModulator:PulseWidthModulator_inst|count_d1[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; AllChannels:inst_AllChannels|c_state_ff[1]                                            ; AllChannels:inst_AllChannels|c_state_n                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; AllChannels:inst_AllChannels|c_state_ff[0]                                            ; AllChannels:inst_AllChannels|c_state_ff[1]                                            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[16]                                ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[17]                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; AllChannels:inst_AllChannels|rclk_d[2]                                                ; AllChannels:inst_AllChannels|rclk_d[3]                                                ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; AllChannels:inst_AllChannels|color_out_d0[17]                                         ; AllChannels:inst_AllChannels|color_out_d1[17]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; AllChannels:inst_AllChannels|color_reg1_ff0[15]                                       ; AllChannels:inst_AllChannels|color_reg1_ff1[15]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; AllChannels:inst_AllChannels|color_reg0_ff0[13]                                       ; AllChannels:inst_AllChannels|color_reg0_ff1[13]                                       ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; AllChannels:inst_AllChannels|color_reg0_ff0[7]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[7]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; AllChannels:inst_AllChannels|color_reg0_ff0[3]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[3]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; AllChannels:inst_AllChannels|color_reg0_ff0[2]                                        ; AllChannels:inst_AllChannels|color_reg0_ff1[2]                                        ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.202 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[0]                                 ; Counter:inst_Counter|RSSFilter:inst_RSSFilter|data[1]                                 ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; Counter:inst_Counter|count_s[3]                                                       ; AllChannels:inst_AllChannels|mux_count[0]                                             ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.252 ; AllChannels:inst_AllChannels|color_reg0_ff1[21]                                       ; AllChannels:inst_AllChannels|color_out_d0[21]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; AllChannels:inst_AllChannels|color_reg0_ff1[15]                                       ; AllChannels:inst_AllChannels|color_out_d0[15]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; AllChannels:inst_AllChannels|color_reg0_ff1[10]                                       ; AllChannels:inst_AllChannels|color_out_d0[10]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; AllChannels:inst_AllChannels|color_reg0_ff1[6]                                        ; AllChannels:inst_AllChannels|color_out_d0[6]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; AllChannels:inst_AllChannels|color_reg0_ff1[23]                                       ; AllChannels:inst_AllChannels|color_out_d0[23]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; AllChannels:inst_AllChannels|color_reg0_ff1[5]                                        ; AllChannels:inst_AllChannels|color_out_d0[5]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:15:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; AllChannels:inst_AllChannels|color_reg0_ff1[24]                                       ; AllChannels:inst_AllChannels|color_out_d0[24]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; AllChannels:inst_AllChannels|color_reg0_ff1[22]                                       ; AllChannels:inst_AllChannels|color_out_d0[22]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; AllChannels:inst_AllChannels|color_reg0_ff1[12]                                       ; AllChannels:inst_AllChannels|color_out_d0[12]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; AllChannels:inst_AllChannels|color_reg0_ff1[9]                                        ; AllChannels:inst_AllChannels|color_out_d0[9]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; AllChannels:inst_AllChannels|color_reg0_ff1[8]                                        ; AllChannels:inst_AllChannels|color_out_d0[8]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; AllChannels:inst_AllChannels|color_reg0_ff1[2]                                        ; AllChannels:inst_AllChannels|color_out_d0[2]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:13:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|end_count[7]         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:3:MuxPhase_inst|mux_pulse            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; AllChannels:inst_AllChannels|color_reg0_ff1[26]                                       ; AllChannels:inst_AllChannels|color_out_d0[26]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; AllChannels:inst_AllChannels|color_reg0_ff1[11]                                       ; AllChannels:inst_AllChannels|color_out_d0[11]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; AllChannels:inst_AllChannels|color_reg0_ff1[4]                                        ; AllChannels:inst_AllChannels|color_out_d0[4]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|end_count[7]         ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:7:MuxPhase_inst|mux_pulse            ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; AllChannels:inst_AllChannels|color_reg0_ff1[0]                                        ; AllChannels:inst_AllChannels|color_out_d0[0]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:28:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|end_count[7]        ; AllChannels:inst_AllChannels|MuxPhase:\MuxPhases:23:MuxPhase_inst|mux_pulse           ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; AllChannels:inst_AllChannels|color_reg0_ff1[18]                                       ; AllChannels:inst_AllChannels|color_out_d0[18]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; AllChannels:inst_AllChannels|color_reg0_ff1[13]                                       ; AllChannels:inst_AllChannels|color_out_d0[13]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; AllChannels:inst_AllChannels|color_reg0_ff1[3]                                        ; AllChannels:inst_AllChannels|color_out_d0[3]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; AllChannels:inst_AllChannels|color_reg0_ff1[19]                                       ; AllChannels:inst_AllChannels|color_out_d0[19]                                         ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; AllChannels:inst_AllChannels|color_reg0_ff1[7]                                        ; AllChannels:inst_AllChannels|color_out_d0[7]                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 70.937 ns




+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; 10.479 ; 0.146 ; N/A      ; N/A     ; 9.370               ;
;  clk                                                          ; 10.479 ; 0.146 ; N/A      ; N/A     ; 9.370               ;
;  inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 16.209 ; 0.187 ; N/A      ; N/A     ; 11.925              ;
; Design-wide TNS                                               ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SYNC_REF      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RD_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[28]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[29]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[30]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[31]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ILLUMI[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ILLUMI[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ILLUMI[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RCLK[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RCLK[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RCLK[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RCLK[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_TOG        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SYNC_MAIN     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_DATA[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_DATA[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_DATA[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_DATA[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_DATA[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_DATA[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_DATA[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_DATA[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SYNC_MAIN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RXF_N                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MS_SELECT               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SYNC_REF      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RD_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DATA[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DATA[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DATA[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DATA[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DATA[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ILLUMI[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ILLUMI[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ILLUMI[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; RCLK[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SCLK[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SCLK[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SCLK[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SCLK[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VS_TOG        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SYNC_MAIN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; USB_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SYNC_REF      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RD_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DATA[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DATA[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DATA[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DATA[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DATA[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ILLUMI[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ILLUMI[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ILLUMI[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SCLK[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SCLK[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SCLK[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SCLK[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VS_TOG        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SYNC_MAIN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SYNC_REF      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RD_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DATA[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DATA[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DATA[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ILLUMI[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ILLUMI[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ILLUMI[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; RCLK[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCLK[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SCLK[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SCLK[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SCLK[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VS_TOG        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SYNC_MAIN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------+----------+
; clk                                                          ; clk                                                          ; 6384       ; 0        ; 0        ; 0        ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; clk                                                          ; false path ; 0        ; 0        ; 0        ;
; clk                                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 4091       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------+----------+
; clk                                                          ; clk                                                          ; 6384       ; 0        ; 0        ; 0        ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; clk                                                          ; false path ; 0        ; 0        ; 0        ;
; clk                                                          ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; 4091       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 81    ; 81   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                  ;
+--------------------------------------------------------------+--------------------------------------------------------------+-----------+-------------+
; Target                                                       ; Clock                                                        ; Type      ; Status      ;
+--------------------------------------------------------------+--------------------------------------------------------------+-----------+-------------+
; CLK                                                          ; clk                                                          ; Base      ; Constrained ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inst_Masterclock|altpll_component|auto_generated|pll1|clk[1] ; inst_Masterclock|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+--------------------------------------------------------------+--------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; MS_SELECT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXF_N       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYNC_MAIN   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DATA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ILLUMI[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ILLUMI[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ILLUMI[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RCLK[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RCLK[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RCLK[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RCLK[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RD_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYNC_MAIN   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYNC_REF    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; MS_SELECT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXF_N       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYNC_MAIN   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_DATA[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DATA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ILLUMI[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ILLUMI[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ILLUMI[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RCLK[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RCLK[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RCLK[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RCLK[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RD_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYNC_MAIN   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYNC_REF    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jul 28 12:33:42 2022
Info: Command: quartus_sta AcoustophoreticBoard -c AcoustophoreticBoard
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_Masterclock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 105 -multiply_by 86 -duty_cycle 50.00 -name {inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]} {inst_Masterclock|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_Masterclock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 105 -multiply_by 86 -duty_cycle 50.00 -name {inst_Masterclock|altpll_component|auto_generated|pll1|clk[1]} {inst_Masterclock|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.479               0.000 clk 
    Info (332119):    16.209               0.000 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 clk 
    Info (332119):     0.454               0.000 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.657               0.000 clk 
    Info (332119):    11.925               0.000 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 68.133 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.092               0.000 clk 
    Info (332119):    16.839               0.000 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 clk 
    Info (332119):     0.402               0.000 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.665               0.000 clk 
    Info (332119):    11.926               0.000 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 68.413 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.048               0.000 clk 
    Info (332119):    20.979               0.000 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 clk 
    Info (332119):     0.187               0.000 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.370               0.000 clk 
    Info (332119):    11.945               0.000 inst_Masterclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 70.937 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4915 megabytes
    Info: Processing ended: Thu Jul 28 12:33:46 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


