# PDF Content

## Page 1

### Images and Figures

**Figure 1**: PNG image (Position: 94, 469, Size: 68Ã—67)

*Image appears to be graphical/diagram without readable text*

**Figure 2**: PNG image (Position: 160, 469, Size: 68Ã—68)

*Image content (OCR):*
```
ok Cacho ee ```

**Figure 3**: JPEG image (Position: 226, 469, Size: 68Ã—68)

*Image content (OCR):* ```
OFAC weary ```

**Figure 4**: PNG image (Position: 293, 469, Size: 68Ã—68)

*Image content (OCR):* ```
roe Death hy oy it" ```

**Figure 5**: PNG image (Position: 359, 469, Size: 68Ã—68)

*Image content (OCR):* ```
HRS Cre aeeeane ```

**Figure 6**: PNG image (Position: 426, 468, Size: 68Ã—68)

*Image content (OCR):* ```
r =i nd ES Bey ina a Ae ```

**Figure 7**: PNG image (Position: 495, 468, Size: 68Ã—68)

*Image content (OCR):* ```
ERE a big OF Tara ```

EE2026 Digital Design

LOGIC GATES Massimo ALIOTO Dept of Electrical and Computer Engineering Email: massimo.alioto@nus.edu.sg

### Explore

### Follow

### Discover

more

Whatâ€™s happening

Stay tuned

Be connected

### Communicate

Get to know the latest silicon system breakthroughs from our labs in 1-minute video demos

## Page 2

EE2026 Digital Design Prof. Massimo Alioto

### Outline

â€¢ Logic gate introduction â—¦ AND/NAND, OR/NOR, NOT/buffer, XOR/XNOR â€¢ Levels of abstraction: Boolean function, truth table, graphical, Verilog â€¢ Implementation of Boolean function using gates â€¢ Design simplification via algebraic manipulations â€¢ Positive and negative logic â€¢ Implementation of Boolean function with gate-level netlist

### Page 2

## Page 3

### Images and Figures

**Figure 8**: PNG image (Position: 281, 381, Size: 77Ã—37)

*Image too small for text extraction*

**Figure 9**: PNG image (Position: 557, 381, Size: 93Ã—38)

*Image too small for text extraction*

EE2026 Digital Design Prof. Massimo Alioto

Introduction to Logic Gates

â€¢ Logic gates are digital circuits implementing fundamental Boolean operators or some simple combination of them â—¦ Abstraction: actually made up of transistors (not shown here), closer to physical implementation of digital systems

### Page 3

logic gate

symbol function ( F ) logic gate

symbol function ( F )

AND ğ´ğ´ È‰ ğµğµ NAND ğ´ğ´ È‰ ğµğµ

## OR ğ´ğ´+ ğµğµ NOR ğ´ğ´+ ğµğµ

NOT Ì…ğ´ğ´ Buffer ğ´ğ´

## A B F

## A B F A B F

## A B F

### Table 1

| logic
gate | symbol | function (F) | logic
gate | symbol | function (F) |
| --- | --- | --- | --- | --- | --- |
| AND | A
F
B | ğ´ğ´ È‰ ğµğµ | NAND | A
F
B | ğ´ğ´ È‰ ğµğµ |
| OR | A
F
B | ğ´ğ´ + ğµğµ | NOR | A
F
B | ğ´ğ´ + ğµğµ |
| NOT |  | Ì…
ğ´ğ´ | Buffer |  | ğ´ğ´ |

## Page 4

### Images and Figures

**Figure 10**: PNG image (Position: 92, 196, Size: 91Ã—45)

*Image appears to be graphical/diagram without readable text*

EE2026 Digital Design Prof. Massimo Alioto

AND and NAND Gates

### Page 4

## AND

â€¢ F is 1 only when both A and B are 1

A B ğ‘¨ğ‘¨ È‰ ğ‘©ğ‘© ğ‘¨ğ‘¨ È‰ ğ‘©ğ‘©

### 0 0 0 1

### 1 0 0 1

### 0 1 0 1

### 1 1 1 0
 `ğ‘­ğ‘­ = ğ‘¨ğ‘¨ È‰ ğ‘©ğ‘© A B F`
 `ğ‘­ğ‘­ = ğ‘¨ğ‘¨ È‰ ğ‘©ğ‘© A B F`

## F A B
 `bubble = complement`

module andgate(A, B, F);
 `input A, B; output F; assign F = A & B; endmodule`

NAND â€¢ F is 0 only if both A and B are 1

module nandgate(A, B, F);
 `input A, B; output F; assign F = ~(A & B); endmodule`

Truth table (AND, NAND)

### Table 2

| A B | ğ‘¨ğ‘¨ È‰ ğ‘©ğ‘© | ğ‘¨ğ‘¨ È‰ ğ‘©ğ‘© |
| --- | --- | --- |
| 0 0
1 0
0 1
1 1 | 0
0
0
1 | 1
1
1
0 |

## Page 5

### Images and Figures

**Figure 11**: PNG image (Position: 187, 210, Size: 51Ã—22)

*Image too small for text extraction*

**Figure 12**: PNG image (Position: 92, 197, Size: 92Ã—45)

*Image content (OCR):* ```
) 3 ```

EE2026 Digital Design Prof. Massimo Alioto

## A B F

module norgate(A, B, F);
 `input A, B; output F; assign F = ~(A | B); endmodule`

module orgate(A, B, F);
 `input A, B; output F; assign F = A | B; endmodule`

## A B ğ‘¨ğ‘¨+ ğ‘©ğ‘© ğ‘¨ğ‘¨+ ğ‘©ğ‘©

### 0 0 0 1

### 1 0 1 0

### 0 1 1 0

### 1 1 1 0

## ğ‘­ğ‘­= ğ‘¨ğ‘¨+ ğ‘©ğ‘© A B F

## ğ‘­ğ‘­= ğ‘¨ğ‘¨+ ğ‘©ğ‘© A B F

OR and NOR Gates

### Page 5

OR

â€¢ F is 1 when either A or B are 1
 `bubble = complement`

NOR â€¢ F is 1 only if both A and B are 0

Truth table (OR, NOR)

### Table 3

| A B | ğ‘¨ğ‘¨ + ğ‘©ğ‘© | ğ‘¨ğ‘¨ + ğ‘©ğ‘© |
| --- | --- | --- |
| 0 0
1 0
0 1
1 1 | 0
1
1
1 | 1
0
0
0 |

### Table 4

## Page 6

### Images and Figures

**Figure 13**: PNG image (Position: 187, 268, Size: 51Ã—22)

*Image too small for text extraction*

EE2026 Digital Design Prof. Massimo Alioto

module xnorgate(A, B, F);
 `input A, B; output F; assign F = ~(A ^ B); endmodule`

module xorgate(A, B, F);
 `input A, B; output F; assign F = A ^ B; endmodule`

## A B ğ‘¨ğ‘¨âŠ•ğ‘©ğ‘© ğ‘¨ğ‘¨âŠ•ğ‘©ğ‘©

### 0 0 0 1

### 1 0 1 0

### 0 1 1 0

### 1 1 0 1

## ğ‘­ğ‘­= ğ‘¨ğ‘¨ğ‘©ğ‘©+ ğ‘¨ğ‘¨ğ‘©ğ‘©= ğ‘¨ğ‘¨âŠ•ğ‘©ğ‘©

XOR and XNOR Gates

### Page 6

â€¢ Logic gate that is not fundamental in Boolean algebra â—¦ But very useful (e.g., arithmetic circuits â€“ see week 4)

## XOR
 `â€¢ F is 1 when either A or B(exclusively) are 1, or equivalently different from each other`

## A B F
 `bubble = complement`
 `Truth Table(XOR, XNOR) A B F`

## ğ‘­ğ‘­= ğ‘¨ğ‘¨+ ğ‘©ğ‘© A B F

F

## A B

## XNOR
 `â€¢ F is 1 when either A or B(exclusively) are 0, or equivalently equal`

### Table 5

| A B | ğ‘¨ğ‘¨ âŠ• ğ‘©ğ‘© | ğ‘¨ğ‘¨ âŠ• ğ‘©ğ‘© |
| --- | --- | --- |
| 0 0
1 0
0 1
1 1 | 0
1
1
0 | 1
0
0
1 |

## Page 7

### Images and Figures

**Figure 14**: PNG image (Position: 87, 236, Size: 238Ã—186)

*Image content (OCR):* ```
we x F y z ```

EE2026 Digital Design Prof. Massimo Alioto

Implementation of Boolean Functions with Logic Gates

### Page 7
 `â€¢ Translate Boolean function into gate-level implementation â—¦ Logic gates as building blocks of any digital system â€¢ Start simple: SOP form â†’ gate-level design â—¦ Example of SOP with constraint: max number of logic gate inputs is 4 (fan-in)`
 `ğ¹ğ¹ğ‘¤ğ‘¤, ğ‘¥ğ‘¥, ğ‘¦ğ‘¦, ğ‘§ğ‘§ = à´¥ğ‘¤ğ‘¤Ì…ğ‘¥ğ‘¥ğ‘§ğ‘§ + à´¥ğ‘¤ğ‘¤ğ‘¥ğ‘¥ ğ‘¥ğ‘¥+ ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤+ ğ‘¥ğ‘¥ğ‘¥ğ‘¥ğ‘¥ğ‘¥`

à´¥ğ‘¤ğ‘¤Ì…ğ‘¥ğ‘¥ğ‘§ğ‘§

à´¥ğ‘¤ğ‘¤ğ‘¥ğ‘¥ ğ‘¥ğ‘¥

ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤

ğ‘¥ğ‘¥ğ‘¦ğ‘¦ğ‘§ğ‘§
 `gate count = 7`
 `if AND5 or more is needed: two-level ANDing(same for OR): x 1 â‹… x 2 â‹… x 3 â‹… x 4 â‹… x 5 â‹… x 6 = (x 1 â‹… x 2 â‹… x 3 â‹… x 4 ) â‹… (x 5 â‹… x 6 ) x 1 x 2 x 3 x 4 x 5 x 6`

module func(w,x,y,z,F);
 `input w, x, y, z; output F; assign F = ~w & ~x & z | ~w & x & z | w & y & z | x & y & z; endmodule`

parentheses (~w & x & z) not needed in SOP, as precedence order is ~, &, ^, |

## Page 8

### Images and Figures

**Figure 15**: PNG image (Position: 64, 147, Size: 310Ã—205)

*Image appears to be graphical/diagram without readable text*

EE2026 Digital Design Prof. Massimo Alioto

module func(a,b,c,d,F);
 `input a, b, c, d; output F; assign F = a & b & ~c | a & b & c | b & c & d | ~a & c & d | a & ~b & ~c & d; endmodule`

Implementation of Boolean Functions with Logic Gates

### Page 8

**â—¦ Another example of SOP with constraint: max number of logic gate inputs is 4**
 `ğ¹ğ¹ğ‘ğ‘, ğ‘ğ‘, ğ‘ğ‘, ğ‘‘ğ‘‘ = ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ ğ‘ğ‘+ ğ‘ğ‘ à´¤ ğ‘ğ‘ ğ‘ğ‘ğ‘‘ğ‘‘`
 `gate count = 11`

## Page 9

EE2026 Digital Design Prof. Massimo Alioto

module func(a,b,c,F);
 `input a, b, c; output F; assign F = (a | b | ~c) & (a | c) & (~a | ~b | c) & (a | ~b | ~c); endmodule`
 `gate count = 8`

a

b

c

F

Implementation of Boolean Functions with Logic Gates

### Page 9

**â—¦ Example of POS with constraint: max number of logic gate inputs is 4**
 `ğ¹ğ¹ğ‘ğ‘, ğ‘ğ‘, ğ‘ğ‘ = (ğ‘ğ‘+ ğ‘ğ‘+ Ì…ğ‘ğ‘)(ğ‘ğ‘+ ğ‘ğ‘)( à´¤ğ‘ğ‘ + à´¤ ğ‘ğ‘ + ğ‘ğ‘)(ğ‘ğ‘+ à´¤ ğ‘ğ‘ + ğ‘ğ‘)`

parentheses needed in POS, as precedence order is ~, &, ^, |

## Page 10

EE2026 Digital Design Prof. Massimo Alioto

â€¢ To reduce the hardware cost, the Boolean function must be simplified before gate-level implementation â—¦ Eliminate redundancies, minimize gate count

### Page 10

â€¢ Simplification can be carried out via â—¦ Algebraic manipulations using postulates and theorems â—¦ Karnaugh maps
 `ğ¹ğ¹ 2 ğ´ğ´, ğµğµ, ğ¶ğ¶ = Ì…ğ´ğ´ğµğµÌ…ğ¶ğ¶+ A à´¤ğµğµ + à´¤ğµğµğ¶ğ¶ + ğ´ğ´ğ´ğ´Ì…ğ¶ğ¶`

terms

literals (variables, complemented or not)

â€¢ Definition of simplified Boolean Function â—¦ It contains a minimal number of terms and literals in each term, such that no other expression with fewer literals and terms will represent the original function
 `ğ¹ğ¹ 2 ğ´ğ´, ğµğµ, ğ¶ğ¶ = ğ´ğ´+ ğµğµ+ ğ¶ğ¶â‹…ğ´ğ´+ à´¤ ğµğµ + Ì…ğ¶ğ¶`

terms

literals

### Boolean Function Simplification

## Page 11

### Images and Figures

**Figure 16**: PNG image (Position: 216, 275, Size: 252Ã—137)

*Image content (OCR):* ```
a b Â¢ F d- ```

**Figure 17**: PNG image (Position: 567, 314, Size: 115Ã—59)

*Image content (OCR):* ```
a F c ```

EE2026 Digital Design Prof. Massimo Alioto

Boolean Function Simplification using Algebraic Manipulations

**â—¦ Example: SOP**

### Page 11

## (ğ´ğ´+ Ì…ğ´ğ´= 1)

## (ğ´ğ´+ Ì…ğ´ğ´= 1)

Before simplification
 `gate count = 8`

After simplification
 `gate count = 3`

(62.5% reduction!)
 `= à´¤ğ‘ğ‘Ì…ğ‘ğ‘ = à´¤ğ‘ğ‘Ì…ğ‘ğ‘ à´¤ ğ‘ğ‘ + ğ‘ğ‘ = à´¤ğ‘ğ‘ à´¤ ğ‘ğ‘Ì…ğ‘ğ‘ + à´¤ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘ Ì…ğ‘‘ğ‘‘+ ğ‘‘ğ‘‘ ğ¹ğ¹ğ‘ğ‘, ğ‘ğ‘, ğ‘ğ‘, ğ‘‘ğ‘‘ = à´¤ğ‘ğ‘ à´¤ ğ‘ğ‘Ì…ğ‘ğ‘ + à´¤ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘ Ì… ğ‘‘ğ‘‘ + à´¤ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘ğ‘‘ğ‘‘`

## (ğ´ğ´+ Ì…ğ´ğ´= 1)

## Page 12

### Images and Figures

**Figure 18**: PNG image (Position: 570, 287, Size: 232Ã—103)

*Image content (OCR):* ```
w. F x, Â¥ z. ```

**Figure 19**: PNG image (Position: 198, 268, Size: 166Ã—129)

*Image content (OCR):* ```
we x F y z ```

EE2026 Digital Design Prof. Massimo Alioto

After simplification
 `gate count = 4`

(43% reduction!)
 `gate count = 7`

Before simplification

Boolean Function Simplification using Algebraic Manipulations

**â—¦ Another example: SOP**

### Page 12
 `ğ¹ğ¹ğ‘¥ğ‘¥, ğ‘¦ğ‘¦, ğ‘§ğ‘§ = à´¥ğ‘¤ğ‘¤Ì…ğ‘¥ğ‘¥ğ‘§ğ‘§ + à´¥ğ‘¤ğ‘¤ğ‘¥ğ‘¥ ğ‘¥ğ‘¥+ ğ‘¥ğ‘¥ğ‘¥ğ‘¥ğ‘¥ğ‘¥+ ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤`
 `(ğ´ğ´+ Ì…ğ´ğ´ = 1) (ğ´ğ´ ğµğµ + Ì…ğ´ğ´ ğ¶ğ¶ + ğµğµ ğ¶ğ¶ = ğ´ğ´ğ´ğ´+ Ì…ğ´ğ´ ğ¶ğ¶ ) - consensus`
 `= à´¥ğ‘¤ğ‘¤ğ‘§ğ‘§ Ì…ğ‘¥ğ‘¥+ ğ‘¥ğ‘¥ + ğ‘¤ğ‘¤ğ‘¥ğ‘¥ğ‘¥ğ‘¥+ ğ‘§ğ‘§ğ‘¥ğ‘¥ğ‘¥ğ‘¥ = à´¥ğ‘¤ğ‘¤ ğ‘§ğ‘§ + ğ‘¤ğ‘¤ ğ‘¥ğ‘¥ğ‘¥ğ‘¥ + ğ‘§ğ‘§ ğ‘¥ğ‘¥ğ‘¥ğ‘¥ = à´¥ğ‘¤ğ‘¤ ğ‘§ğ‘§ + ğ‘¤ğ‘¤ ğ‘¥ğ‘¥ğ‘¥ğ‘¥`

## (ğ´ğ´+ Ì…ğ´ğ´= 1)

## Page 13

### Images and Figures

**Figure 20**: PNG image (Position: 201, 299, Size: 212Ã—140)

*Image appears to be graphical/diagram without readable text*

**Figure 21**: PNG image (Position: 555, 304, Size: 249Ã—108)

*Image content (OCR):* ```
a b F Â¢ d ```

EE2026 Digital Design Prof. Massimo Alioto
 `gate count = 11`

Before simplification

Boolean Function Simplification using Algebraic Manipulations

**â—¦ Another example: SOP**

### Page 13

## (ğ´ğ´+ Ì…ğ´ğ´= 1)
 `(ğ´ğ´ ğµğµ + Ì…ğ´ğ´ ğ¶ğ¶ + ğµğµ ğ¶ğ¶ = ğ´ğ´ğ´ğ´+ Ì…ğ´ğ´ ğ¶ğ¶ ) - consensus`
 `ğ¹ğ¹ğ‘ğ‘, ğ‘ğ‘, ğ‘ğ‘, ğ‘‘ğ‘‘ = ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ ğ‘ğ‘+ ğ‘ğ‘ à´¤ ğ‘ğ‘ ğ‘ğ‘ğ‘‘ğ‘‘`
 `(ğ´ğ´+ Ì…ğ´ğ´ È‰ ğµğµ = ğ´ğ´+ ğµğµ) = ğ‘ğ‘ğ‘ğ‘ Ì…ğ‘ğ‘+ ğ‘ğ‘ + ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ ğ‘ğ‘+ ğ‘ğ‘ à´¤ ğ‘ğ‘ ğ‘ğ‘ğ‘‘ğ‘‘ = ğ‘ğ‘ ğ‘ğ‘+ à´¤ ğ‘ğ‘ Ì…ğ‘ğ‘ğ‘‘ğ‘‘ + ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ ğ‘ğ‘ = ğ‘ğ‘ğ‘ğ‘+ Ì…ğ‘ğ‘ğ‘‘ğ‘‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ ğ‘ğ‘ = ğ‘ğ‘ ğ‘ğ‘ + à´¤ğ‘ğ‘ ğ‘ğ‘ğ‘ğ‘ + ğ‘ğ‘ ğ‘ğ‘ğ‘ğ‘ + ğ‘ğ‘Ì…ğ‘ğ‘ğ‘‘ğ‘‘ = ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ ğ‘ğ‘+ ğ‘ğ‘Ì…ğ‘ğ‘ğ‘‘ğ‘‘`
 `gate count = 6`

After simplification

(45.5% reduction!)

## Page 14

EE2026 Digital Design Prof. Massimo Alioto

â€¢ Proposed procedure to somewhat minimize Boolean functions using algebraic manipulations
 `1) ğ´ğ´ğ´ğ´+ ğ´ğ´ à´¤ ğµğµ = ğ´ğ´ (Logical adjacency) 2) ğ´ğ´+ Ì…ğ´ğ´ È‰ ğµğµ = ğ´ğ´+ ğµğµ 3) ğ´ğ´ğ´ğ´+ Ì…ğ´ğ´ğ¶ğ¶+ ğµğµğµğµ = ğ´ğ´ğ´ğ´+ Ì…ğ´ğ´ğ¶ğ¶ (Consensus)`

Boolean Function Simplification using Algebraic Manipulations

â€¢ Disadvantage of algebraic manipulations: not systematic, tedious, no guarantee of minimal function

### Page 14
 `â—¦ Apply(1) until it cannot be applied further â—¦ Apply(2) until it cannot be applied further â—¦ Go back to (1) and then (2) until they can no longer be applied â—¦ Apply(3) until it cannot be applied further â—¦ Go back to (1), (2) and then (3) until none of them can be applied`

## Page 15

EE2026 Digital Design Prof. Massimo Alioto

**Interfaces and Legacy Systems: Negative Logic**

### Page 15

â€¢ Physical logic gates: voltage input and output levels low (L) and high (H) â—¦ Binary values 0 and 1 can be mapped in two ways â—¦ positive logic (â€œactive highâ€): ex. X.H â—¦ negative logic (â€œactive lowâ€): ex. X.L â—¦ convert one to another via simple inverter

voltage level positive logic value (X.H)

negative logic value (X.L)

## H 1 0

## L 0 1
 `â—¦ Today(including FPGAs), no preference â—¦ think in terms of positive logic, negate any active-low input/output signal if necessary`

ğ‘‹ğ‘‹. ğ¿ğ¿ ğ‘‹ğ‘‹. ğ»ğ» existing system

system under design

ğ‘‹ğ‘‹. ğ»ğ» ğ‘‹ğ‘‹. ğ¿ğ¿ existing system

system under design

## A.L B.L F.L

## A.L B.L F.L

â—¦ graphically add â€œbubbleâ€ to signals to remind about the complement
 `â—¦ In the (distant) past, active-low preferred because of lower power in H level â—¦ normally-off signals (e.g., reset) were set to H(e.g., TTL logic, open-collector) â—¦ it was easier to merge normally-off signals into one occasionally-on signal â—¦ today used only in system resets, interrupts and I 2 C busses`

## I 1

R pull-up

I 2 I n ...

## V DD

### Table 6

| voltage level | positive logic
value (X.H) | negative logic
value (X.L) |
| --- | --- | --- |
| H | 1 | 0 |
| L | 0 | 1 |

## Page 16

### Images and Figures

**Figure 22**: PNG image (Position: 290, 389, Size: 63Ã—32)

*Image too small for text extraction*

**Figure 23**: PNG image (Position: 401, 448, Size: 65Ã—34)

*Image too small for text extraction*

**Figure 24**: PNG image (Position: 404, 388, Size: 66Ã—34)

*Image content (OCR):* ```
> > ```

**Figure 25**: PNG image (Position: 401, 448, Size: 65Ã—34)

*Image too small for text extraction*

**Figure 26**: PNG image (Position: 290, 389, Size: 63Ã—32)

*Image too small for text extraction*

**Figure 27**: PNG image (Position: 404, 388, Size: 66Ã—34)

*Image content (OCR):* ```
> > ```

EE2026 Digital Design Prof. Massimo Alioto

### Bubble Pushing Rule

### Page 16

â€¢ Graphical interpretation of De Morganâ€™s law(s), useful to â—¦ Manipulate gate-level netlists directly without Boolean expressions (tedious) â—¦ Transform logic gates from one type (e.g., NAND) into another one (NOR)
 `â€¢ Graphically, bubble = complement â—¦ If a bubble is needed, it can always be created anywhere (but in pairs)`
 `ğ´ğ´ = ğ´ğ´ ğ´ğ´ = ğ´ğ´ â—¦ Vice versa, two adjacent bubbles can always be dissolved`

â—¦ Bubbles at input of AND gate can be â€œpushedâ€ at its output, and the gate is transformed into a NOR gate (similarly, NAND becomes OR)

## ğ´ğ´â‹…ğµğµ= ğ´ğ´+ ğµğµ

## ğ´ğ´+ ğµğµ= ğ´ğ´â‹…ğµğµ A.L B.L F.L

## A.L B.L F.L

and vice versa (push from output to input)

## Page 17

EE2026 Digital Design Prof. Massimo Alioto

### Bubble Pushing Rule

### Page 17

**â—¦ Example: implement Boolean function using only NOR gates and inverter gates**
 `ğ¹ğ¹ = ğ´ğ´ È‰ ğµğµ + ğ´ğ´ È‰ ğ¶ğ¶`

**Step 1: place logic gates**

A

B

A

C

**Step 2: add bubbles and connect (add the complement where needed for the correct function)**

A

B

A

C

Step 3: bubble pushing (i) Replace gates with targeted ones (ii) balance the bubbles using inverters to maintain the correct functionality

already NOR, no change needed

need to change to NOR

A

B

A

C

## F F

F

**Step 4: simplify (eliminate redundant pairs of bubbles)**

A

B

A

C

F

## A B ğ‘¨ğ‘¨+ ğ‘©ğ‘©

### 0 0 1

### 1 1 0

## A B ğ‘¨ğ‘¨â‹…ğ‘©ğ‘©

### 0 0 1

### 1 1 0

### Table 7

| Bubble Pushing Rule
â—¦ Example: implement Boolean function using only NOR gates and inverter gates
need to change
ğ¹ğ¹ = ğ´ğ´ È‰ ğµğµ + ğ´ğ´ È‰ ğ¶ğ¶
to NOR
Step 1: place logic gates Step 2: add bubbles
and connect
A A
F (add the complement F
B B
where needed for
A A
the correct function)
already NOR, no
C C
change needed
Step 3: bubble pushing Step 4: simplify
(i) Replace gates with targeted ones (eliminate redundant pairs of bubbles) A B ğ‘¨ğ‘¨ â‹… ğ‘©ğ‘©
(ii) balance the bubbles using inverters
0 0 1
to maintain the correct functionality A
F
B 1 1 0
A
A
F
B A B ğ‘¨ğ‘¨ + ğ‘©ğ‘©
C
A
0 0 1
C
1 1 0 | None | None |
| --- | --- | --- |
|  | A B | ğ‘¨ğ‘¨ + ğ‘©ğ‘© |
|  | 0 0
1 1 | 1
0 |
|  |  |  |
| EE2026 Digital Design Prof. Massimo Alioto Page 17 |  |  |

### Table 8

| A B | ğ‘¨ğ‘¨ â‹… ğ‘©ğ‘© |
| --- | --- |
| 0 0
1 1 | 1
0 |

## Page 18

EE2026 Digital Design Prof. Massimo Alioto

### Bubble Pushing Rule

### Page 18

â—¦ Another example: implement Boolean function with logic gates with active-low output, using only NAND gates (no inverter gates)

## Page 19

EE2026 Digital Design Prof. Massimo Alioto

### In Summary

### Page 19
 `â€¢ Logic gates â—¦ Building blocks of any digital system â—¦ Different levels of abstraction (Boolean, truth table, graphical, Verilog) â€¢ Implementation of Boolean function using gates â€¢ Design simplification via algebraic manipulations (limitations motivate introduction of K-maps) â€¢ Positive â†’ negative logic conversion for legacy systems â€¢ Bubble pushing for direct manipulation of gate-level netlists (with no intermediate Boolean manipulations)`