////////////////////////////////////////////////////////////////////////////////
// NXpython NXpython3 v2020.1
//
//
// Date:              Wed Feb 2 16:23:56 2022
//
// Command line       /opt/NanoXplore/NXmap3/2020.1/bin/nxpython3 
// Distribution:      Ubuntu 18.04.4 LTS
////////////////////////////////////////////////////////////////////////////////

REMARK  | Current directory changed to . (logs/general.log: l11)
REMARK  |     Add Verilog Include Path: ./../../OpenCores/test_SPI (logs/hdlanalysis.rpt: l14)
REMARK  |     Add Verilog Include Path: ./../../OpenCores/test_SPI (logs/hdlanalysis.rpt: l15)
REMARK  |     Add Verilog Include Path: ./../../OpenCores/test_SPI (logs/hdlanalysis.rpt: l16)
REMARK  |     The vhdl library search path for library "std" is now "/opt/NanoXplore/NXmap3/2020.1/share/vhdl/std" (logs/hdlanalysis.rpt: l17)
REMARK  |     The vhdl library search path for library "ieee" is now "/opt/NanoXplore/NXmap3/2020.1/share/vhdl/ieee" (logs/hdlanalysis.rpt: l18)
REMARK  |     The vhdl library search path for library "synopsys" is now "/opt/NanoXplore/NXmap3/2020.1/share/vhdl/synopsys" (logs/hdlanalysis.rpt: l19)
REMARK  |     The vhdl library search path for library "vl" is now "/opt/NanoXplore/NXmap3/2020.1/share/vhdl/vl" (logs/hdlanalysis.rpt: l20)
REMARK  |     ./SPI_PERIPHERAL.vhdl(193): going to verilog side to elaborate module 'simple_spi_top' (logs/hdlanalysis.rpt: l21)
REMARK  |     ./../../OpenCores/test_SPI/simple_spi_top.v(73): compiling module 'simple_spi_top' (logs/hdlanalysis.rpt: l22)
REMARK  |     ./../../OpenCores/test_SPI/fifo4.v(59): compiling module 'fifo4' (logs/hdlanalysis.rpt: l38)
REMARK  |     Renaming nx#NX_RAM(std_mode="NOECC_6kx8",mem_ctxt="11<...>000000000000000000")(1,10)(1,38911) (logs/hdlanalysis.rpt: l91)
REMARK  |     	Asynchronous (Unclocked) Read Port detected (logs/memories.rpt: l31)
