{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 23 22:26:17 2021 " "Info: Processing started: Thu Dec 23 22:26:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RNG_mod -c RNG_mod --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RNG_mod -c RNG_mod --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RNG_mod.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RNG_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RNG_mod-structure " "Info: Found design unit 1: RNG_mod-structure" {  } { { "RNG_mod.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RNG_mod " "Info: Found entity 1: RNG_mod" {  } { { "RNG_mod.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CA.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA-behavior " "Info: Found design unit 1: CA-behavior" {  } { { "CA.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/CA.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CA " "Info: Found entity 1: CA" {  } { { "CA.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/CA.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RNG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RNG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RNG-structure " "Info: Found design unit 1: RNG-structure" {  } { { "RNG.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RNG " "Info: Found entity 1: RNG" {  } { { "RNG.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FF.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file D_FF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_en-behavior " "Info: Found design unit 1: D_FF_en-behavior" {  } { { "D_FF.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/D_FF.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_en " "Info: Found entity 1: D_FF_en" {  } { { "D_FF.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/D_FF.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RNG_mod " "Info: Elaborating entity \"RNG_mod\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seed RNG_mod.vhd(28) " "Warning (10540): VHDL Signal Declaration warning at RNG_mod.vhd(28): used explicit default value for signal \"seed\" because signal was never assigned a value" {  } { { "RNG_mod.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ans1 RNG_mod.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at RNG_mod.vhd(31): used implicit default value for signal \"ans1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RNG_mod.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "RNG_mod.vhd(34) " "Warning (10785): VHDL warning at RNG_mod.vhd(34): synthesis ignores all but the first waveform" {  } { { "RNG_mod.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 34 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG RNG:RNG_0 " "Info: Elaborating entity \"RNG\" for hierarchy \"RNG:RNG_0\"" {  } { { "RNG_mod.vhd" "RNG_0" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA RNG:RNG_0\|CA:\\CA_generate:63:CA_Array " "Info: Elaborating entity \"CA\" for hierarchy \"RNG:RNG_0\|CA:\\CA_generate:63:CA_Array\"" {  } { { "RNG.vhd" "\\CA_generate:63:CA_Array" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_en D_FF_en:reg_0 " "Info: Elaborating entity \"D_FF_en\" for hierarchy \"D_FF_en:reg_0\"" {  } { { "RNG_mod.vhd" "reg_0" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "RNG_mod.vhd" "Mod0" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 37 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "RNG_mod.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 37 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RNG_mod.vhd" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/RNG_mod.vhd" 37 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_49m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_49m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_49m " "Info: Found entity 1: lpm_divide_49m" {  } { { "db/lpm_divide_49m.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/db/lpm_divide_49m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m6f " "Info: Found entity 1: alt_u_div_m6f" {  } { { "db/alt_u_div_m6f.tdf" "" { Text "C:/Users/user/OneDrive/桌面/電腦輔助VLSI許]計/61047055S_hw4/VHDL code/db/alt_u_div_m6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 23 22:26:18 2021 " "Info: Processing ended: Thu Dec 23 22:26:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
