Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: crcENandDEC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "crcENandDEC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "crcENandDEC"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : crcENandDEC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\sajjad\course\electrical engineering\digital\project\code\maincode\crcENandDEC.v" into library work
Parsing module <crcENandDEC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <crcENandDEC>.
WARNING:HDLCompiler:413 - "D:\sajjad\course\electrical engineering\digital\project\code\maincode\crcENandDEC.v" Line 137: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\sajjad\course\electrical engineering\digital\project\code\maincode\crcENandDEC.v" Line 147: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\sajjad\course\electrical engineering\digital\project\code\maincode\crcENandDEC.v" Line 157: Result of 32-bit expression is truncated to fit in 10-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <crcENandDEC>.
    Related source file is "D:\sajjad\course\electrical engineering\digital\project\code\maincode\crcENandDEC.v".
    Found 5-bit register for signal <makingshift>.
    Found 1-bit register for signal <IN<28>>.
    Found 1-bit register for signal <IN<27>>.
    Found 1-bit register for signal <IN<26>>.
    Found 1-bit register for signal <IN<25>>.
    Found 1-bit register for signal <IN<24>>.
    Found 1-bit register for signal <IN<23>>.
    Found 1-bit register for signal <IN<22>>.
    Found 1-bit register for signal <IN<21>>.
    Found 1-bit register for signal <IN<20>>.
    Found 1-bit register for signal <IN<19>>.
    Found 1-bit register for signal <IN<18>>.
    Found 1-bit register for signal <IN<17>>.
    Found 1-bit register for signal <IN<16>>.
    Found 1-bit register for signal <IN<15>>.
    Found 1-bit register for signal <IN<14>>.
    Found 1-bit register for signal <IN<13>>.
    Found 1-bit register for signal <IN<12>>.
    Found 1-bit register for signal <IN<11>>.
    Found 1-bit register for signal <IN<10>>.
    Found 1-bit register for signal <IN<9>>.
    Found 1-bit register for signal <IN<8>>.
    Found 1-bit register for signal <IN<7>>.
    Found 1-bit register for signal <IN<6>>.
    Found 1-bit register for signal <IN<5>>.
    Found 1-bit register for signal <IN<4>>.
    Found 1-bit register for signal <IN<3>>.
    Found 1-bit register for signal <IN<2>>.
    Found 1-bit register for signal <IN<1>>.
    Found 1-bit register for signal <IN<0>>.
    Found 4-bit register for signal <counter>.
    Found 10-bit register for signal <out>.
    Found 1-bit register for signal <IN<29>>.
    Found 1-bit register for signal <temp<29>>.
    Found 1-bit register for signal <temp<28>>.
    Found 1-bit register for signal <temp<27>>.
    Found 1-bit register for signal <temp<26>>.
    Found 1-bit register for signal <temp<25>>.
    Found 1-bit register for signal <temp<24>>.
    Found 1-bit register for signal <temp<23>>.
    Found 1-bit register for signal <temp<22>>.
    Found 1-bit register for signal <temp<21>>.
    Found 1-bit register for signal <temp<20>>.
    Found 1-bit register for signal <temp<19>>.
    Found 1-bit register for signal <temp<18>>.
    Found 1-bit register for signal <temp<17>>.
    Found 1-bit register for signal <temp<16>>.
    Found 1-bit register for signal <temp<15>>.
    Found 1-bit register for signal <temp<14>>.
    Found 1-bit register for signal <temp<13>>.
    Found 1-bit register for signal <temp<12>>.
    Found 1-bit register for signal <temp<11>>.
    Found 1-bit register for signal <temp<10>>.
    Found 1-bit register for signal <temp<9>>.
    Found 1-bit register for signal <temp<8>>.
    Found 1-bit register for signal <temp<7>>.
    Found 1-bit register for signal <temp<6>>.
    Found 1-bit register for signal <temp<5>>.
    Found 1-bit register for signal <temp<4>>.
    Found 1-bit register for signal <temp<3>>.
    Found 1-bit register for signal <temp<2>>.
    Found 1-bit register for signal <temp<1>>.
    Found 1-bit register for signal <temp<0>>.
    Found 4-bit adder for signal <counter[3]_GND_1_o_add_54_OUT> created at line 77.
    Found 5-bit adder for signal <makingshift[4]_GND_1_o_add_117_OUT> created at line 153.
    Found 30-bit 4-to-1 multiplexer for signal <selectinputkind[1]_temp[29]_wide_mux_92_OUT> created at line 96.
    Found 30-bit 4-to-1 multiplexer for signal <selectinputkind[1]_temp[29]_wide_mux_125_OUT> created at line 128.
    Found 5-bit comparator greater for signal <makingshift[4]_GND_1_o_LessThan_97_o> created at line 131
    Found 5-bit comparator greater for signal <makingshift[4]_GND_1_o_LessThan_107_o> created at line 141
    Found 5-bit comparator greater for signal <makingshift[4]_PWR_1_o_LessThan_117_o> created at line 151
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  95 Multiplexer(s).
Unit <crcENandDEC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 63
 1-bit register                                        : 60
 10-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 3
 5-bit comparator greater                              : 3
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 72
 10-bit 2-to-1 multiplexer                             : 3
 30-bit 2-to-1 multiplexer                             : 10
 30-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 6
 30-bit xor2                                           : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <crcENandDEC>.
The following registers are absorbed into counter <makingshift>: 1 register on signal <makingshift>.
Unit <crcENandDEC> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 3
 5-bit comparator greater                              : 3
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 72
 10-bit 2-to-1 multiplexer                             : 3
 30-bit 2-to-1 multiplexer                             : 10
 30-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 6
 30-bit xor2                                           : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    temp_29 in unit <crcENandDEC>
    temp_1 in unit <crcENandDEC>
    temp_2 in unit <crcENandDEC>
    temp_0 in unit <crcENandDEC>
    temp_3 in unit <crcENandDEC>
    temp_4 in unit <crcENandDEC>
    temp_6 in unit <crcENandDEC>
    temp_7 in unit <crcENandDEC>
    temp_5 in unit <crcENandDEC>
    temp_8 in unit <crcENandDEC>
    temp_9 in unit <crcENandDEC>
    temp_11 in unit <crcENandDEC>
    temp_12 in unit <crcENandDEC>
    temp_10 in unit <crcENandDEC>
    temp_14 in unit <crcENandDEC>
    temp_15 in unit <crcENandDEC>
    temp_13 in unit <crcENandDEC>
    temp_17 in unit <crcENandDEC>
    temp_18 in unit <crcENandDEC>
    temp_16 in unit <crcENandDEC>
    temp_19 in unit <crcENandDEC>
    temp_20 in unit <crcENandDEC>
    temp_22 in unit <crcENandDEC>
    temp_23 in unit <crcENandDEC>
    temp_21 in unit <crcENandDEC>
    temp_24 in unit <crcENandDEC>
    temp_25 in unit <crcENandDEC>
    temp_27 in unit <crcENandDEC>
    temp_28 in unit <crcENandDEC>
    temp_26 in unit <crcENandDEC>


Optimizing unit <crcENandDEC> ...
WARNING:Xst:1293 - FF/Latch <counter_2> has a constant value of 0 in block <crcENandDEC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_3> has a constant value of 0 in block <crcENandDEC>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block crcENandDEC, actual ratio is 6.
FlipFlop makingshift_3 has been replicated 1 time(s)
FlipFlop makingshift_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : crcENandDEC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 368
#      INV                         : 1
#      LUT2                        : 66
#      LUT3                        : 47
#      LUT4                        : 14
#      LUT5                        : 86
#      LUT6                        : 149
#      MUXF7                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 139
#      FDC                         : 37
#      FDE                         : 42
#      FDP                         : 30
#      LDC                         : 30
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 22
#      IBUF                        : 12
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             139  out of  11440     1%  
 Number of Slice LUTs:                  363  out of   5720     6%  
    Number used as Logic:               363  out of   5720     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    423
   Number with an unused Flip Flop:     284  out of    423    67%  
   Number with an unused LUT:            60  out of    423    14%  
   Number of fully used LUT-FF pairs:    79  out of    423    18%  
   Number of unique control sets:       103

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+------------------------+-------+
Clock Signal                               | Clock buffer(FF name)  | Load  |
-------------------------------------------+------------------------+-------+
cl                                         | BUFGP                  | 32    |
clk                                        | BUFGP                  | 77    |
rst_IN[26]_AND_7_o(rst_IN[26]_AND_7_o1:O)  | NONE(*)(temp_26_LDC)   | 1     |
rst_IN[28]_AND_3_o(rst_IN[28]_AND_3_o1:O)  | NONE(*)(temp_28_LDC)   | 1     |
rst_IN[27]_AND_5_o(rst_IN[27]_AND_5_o1:O)  | NONE(*)(temp_27_LDC)   | 1     |
rst_IN[25]_AND_9_o(rst_IN[25]_AND_9_o1:O)  | NONE(*)(temp_25_LDC)   | 1     |
rst_IN[24]_AND_11_o(rst_IN[24]_AND_11_o1:O)| NONE(*)(temp_24_LDC)   | 1     |
rst_IN[21]_AND_17_o(rst_IN[21]_AND_17_o1:O)| NONE(*)(temp_21_LDC)   | 1     |
rst_IN[23]_AND_13_o(rst_IN[23]_AND_13_o1:O)| NONE(*)(temp_23_LDC)   | 1     |
rst_IN[22]_AND_15_o(rst_IN[22]_AND_15_o1:O)| NONE(*)(temp_22_LDC)   | 1     |
rst_IN[20]_AND_19_o(rst_IN[20]_AND_19_o1:O)| NONE(*)(temp_20_LDC)   | 1     |
rst_IN[19]_AND_21_o(rst_IN[19]_AND_21_o1:O)| NONE(*)(temp_19_LDC)   | 1     |
rst_IN[16]_AND_27_o(rst_IN[16]_AND_27_o1:O)| NONE(*)(temp_16_LDC)   | 1     |
rst_IN[18]_AND_23_o(rst_IN[18]_AND_23_o1:O)| NONE(*)(temp_18_LDC)   | 1     |
rst_IN[17]_AND_25_o(rst_IN[17]_AND_25_o1:O)| NONE(*)(temp_17_LDC)   | 1     |
rst_IN[13]_AND_33_o(rst_IN[13]_AND_33_o1:O)| NONE(*)(temp_13_LDC)   | 1     |
rst_IN[15]_AND_29_o(rst_IN[15]_AND_29_o1:O)| NONE(*)(temp_15_LDC)   | 1     |
rst_IN[14]_AND_31_o(rst_IN[14]_AND_31_o1:O)| NONE(*)(temp_14_LDC)   | 1     |
rst_IN[10]_AND_39_o(rst_IN[10]_AND_39_o1:O)| NONE(*)(temp_10_LDC)   | 1     |
rst_IN[12]_AND_35_o(rst_IN[12]_AND_35_o1:O)| NONE(*)(temp_12_LDC)   | 1     |
rst_IN[11]_AND_37_o(rst_IN[11]_AND_37_o1:O)| NONE(*)(temp_11_LDC)   | 1     |
rst_IN[9]_AND_41_o(rst_IN[9]_AND_41_o1:O)  | NONE(*)(temp_9_LDC)    | 1     |
rst_IN[8]_AND_43_o(rst_IN[8]_AND_43_o1:O)  | NONE(*)(temp_8_LDC)    | 1     |
rst_IN[5]_AND_49_o(rst_IN[5]_AND_49_o1:O)  | NONE(*)(temp_5_LDC)    | 1     |
rst_IN[7]_AND_45_o(rst_IN[7]_AND_45_o1:O)  | NONE(*)(temp_7_LDC)    | 1     |
rst_IN[6]_AND_47_o(rst_IN[6]_AND_47_o1:O)  | NONE(*)(temp_6_LDC)    | 1     |
rst_IN[4]_AND_51_o(rst_IN[4]_AND_51_o1:O)  | NONE(*)(temp_4_LDC)    | 1     |
rst_IN[3]_AND_53_o(rst_IN[3]_AND_53_o1:O)  | NONE(*)(temp_3_LDC)    | 1     |
rst_IN[0]_AND_59_o(rst_IN[0]_AND_59_o1:O)  | NONE(*)(temp_0_LDC)    | 1     |
rst_IN[2]_AND_55_o(rst_IN[2]_AND_55_o1:O)  | NONE(*)(temp_2_LDC)    | 1     |
rst_IN[1]_AND_57_o(rst_IN[1]_AND_57_o1:O)  | NONE(*)(temp_1_LDC)    | 1     |
rst_IN[29]_AND_1_o(rst_IN[29]_AND_1_o1:O)  | NONE(*)(temp_29_LDC)   | 1     |
-------------------------------------------+------------------------+-------+
(*) These 30 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.836ns (Maximum Frequency: 206.782MHz)
   Minimum input arrival time before clock: 6.249ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cl'
  Clock period: 2.932ns (frequency: 341.064MHz)
  Total number of paths / destination ports: 68 / 34
-------------------------------------------------------------------------
Delay:               2.932ns (Levels of Logic = 1)
  Source:            counter_1 (FF)
  Destination:       IN_19 (FF)
  Source Clock:      cl rising
  Destination Clock: cl rising

  Data Path: counter_1 to IN_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.447   1.277  counter_1 (counter_1)
     LUT5:I0->O            4   0.203   0.683  _n1291_inv1 (_n1291_inv)
     FDE:CE                    0.322          IN_10
    ----------------------------------------
    Total                      2.932ns (0.972ns logic, 1.960ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.836ns (frequency: 206.782MHz)
  Total number of paths / destination ports: 3533 / 77
-------------------------------------------------------------------------
Delay:               4.836ns (Levels of Logic = 5)
  Source:            temp_11_C_11 (FF)
  Destination:       makingshift_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: temp_11_C_11 to makingshift_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.934  temp_11_C_11 (temp_11_C_11)
     LUT3:I1->O            2   0.203   0.617  temp_111_1 (temp_111)
     LUT5:I4->O           19   0.205   1.072  Mmux_temp[29]_DECorEN_mux_131_OUT6511 (Mmux_temp[29]_DECorEN_mux_131_OUT651)
     LUT5:I4->O            5   0.205   0.715  _n0854_inv_SW0 (N4)
     LUT4:I3->O            1   0.205   0.000  makingshift_1_rstpot_F (N83)
     MUXF7:I0->O           1   0.131   0.000  makingshift_1_rstpot (makingshift_1_rstpot)
     FDC:D                     0.102          makingshift_1
    ----------------------------------------
    Total                      4.836ns (1.498ns logic, 3.338ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cl'
  Total number of paths / destination ports: 228 / 64
-------------------------------------------------------------------------
Offset:              4.760ns (Levels of Logic = 2)
  Source:            DECorEN (PAD)
  Destination:       IN_26 (FF)
  Destination Clock: cl rising

  Data Path: DECorEN to IN_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           118   1.222   2.269  DECorEN_IBUF (DECorEN_IBUF)
     LUT5:I0->O            6   0.203   0.744  _n0861_inv1 (_n0861_inv)
     FDE:CE                    0.322          IN_26
    ----------------------------------------
    Total                      4.760ns (1.747ns logic, 3.013ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1098 / 154
-------------------------------------------------------------------------
Offset:              6.249ns (Levels of Logic = 4)
  Source:            selectinputkind<1> (PAD)
  Destination:       temp_26_C_26 (FF)
  Destination Clock: clk rising

  Data Path: selectinputkind<1> to temp_26_C_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           121   1.222   2.277  selectinputkind_1_IBUF (selectinputkind_1_IBUF)
     LUT5:I0->O           15   0.203   1.210  Mmux_temp[29]_DECorEN_mux_131_OUT150211 (Mmux_temp[29]_DECorEN_mux_131_OUT1092)
     LUT6:I3->O            1   0.205   0.827  Mmux_temp[29]_DECorEN_mux_131_OUT1204 (Mmux_temp[29]_DECorEN_mux_131_OUT1205)
     LUT6:I2->O            2   0.203   0.000  Mmux_temp[29]_DECorEN_mux_131_OUT1205 (temp[29]_DECorEN_mux_131_OUT<3>)
     FDC:D                     0.102          temp_3_C_3
    ----------------------------------------
    Total                      6.249ns (1.935ns logic, 4.314ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[26]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_26_LDC (LATCH)
  Destination Clock: rst_IN[26]_AND_7_o falling

  Data Path: rst to temp_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[26]_AND_8_o1 (rst_IN[26]_AND_8_o)
     LDC:CLR                   0.430          temp_26_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[28]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_28_LDC (LATCH)
  Destination Clock: rst_IN[28]_AND_3_o falling

  Data Path: rst to temp_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[28]_AND_4_o1 (rst_IN[28]_AND_4_o)
     LDC:CLR                   0.430          temp_28_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[27]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_27_LDC (LATCH)
  Destination Clock: rst_IN[27]_AND_5_o falling

  Data Path: rst to temp_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[27]_AND_6_o1 (rst_IN[27]_AND_6_o)
     LDC:CLR                   0.430          temp_27_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[25]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_25_LDC (LATCH)
  Destination Clock: rst_IN[25]_AND_9_o falling

  Data Path: rst to temp_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[25]_AND_10_o1 (rst_IN[25]_AND_10_o)
     LDC:CLR                   0.430          temp_25_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[24]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_24_LDC (LATCH)
  Destination Clock: rst_IN[24]_AND_11_o falling

  Data Path: rst to temp_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[24]_AND_12_o1 (rst_IN[24]_AND_12_o)
     LDC:CLR                   0.430          temp_24_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[21]_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_21_LDC (LATCH)
  Destination Clock: rst_IN[21]_AND_17_o falling

  Data Path: rst to temp_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[21]_AND_18_o1 (rst_IN[21]_AND_18_o)
     LDC:CLR                   0.430          temp_21_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[23]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_23_LDC (LATCH)
  Destination Clock: rst_IN[23]_AND_13_o falling

  Data Path: rst to temp_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[23]_AND_14_o1 (rst_IN[23]_AND_14_o)
     LDC:CLR                   0.430          temp_23_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[22]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_22_LDC (LATCH)
  Destination Clock: rst_IN[22]_AND_15_o falling

  Data Path: rst to temp_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[22]_AND_16_o1 (rst_IN[22]_AND_16_o)
     LDC:CLR                   0.430          temp_22_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[20]_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_20_LDC (LATCH)
  Destination Clock: rst_IN[20]_AND_19_o falling

  Data Path: rst to temp_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[20]_AND_20_o1 (rst_IN[20]_AND_20_o)
     LDC:CLR                   0.430          temp_20_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[19]_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_19_LDC (LATCH)
  Destination Clock: rst_IN[19]_AND_21_o falling

  Data Path: rst to temp_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[19]_AND_22_o1 (rst_IN[19]_AND_22_o)
     LDC:CLR                   0.430          temp_19_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[16]_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_16_LDC (LATCH)
  Destination Clock: rst_IN[16]_AND_27_o falling

  Data Path: rst to temp_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[16]_AND_28_o1 (rst_IN[16]_AND_28_o)
     LDC:CLR                   0.430          temp_16_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[18]_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_18_LDC (LATCH)
  Destination Clock: rst_IN[18]_AND_23_o falling

  Data Path: rst to temp_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[18]_AND_24_o1 (rst_IN[18]_AND_24_o)
     LDC:CLR                   0.430          temp_18_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[17]_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_17_LDC (LATCH)
  Destination Clock: rst_IN[17]_AND_25_o falling

  Data Path: rst to temp_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[17]_AND_26_o1 (rst_IN[17]_AND_26_o)
     LDC:CLR                   0.430          temp_17_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[13]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_13_LDC (LATCH)
  Destination Clock: rst_IN[13]_AND_33_o falling

  Data Path: rst to temp_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[13]_AND_34_o1 (rst_IN[13]_AND_34_o)
     LDC:CLR                   0.430          temp_13_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[15]_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_15_LDC (LATCH)
  Destination Clock: rst_IN[15]_AND_29_o falling

  Data Path: rst to temp_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[15]_AND_30_o1 (rst_IN[15]_AND_30_o)
     LDC:CLR                   0.430          temp_15_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[14]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_14_LDC (LATCH)
  Destination Clock: rst_IN[14]_AND_31_o falling

  Data Path: rst to temp_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[14]_AND_32_o1 (rst_IN[14]_AND_32_o)
     LDC:CLR                   0.430          temp_14_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[10]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_10_LDC (LATCH)
  Destination Clock: rst_IN[10]_AND_39_o falling

  Data Path: rst to temp_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[10]_AND_40_o1 (rst_IN[10]_AND_40_o)
     LDC:CLR                   0.430          temp_10_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[12]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_12_LDC (LATCH)
  Destination Clock: rst_IN[12]_AND_35_o falling

  Data Path: rst to temp_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[12]_AND_36_o1 (rst_IN[12]_AND_36_o)
     LDC:CLR                   0.430          temp_12_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[11]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_11_LDC (LATCH)
  Destination Clock: rst_IN[11]_AND_37_o falling

  Data Path: rst to temp_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[11]_AND_38_o1 (rst_IN[11]_AND_38_o)
     LDC:CLR                   0.430          temp_11_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[9]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_9_LDC (LATCH)
  Destination Clock: rst_IN[9]_AND_41_o falling

  Data Path: rst to temp_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[9]_AND_42_o1 (rst_IN[9]_AND_42_o)
     LDC:CLR                   0.430          temp_9_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[8]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_8_LDC (LATCH)
  Destination Clock: rst_IN[8]_AND_43_o falling

  Data Path: rst to temp_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[8]_AND_44_o1 (rst_IN[8]_AND_44_o)
     LDC:CLR                   0.430          temp_8_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[5]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_5_LDC (LATCH)
  Destination Clock: rst_IN[5]_AND_49_o falling

  Data Path: rst to temp_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[5]_AND_50_o1 (rst_IN[5]_AND_50_o)
     LDC:CLR                   0.430          temp_5_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[7]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_7_LDC (LATCH)
  Destination Clock: rst_IN[7]_AND_45_o falling

  Data Path: rst to temp_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[7]_AND_46_o1 (rst_IN[7]_AND_46_o)
     LDC:CLR                   0.430          temp_7_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[6]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_6_LDC (LATCH)
  Destination Clock: rst_IN[6]_AND_47_o falling

  Data Path: rst to temp_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[6]_AND_48_o1 (rst_IN[6]_AND_48_o)
     LDC:CLR                   0.430          temp_6_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[4]_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_4_LDC (LATCH)
  Destination Clock: rst_IN[4]_AND_51_o falling

  Data Path: rst to temp_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[4]_AND_52_o1 (rst_IN[4]_AND_52_o)
     LDC:CLR                   0.430          temp_4_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[3]_AND_53_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_3_LDC (LATCH)
  Destination Clock: rst_IN[3]_AND_53_o falling

  Data Path: rst to temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[3]_AND_54_o1 (rst_IN[3]_AND_54_o)
     LDC:CLR                   0.430          temp_3_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[0]_AND_59_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_0_LDC (LATCH)
  Destination Clock: rst_IN[0]_AND_59_o falling

  Data Path: rst to temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[0]_AND_60_o1 (rst_IN[0]_AND_60_o)
     LDC:CLR                   0.430          temp_0_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[2]_AND_55_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_2_LDC (LATCH)
  Destination Clock: rst_IN[2]_AND_55_o falling

  Data Path: rst to temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[2]_AND_56_o1 (rst_IN[2]_AND_56_o)
     LDC:CLR                   0.430          temp_2_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[1]_AND_57_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_1_LDC (LATCH)
  Destination Clock: rst_IN[1]_AND_57_o falling

  Data Path: rst to temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[1]_AND_58_o1 (rst_IN[1]_AND_58_o)
     LDC:CLR                   0.430          temp_1_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_IN[29]_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       temp_29_LDC (LATCH)
  Destination Clock: rst_IN[29]_AND_1_o falling

  Data Path: rst to temp_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   1.222   1.731  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_IN[29]_AND_2_o1 (rst_IN[29]_AND_2_o)
     LDC:CLR                   0.430          temp_29_LDC
    ----------------------------------------
    Total                      4.202ns (1.855ns logic, 2.347ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            out_9 (FF)
  Destination:       out<9> (PAD)
  Source Clock:      clk rising

  Data Path: out_9 to out<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  out_9 (out_9)
     OBUF:I->O                 2.571          out_9_OBUF (out<9>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock cl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |    2.932|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
cl                 |    2.316|         |         |         |
clk                |    4.836|         |         |         |
rst_IN[0]_AND_59_o |         |    4.693|         |         |
rst_IN[10]_AND_39_o|         |    4.612|         |         |
rst_IN[11]_AND_37_o|         |    5.013|         |         |
rst_IN[12]_AND_35_o|         |    4.787|         |         |
rst_IN[13]_AND_33_o|         |    4.700|         |         |
rst_IN[14]_AND_31_o|         |    4.717|         |         |
rst_IN[15]_AND_29_o|         |    4.830|         |         |
rst_IN[16]_AND_27_o|         |    4.472|         |         |
rst_IN[17]_AND_25_o|         |    4.552|         |         |
rst_IN[18]_AND_23_o|         |    4.462|         |         |
rst_IN[19]_AND_21_o|         |    4.959|         |         |
rst_IN[1]_AND_57_o |         |    4.532|         |         |
rst_IN[20]_AND_19_o|         |    4.845|         |         |
rst_IN[21]_AND_17_o|         |    4.777|         |         |
rst_IN[22]_AND_15_o|         |    4.643|         |         |
rst_IN[23]_AND_13_o|         |    4.878|         |         |
rst_IN[24]_AND_11_o|         |    4.844|         |         |
rst_IN[25]_AND_9_o |         |    4.760|         |         |
rst_IN[26]_AND_7_o |         |    4.777|         |         |
rst_IN[27]_AND_5_o |         |    4.672|         |         |
rst_IN[28]_AND_3_o |         |    4.739|         |         |
rst_IN[29]_AND_1_o |         |    4.900|         |         |
rst_IN[2]_AND_55_o |         |    4.680|         |         |
rst_IN[3]_AND_53_o |         |    4.564|         |         |
rst_IN[4]_AND_51_o |         |    4.564|         |         |
rst_IN[5]_AND_49_o |         |    4.661|         |         |
rst_IN[6]_AND_47_o |         |    4.527|         |         |
rst_IN[7]_AND_45_o |         |    4.941|         |         |
rst_IN[8]_AND_43_o |         |    4.663|         |         |
rst_IN[9]_AND_41_o |         |    4.547|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[0]_AND_59_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[10]_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[11]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[12]_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[13]_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[14]_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[15]_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[16]_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[17]_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[18]_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[19]_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[1]_AND_57_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[20]_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[21]_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[22]_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[23]_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[24]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[25]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[26]_AND_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[27]_AND_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[28]_AND_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[29]_AND_1_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[2]_AND_55_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[3]_AND_53_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[4]_AND_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[5]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[6]_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[7]_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[8]_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_IN[9]_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cl             |         |         |    2.316|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.85 secs
 
--> 

Total memory usage is 201368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

