#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Feb 22 07:52:05 2022
# Process ID: 32972
# Current directory: E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1
# Command line: vivado.exe -log Main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace
# Log file: E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main.vdi
# Journal file: E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1\vivado.jou
# Running On: YMLap, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 4, Host memory: 51428 MB
#-----------------------------------------------------------
source Main.tcl -notrace
Command: link_design -top Main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.dcp' for cell 'Clock'
INFO: [Project 1-454] Reading design checkpoint 'e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/GPREG_IP/GPREG_IP.dcp' for cell 'GP_Bus/GPREG/Reg/BRAM'
INFO: [Project 1-454] Reading design checkpoint 'e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/Program_BRAM/Program_BRAM.dcp' for cell 'PM/PM'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1252.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 429 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard_board.xdc] for cell 'Clock/inst'
Finished Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard_board.xdc] for cell 'Clock/inst'
Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc] for cell 'Clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1398.953 ; gain = 145.977
Finished Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc] for cell 'Clock/inst'
Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_12'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_12'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_12]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'Boot_Mode'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Program_reset'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BootLoader_finished'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Program_stopped'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc]
Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[0]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[1]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[2]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[3]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[4]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[5]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[6]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[7]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[8]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[9]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[10]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[11]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[12]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[13]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[14]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
WARNING: [Vivado 12-507] No nets matched 'PM/douta[15]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc:120]
Finished Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 100 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1399.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 59 instances

12 Infos, 23 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1399.969 ; gain = 146.992
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[0] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1399.969 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1d35ccce3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1421.840 ; gain = 21.871

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 9fd80cb4d55c494e.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1764.379 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 16cacee19

Time (s): cpu = 00:00:03 ; elapsed = 00:02:50 . Memory (MB): peak = 1764.379 ; gain = 57.070

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter RAM/RAM_Data_IOBUF[7]_inst_i_2 into driver instance RAM/RAM_Data_IOBUF[7]_inst_i_3, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 54 inverter(s) to 90 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1a66798a9

Time (s): cpu = 00:00:04 ; elapsed = 00:02:51 . Memory (MB): peak = 1764.379 ; gain = 57.070
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 68 cells
INFO: [Opt 31-1021] In phase Retarget, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 269004828

Time (s): cpu = 00:00:05 ; elapsed = 00:02:51 . Memory (MB): peak = 1764.379 ; gain = 57.070
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1fc31c3df

Time (s): cpu = 00:00:05 ; elapsed = 00:02:52 . Memory (MB): peak = 1764.379 ; gain = 57.070
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 80 cells
INFO: [Opt 31-1021] In phase Sweep, 883 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1fc31c3df

Time (s): cpu = 00:00:05 ; elapsed = 00:02:52 . Memory (MB): peak = 1764.379 ; gain = 57.070
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1fc31c3df

Time (s): cpu = 00:00:05 ; elapsed = 00:02:52 . Memory (MB): peak = 1764.379 ; gain = 57.070
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1fc31c3df

Time (s): cpu = 00:00:05 ; elapsed = 00:02:52 . Memory (MB): peak = 1764.379 ; gain = 57.070
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              68  |                                             73  |
|  Constant propagation         |               4  |              22  |                                             49  |
|  Sweep                        |               0  |              80  |                                            883  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1764.379 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a6b6a3fe

Time (s): cpu = 00:00:05 ; elapsed = 00:02:52 . Memory (MB): peak = 1764.379 ; gain = 57.070

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 51 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 102
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1a381c73e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1979.828 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a381c73e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.828 ; gain = 215.449

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2223c68df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1979.828 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2223c68df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1979.828 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1979.828 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2223c68df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 30 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:03:10 . Memory (MB): peak = 1979.828 ; gain = 579.859
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
Command: report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[0] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1979.828 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 194cc9976

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1979.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'BootLoaderI/Receiver/counter[3]_i_2__1' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	BootLoaderI/Receiver/FIFO_reg[5] {FDRE}
	BootLoaderI/Receiver/counter_reg[1] {FDRE}
	BootLoaderI/Receiver/data_reg[6] {FDRE}
	BootLoaderI/Receiver/data_reg[2] {FDRE}
	BootLoaderI/Receiver/parity_reg {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 164c1da07

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ad507b2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ad507b2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1979.828 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ad507b2a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22edcd919

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17fc6cb32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17fc6cb32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 83 LUTNM shape to break, 98 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 14, two critical 69, total 83, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 128 nets or LUTs. Breaked 83 LUTs, combined 45 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 41 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-666] Processed cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1979.828 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           83  |             45  |                   128  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           41  |              0  |                    23  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          124  |             45  |                   151  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 197011db9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1979.828 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 164c134fd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1979.828 ; gain = 0.000
Phase 2 Global Placement | Checksum: 164c134fd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14f1c149c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15692695b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1545b1560

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 168cbf1be

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 177ad2513

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 196d1a6e4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 26c928480

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 25f9fb1d0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 145d68b36

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 1979.828 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 145d68b36

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: da2437cb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-42.036 | TNS=-8895.918 |
Phase 1 Physical Synthesis Initialization | Checksum: 13693c54c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: dc6759ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.564 . Memory (MB): peak = 1979.828 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: da2437cb

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-41.425. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1132a6cb9

Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1979.828 ; gain = 0.000

Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1979.828 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1132a6cb9

Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1132a6cb9

Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1132a6cb9

Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1979.828 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1132a6cb9

Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1979.828 ; gain = 0.000

Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1979.828 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 197de32f7

Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1979.828 ; gain = 0.000
Ending Placer Task | Checksum: a9e06f37

Time (s): cpu = 00:01:47 ; elapsed = 00:01:36 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 32 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:37 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_placed.rpt -pb Main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1979.828 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 1.85s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1979.828 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.425 | TNS=-8827.558 |
Phase 1 Physical Synthesis Initialization | Checksum: 10e5c08e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.425 | TNS=-8827.558 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10e5c08e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.425 | TNS=-8827.558 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/ALU_sel_reg[0]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ALU/ALU_sel_reg[0]_11. Critical path length was reduced through logic transformation on cell ALU/Data_buffer[13]_i_3_comp.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[13]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.346 | TNS=-8827.396 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[9]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[9]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.305 | TNS=-8827.826 |
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[9]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[9]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[9]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.266 | TNS=-8827.163 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1[15]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[15]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.264 | TNS=-8827.044 |
INFO: [Physopt 32-702] Processed net Q_DIVS1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[12]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[4]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[4]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[10]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[11]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[12]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[14]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ALU/IN_1[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ALU/IN_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.221 | TNS=-8841.533 |
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_38_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ALU/IN_2[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net ALU/IN_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8866.426 |
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][23].  Re-placed instance u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][23]
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8866.577 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Boot_Controller/boot_mode_buffer_i_1_n_0. Critical path length was reduced through logic transformation on cell Boot_Controller/boot_mode_buffer_i_1_comp.
INFO: [Physopt 32-735] Processed net Boot_Controller/boot_mode_buffer_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8866.521 |
INFO: [Physopt 32-571] Net Boot_Controller/button_hold_counter[23]_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net Boot_Controller/boot_mode_buffer_i_1_n_0. Critical path length was reduced through logic transformation on cell Boot_Controller/boot_mode_buffer_i_1_comp_1.
INFO: [Physopt 32-735] Processed net Boot_Controller/button_hold_counter[23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8865.151 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/wcnt_lcmp_temp.  Re-placed instance u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/wcnt_lcmp_temp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8864.208 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/D[0]. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8864.205 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[7] was not replicated.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_5_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8864.375 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8863.760 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[6] was not replicated.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[6]. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/G_1PIPE_IFACE.s_daddr_r_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8862.158 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0].  Re-placed instance u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__1
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8866.369 |
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-81] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8867.589 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8867.562 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8867.651 |
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0] was not replicated.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8866.074 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3] was not replicated.
INFO: [Physopt 32-81] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8876.632 |
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/PM_i_35_n_0.  Re-placed instance PM/PM_i_35
INFO: [Physopt 32-735] Processed net PM/PM_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8876.352 |
INFO: [Physopt 32-663] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0].  Re-placed instance dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
INFO: [Physopt 32-735] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8876.386 |
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0].  Re-placed instance dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1
INFO: [Physopt 32-735] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8875.867 |
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net PM/sel[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PM/sel[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.214 | TNS=-8875.821 |
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ALU/ALU_sel_reg[0]_11.  Re-placed instance ALU/Data_buffer[13]_i_3_comp
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8875.581 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/ALU_sel_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[4]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[10]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[11]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[12]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[14]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8875.480 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8875.293 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/D[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8875.063 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8874.521 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8874.426 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8874.381 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1].  Re-placed instance dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
INFO: [Physopt 32-735] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8876.243 |
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8876.243 |
Phase 3 Critical Path Optimization | Checksum: 10e5c08e1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.174 | TNS=-8876.243 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[5]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[5]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.164 | TNS=-8876.223 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[12]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[12]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.154 | TNS=-8876.043 |
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[5]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[5]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[5]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.097 | TNS=-8875.495 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Decoder/ALU/OUT_1[15].  Re-placed instance Decoder/Data_buffer[15]_i_2_comp
INFO: [Physopt 32-735] Processed net Decoder/ALU/OUT_1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.092 | TNS=-8875.426 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[11]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[11]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.057 | TNS=-8875.867 |
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[11]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[11]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[11]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.052 | TNS=-8875.270 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[7]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.032 | TNS=-8875.123 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[10]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[10]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.028 | TNS=-8875.100 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[8]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[8]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.028 | TNS=-8875.001 |
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1[15]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[15]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[15]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.009 | TNS=-8874.602 |
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[10]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[10]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[10]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.000 | TNS=-8874.056 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[3]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.984 | TNS=-8874.034 |
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[12]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[12]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[12]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.978 | TNS=-8873.371 |
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[3]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[3]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.976 | TNS=-8872.620 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[6]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.974 | TNS=-8872.446 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[13]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[13]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.929 | TNS=-8872.277 |
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[8]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[8]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[8]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.927 | TNS=-8871.686 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[2]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.911 | TNS=-8871.392 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[4]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[4]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.906 | TNS=-8871.223 |
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[7]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[7]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.906 | TNS=-8870.835 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[1]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[1]_i_2_comp.
INFO: [Physopt 32-735] Processed net ALU/ALU_sel_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.902 | TNS=-8870.831 |
INFO: [Physopt 32-710] Processed net Decoder/ALU/OUT_1__0[1]. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[1]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[1]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8870.129 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/ALU_sel_reg[0]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ALU/ALU_sel_reg[0]_12. Critical path length was reduced through logic transformation on cell ALU/Data_buffer[14]_i_3_comp.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[14]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8870.108 |
INFO: [Physopt 32-702] Processed net Q_DIVS1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[12]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[4]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[4]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[10]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[11]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[12]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[14]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[8]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8870.255 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0.  Re-placed instance u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_6
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8870.235 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8870.493 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8871.173 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3]_repN was not replicated.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8871.120 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8871.324 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0.  Re-placed instance u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_5
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8871.240 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8871.171 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8871.159 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8871.024 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8870.908 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8870.894 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1] was not replicated.
INFO: [Physopt 32-81] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8876.104 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0] was not replicated.
INFO: [Physopt 32-710] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_2_n_0. Critical path length was reduced through logic transformation on cell u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8876.117 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8876.102 |
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8876.093 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8876.056 |
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1] was not replicated.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3] was not replicated.
INFO: [Physopt 32-81] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8883.617 |
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/ALU/OUT_1__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[4]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[8]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[10]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[11]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[12]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[14]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[3]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.807 | TNS=-8883.617 |
Phase 4 Critical Path Optimization | Checksum: 10e5c08e1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1979.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-40.807 | TNS=-8883.617 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.618  |        -56.059  |           12  |              0  |                    73  |           0  |           2  |  00:00:31  |
|  Total          |          0.618  |        -56.059  |           12  |              0  |                    73  |           0  |           3  |  00:00:31  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1979.828 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1c7323bcf

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
789 Infos, 32 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.670 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f7168488 ConstDB: 0 ShapeSum: 8555f32f RouteDB: 0
Post Restoration Checksum: NetGraph: 50ff9af2 NumContArr: 4a99c268 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 9b995d5a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9b995d5a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9b995d5a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9b995d5a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1979.828 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 174885f44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-39.836| TNS=-8924.591| WHS=-0.618 | THS=-817.202|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 129efbe5d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1979.828 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-39.836| TNS=-8633.600| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 167e6c40d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1981.066 ; gain = 1.238

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00135534 %
  Global Horizontal Routing Utilization  = 0.000910984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5773
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5772
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 6

Phase 2 Router Initialization | Checksum: 1a8ffa92f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1981.066 ; gain = 1.238

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a8ffa92f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1981.066 ; gain = 1.238
Phase 3 Initial Routing | Checksum: 16f76bb37

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 2017.293 ; gain = 37.465
INFO: [Route 35-580] Design has 1843 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================+====================+==============================+
| Launch Clock         | Capture Clock      | Pin                          |
+======================+====================+==============================+
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[13]/D |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[6]/D  |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[4]/D  |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[5]/D  |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[7]/D  |
+----------------------+--------------------+------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1036
 Number of Nodes with overlaps = 309
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-41.511| TNS=-10877.934| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d747a94e

Time (s): cpu = 00:01:33 ; elapsed = 00:01:04 . Memory (MB): peak = 2021.594 ; gain = 41.766

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 545
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-41.350| TNS=-10863.429| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d8d7cce3

Time (s): cpu = 00:01:44 ; elapsed = 00:01:13 . Memory (MB): peak = 2021.594 ; gain = 41.766
Phase 4 Rip-up And Reroute | Checksum: d8d7cce3

Time (s): cpu = 00:01:44 ; elapsed = 00:01:13 . Memory (MB): peak = 2021.594 ; gain = 41.766

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e38a219c

Time (s): cpu = 00:01:45 ; elapsed = 00:01:14 . Memory (MB): peak = 2021.594 ; gain = 41.766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-41.350| TNS=-10575.470| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 114b5b82d

Time (s): cpu = 00:01:47 ; elapsed = 00:01:15 . Memory (MB): peak = 2021.594 ; gain = 41.766

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 114b5b82d

Time (s): cpu = 00:01:47 ; elapsed = 00:01:15 . Memory (MB): peak = 2021.594 ; gain = 41.766
Phase 5 Delay and Skew Optimization | Checksum: 114b5b82d

Time (s): cpu = 00:01:47 ; elapsed = 00:01:15 . Memory (MB): peak = 2021.594 ; gain = 41.766

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: add3c7f9

Time (s): cpu = 00:01:48 ; elapsed = 00:01:16 . Memory (MB): peak = 2021.594 ; gain = 41.766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-41.334| TNS=-10483.829| WHS=-0.139 | THS=-7.350 |

Phase 6.1 Hold Fix Iter | Checksum: 2110ae1f6

Time (s): cpu = 00:01:48 ; elapsed = 00:01:16 . Memory (MB): peak = 2021.594 ; gain = 41.766
WARNING: [Route 35-468] The router encountered 915 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][20]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][18]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][19]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][17]/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[0][16]/D
	u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[24]/D
	u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[18]/D
	u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[16]/D
	u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/D
	u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[7]/D
	.. and 905 more pins.

Phase 6 Post Hold Fix | Checksum: 214508bfa

Time (s): cpu = 00:01:48 ; elapsed = 00:01:16 . Memory (MB): peak = 2021.594 ; gain = 41.766

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.27171 %
  Global Horizontal Routing Utilization  = 3.6861 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ccd56655

Time (s): cpu = 00:01:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2021.594 ; gain = 41.766

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ccd56655

Time (s): cpu = 00:01:49 ; elapsed = 00:01:16 . Memory (MB): peak = 2021.594 ; gain = 41.766

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20e696df5

Time (s): cpu = 00:01:50 ; elapsed = 00:01:17 . Memory (MB): peak = 2021.594 ; gain = 41.766

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 279640268

Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2021.594 ; gain = 41.766
INFO: [Route 35-57] Estimated Timing Summary | WNS=-41.334| TNS=-10484.623| WHS=-0.139 | THS=-7.350 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 279640268

Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2021.594 ; gain = 41.766
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2021.594 ; gain = 41.766

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
809 Infos, 34 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:21 . Memory (MB): peak = 2021.594 ; gain = 41.766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.930 . Memory (MB): peak = 2021.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
Command: report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
Command: report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2021.594 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
Command: report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
821 Infos, 34 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Main_route_status.rpt -pb Main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Main_bus_skew_routed.rpt -pb Main_bus_skew_routed.pb -rpx Main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 07:59:42 2022...
