// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLToAXI4(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [2:0]       out_arw_bits_id;	// src/main/scala/tilelink/ToAXI4.scala:146:25
  wire             auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]       auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]       auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [3:0]       auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [4:0]       auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [30:0]      auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]       auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0]      auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire             auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire             auto_in_d_ready_0 = auto_in_d_ready;
  wire             auto_out_aw_ready_0 = auto_out_aw_ready;
  wire             auto_out_w_ready_0 = auto_out_w_ready;
  wire             auto_out_b_valid_0 = auto_out_b_valid;
  wire [2:0]       auto_out_b_bits_id_0 = auto_out_b_bits_id;
  wire [1:0]       auto_out_b_bits_resp_0 = auto_out_b_bits_resp;
  wire [3:0]       auto_out_b_bits_echo_tl_state_size_0 =
    auto_out_b_bits_echo_tl_state_size;
  wire [4:0]       auto_out_b_bits_echo_tl_state_source_0 =
    auto_out_b_bits_echo_tl_state_source;
  wire             auto_out_ar_ready_0 = auto_out_ar_ready;
  wire             auto_out_r_valid_0 = auto_out_r_valid;
  wire [2:0]       auto_out_r_bits_id_0 = auto_out_r_bits_id;
  wire [63:0]      auto_out_r_bits_data_0 = auto_out_r_bits_data;
  wire [1:0]       auto_out_r_bits_resp_0 = auto_out_r_bits_resp;
  wire [3:0]       auto_out_r_bits_echo_tl_state_size_0 =
    auto_out_r_bits_echo_tl_state_size;
  wire [4:0]       auto_out_r_bits_echo_tl_state_source_0 =
    auto_out_r_bits_echo_tl_state_source;
  wire             auto_out_r_bits_last_0 = auto_out_r_bits_last;
  wire             prot_1 = 1'h1;	// src/main/scala/tilelink/ToAXI4.scala:185:25
  wire             auto_in_a_bits_user_amba_prot_bufferable = 1'h0;
  wire             auto_in_a_bits_user_amba_prot_modifiable = 1'h0;
  wire             auto_in_a_bits_user_amba_prot_readalloc = 1'h0;
  wire             auto_in_a_bits_user_amba_prot_writealloc = 1'h0;
  wire             auto_in_a_bits_user_amba_prot_privileged = 1'h0;
  wire             auto_in_a_bits_user_amba_prot_secure = 1'h0;
  wire             auto_in_a_bits_user_amba_prot_fetch = 1'h0;
  wire             auto_in_d_bits_sink = 1'h0;
  wire             nodeIn_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             sourceStall_19 = 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:106:36
  wire             out_arw_bits_lock = 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:146:25
  wire             prot_0 = 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:185:25
  wire             prot_2 = 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:185:25
  wire             cache_0 = 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:186:25
  wire             cache_1 = 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:186:25
  wire             cache_2 = 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:186:25
  wire             cache_3 = 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:186:25
  wire             r_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:787:17
  wire             b_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire             b_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]       out_arw_bits_burst = 2'h1;	// src/main/scala/tilelink/ToAXI4.scala:146:25
  wire [1:0]       out_arw_bits_prot_hi = 2'h1;	// src/main/scala/tilelink/ToAXI4.scala:194:25
  wire [1:0]       auto_in_d_bits_param = 2'h0;
  wire [1:0]       nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       out_arw_bits_cache_lo = 2'h0;	// src/main/scala/tilelink/ToAXI4.scala:195:25
  wire [1:0]       out_arw_bits_cache_hi = 2'h0;	// src/main/scala/tilelink/ToAXI4.scala:195:25
  wire [1:0]       r_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:787:17
  wire [1:0]       b_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [31:0][2:0] _GEN =
    '{3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h1,
      3'h5,
      3'h7,
      3'h0,
      3'h0,
      3'h4,
      3'h6,
      3'h3,
      3'h3,
      3'h3,
      3'h3,
      3'h3,
      3'h3,
      3'h3,
      3'h3,
      3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h2,
      3'h2};
  wire [2:0]       sourceTable_18 = 3'h0;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_19 = 3'h0;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       b_d_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [2:0]       sourceTable_22 = 3'h1;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       r_d_opcode = 3'h1;	// src/main/scala/tilelink/Edges.scala:787:17
  wire [3:0]       out_arw_bits_cache = 4'h0;	// src/main/scala/tilelink/ToAXI4.scala:146:25
  wire [3:0]       out_arw_bits_qos = 4'h0;	// src/main/scala/tilelink/ToAXI4.scala:146:25
  wire [2:0]       sourceTable_0 = 3'h2;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_1 = 3'h2;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_2 = 3'h2;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_3 = 3'h2;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_4 = 3'h2;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_5 = 3'h2;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_6 = 3'h2;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_7 = 3'h2;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       out_arw_bits_prot = 3'h2;	// src/main/scala/tilelink/ToAXI4.scala:146:25
  wire [2:0]       sourceTable_21 = 3'h5;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_20 = 3'h7;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_17 = 3'h4;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_16 = 3'h6;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_8 = 3'h3;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_9 = 3'h3;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_10 = 3'h3;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_11 = 3'h3;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_12 = 3'h3;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_13 = 3'h3;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_14 = 3'h3;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [2:0]       sourceTable_15 = 3'h3;	// src/main/scala/tilelink/ToAXI4.scala:107:36
  wire [63:0]      r_d_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:787:17
  wire [63:0]      b_d_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire             nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]       nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [30:0]      nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]       nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]       nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeOut_aw_ready = auto_out_aw_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0]      nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_aw_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       nodeOut_aw_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_w_ready = auto_out_w_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_valid = auto_out_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_b_bits_id = auto_out_b_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_b_bits_resp = auto_out_b_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_b_bits_echo_tl_state_size =
    auto_out_b_bits_echo_tl_state_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       nodeOut_b_bits_echo_tl_state_source =
    auto_out_b_bits_echo_tl_state_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_ar_ready = auto_out_ar_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0]      nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_ar_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       nodeOut_ar_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_r_valid = auto_out_r_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_r_bits_id = auto_out_r_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      nodeOut_r_bits_data = auto_out_r_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_r_bits_resp = auto_out_r_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_r_bits_echo_tl_state_size =
    auto_out_r_bits_echo_tl_state_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       nodeOut_r_bits_echo_tl_state_source =
    auto_out_r_bits_echo_tl_state_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_r_bits_last = auto_out_r_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       out_arw_bits_echo_tl_state_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/ToAXI4.scala:146:25
  wire [4:0]       out_arw_bits_echo_tl_state_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/ToAXI4.scala:146:25
  wire [30:0]      out_arw_bits_addr = nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/ToAXI4.scala:146:25
  wire [7:0]       out_w_bits_strb = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/ToAXI4.scala:147:23
  wire [63:0]      out_w_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/ToAXI4.scala:147:23
  wire             auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]       auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]       auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             auto_in_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             auto_in_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             auto_out_aw_valid_0 = nodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       queue_arw_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]       auto_out_aw_bits_id_0 = nodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0]      queue_arw_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [30:0]      auto_out_aw_bits_addr_0 = nodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       queue_arw_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [7:0]       auto_out_aw_bits_len_0 = nodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       queue_arw_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]       auto_out_aw_bits_size_0 = nodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       queue_arw_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [1:0]       auto_out_aw_bits_burst_0 = nodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             queue_arw_bits_lock;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire             auto_out_aw_bits_lock_0 = nodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       queue_arw_bits_cache;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]       auto_out_aw_bits_cache_0 = nodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       queue_arw_bits_prot;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [2:0]       auto_out_aw_bits_prot_0 = nodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       queue_arw_bits_qos;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]       auto_out_aw_bits_qos_0 = nodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       queue_arw_bits_echo_tl_state_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [3:0]       auto_out_aw_bits_echo_tl_state_size_0 =
    nodeOut_aw_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       queue_arw_bits_echo_tl_state_source;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [4:0]       auto_out_aw_bits_echo_tl_state_source_0 =
    nodeOut_aw_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_w_irr_ready = nodeOut_w_ready;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_w_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire             auto_out_w_valid_0 = nodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      nodeOut_w_irr_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [63:0]      auto_out_w_bits_data_0 = nodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       nodeOut_w_irr_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire [7:0]       auto_out_w_bits_strb_0 = nodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_w_irr_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire             auto_out_w_bits_last_0 = nodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_b_ready_0 = nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       b_d_size = nodeOut_b_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:771:17
  wire [4:0]       b_d_source = nodeOut_b_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:771:17
  wire             auto_out_ar_valid_0 = nodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_ar_bits_id_0 = nodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [30:0]      auto_out_ar_bits_addr_0 = nodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       auto_out_ar_bits_len_0 = nodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_ar_bits_size_0 = nodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       auto_out_ar_bits_burst_0 = nodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_ar_bits_lock_0 = nodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_ar_bits_cache_0 = nodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_ar_bits_prot_0 = nodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_ar_bits_qos_0 = nodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_ar_bits_echo_tl_state_size_0 =
    nodeOut_ar_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       auto_out_ar_bits_echo_tl_state_source_0 =
    nodeOut_ar_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_r_ready_0 = nodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeIn_d_bits_data = nodeOut_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]       r_d_size = nodeOut_r_bits_echo_tl_state_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:787:17
  wire [4:0]       r_d_source = nodeOut_r_bits_echo_tl_state_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:787:17
  wire             idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:108:32
  wire             idStall_3;	// src/main/scala/tilelink/ToAXI4.scala:108:32
  wire             idStall_6;	// src/main/scala/tilelink/ToAXI4.scala:108:32
  wire             idStall_4;	// src/main/scala/tilelink/ToAXI4.scala:108:32
  wire             idStall_0;	// src/main/scala/tilelink/ToAXI4.scala:108:32
  wire             idStall_7;	// src/main/scala/tilelink/ToAXI4.scala:108:32
  wire             idStall_5;	// src/main/scala/tilelink/ToAXI4.scala:108:32
  wire             idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:108:32
  wire             sourceStall_18 = idStall_0;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_22 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_0 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_1 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_2 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_3 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_4 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_5 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_6 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_7 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_8 = idStall_3;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_9 = idStall_3;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_10 = idStall_3;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_11 = idStall_3;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_12 = idStall_3;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_13 = idStall_3;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_14 = idStall_3;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_15 = idStall_3;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_17 = idStall_4;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_21 = idStall_5;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_16 = idStall_6;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             sourceStall_20 = idStall_7;	// src/main/scala/tilelink/ToAXI4.scala:106:36, :108:32
  wire             a_isPut = ~(nodeIn_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire             out_arw_bits_wen = a_isPut;	// src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/ToAXI4.scala:146:25
  wire             _GEN_0 = nodeIn_a_ready & nodeIn_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [22:0]      _beats1_decode_T_1 = 23'hFF << nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:235:71
  wire [4:0]       beats1_decode = ~(_beats1_decode_T_1[7:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire             beats1_opdata = ~(nodeIn_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [4:0]       beats1 = beats1_opdata ? beats1_decode : 5'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  reg  [4:0]       counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [4:0]       counter1 = counter - 5'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire             a_first = counter == 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire             a_last = counter == 5'h1 | beats1 == 5'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire             out_w_bits_last = a_last;	// src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/tilelink/ToAXI4.scala:147:23
  wire             done = a_last & _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [4:0]       count = beats1 & ~counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [2:0]       a_sel_shiftAmount = out_arw_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:146:25
  assign nodeOut_w_valid = nodeOut_w_irr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_data = nodeOut_w_irr_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_strb = nodeOut_w_irr_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_w_bits_last = nodeOut_w_irr_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_id = queue_arw_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_id = queue_arw_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_addr = queue_arw_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_addr = queue_arw_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_len = queue_arw_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_len = queue_arw_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_size = queue_arw_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_size = queue_arw_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_burst = queue_arw_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_burst = queue_arw_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_lock = queue_arw_bits_lock;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_lock = queue_arw_bits_lock;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_cache = queue_arw_bits_cache;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_cache = queue_arw_bits_cache;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_prot = queue_arw_bits_prot;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_prot = queue_arw_bits_prot;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_qos = queue_arw_bits_qos;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_qos = queue_arw_bits_qos;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_echo_tl_state_size = queue_arw_bits_echo_tl_state_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_echo_tl_state_size = queue_arw_bits_echo_tl_state_size;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_aw_bits_echo_tl_state_source = queue_arw_bits_echo_tl_state_source;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_ar_bits_echo_tl_state_source = queue_arw_bits_echo_tl_state_source;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             queue_arw_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  wire             queue_arw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:415:19
  assign nodeOut_ar_valid = queue_arw_valid & ~queue_arw_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:154:{39,42}
  assign nodeOut_aw_valid = queue_arw_valid & queue_arw_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:155:39
  wire             queue_arw_ready =
    queue_arw_bits_wen ? nodeOut_aw_ready : nodeOut_ar_ready;	// src/main/scala/chisel3/util/Decoupled.scala:415:19, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:156:29
  reg              doneAW;	// src/main/scala/tilelink/ToAXI4.scala:160:30
  assign out_arw_bits_id = _GEN[nodeIn_a_bits_source];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/ToAXI4.scala:146:25, :165:17
  wire [25:0]      _out_arw_bits_len_T_1 = 26'h7FF << nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:235:71
  wire [7:0]       out_arw_bits_len = ~(_out_arw_bits_len_T_1[10:3]);	// src/main/scala/tilelink/ToAXI4.scala:146:25, src/main/scala/util/package.scala:235:{46,71,76}
  wire [2:0]       out_arw_bits_size =
    nodeIn_a_bits_size > 4'h2 ? 3'h3 : nodeIn_a_bits_size[2:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/ToAXI4.scala:146:25, :168:{23,31}
  wire [31:0]      _GEN_1 =
    {{sourceStall_0},
     {sourceStall_0},
     {sourceStall_0},
     {sourceStall_0},
     {sourceStall_0},
     {sourceStall_0},
     {sourceStall_0},
     {sourceStall_0},
     {sourceStall_0},
     {sourceStall_22},
     {sourceStall_21},
     {sourceStall_20},
     {1'h0},
     {sourceStall_18},
     {sourceStall_17},
     {sourceStall_16},
     {sourceStall_15},
     {sourceStall_14},
     {sourceStall_13},
     {sourceStall_12},
     {sourceStall_11},
     {sourceStall_10},
     {sourceStall_9},
     {sourceStall_8},
     {sourceStall_7},
     {sourceStall_6},
     {sourceStall_5},
     {sourceStall_4},
     {sourceStall_3},
     {sourceStall_2},
     {sourceStall_1},
     {sourceStall_0}};	// src/main/scala/tilelink/ToAXI4.scala:106:36, :198:49
  wire             stall = _GEN_1[nodeIn_a_bits_source] & a_first;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/ToAXI4.scala:198:49
  wire             out_arw_ready;	// src/main/scala/tilelink/ToAXI4.scala:146:25
  wire             _out_w_valid_T_3 = doneAW | out_arw_ready;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :160:30, :199:52
  wire             out_w_ready;	// src/main/scala/tilelink/ToAXI4.scala:147:23
  assign nodeIn_a_ready =
    ~stall & (a_isPut ? _out_w_valid_T_3 & out_w_ready : out_arw_ready);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/ToAXI4.scala:146:25, :147:23, :198:49, :199:{21,28,34,52,70}
  wire             out_arw_valid =
    ~stall & nodeIn_a_valid & (~a_isPut | ~doneAW & out_w_ready);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/ToAXI4.scala:146:25, :147:23, :160:30, :198:49, :199:21, :200:{31,45,51,61,69}
  wire             out_w_valid = ~stall & nodeIn_a_valid & a_isPut & _out_w_valid_T_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/ToAXI4.scala:147:23, :198:49, :199:{21,52}, :202:{29,43,54}
  reg              r_holds_d;	// src/main/scala/tilelink/ToAXI4.scala:209:30
  reg  [2:0]       b_delay;	// src/main/scala/tilelink/ToAXI4.scala:212:24
  wire             r_wins = nodeOut_r_valid & b_delay != 3'h7 | r_holds_d;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:209:30, :212:24, :218:{33,44,53}
  assign nodeOut_r_ready = nodeIn_d_ready & r_wins;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :220:33
  assign nodeOut_b_ready = nodeIn_d_ready & ~r_wins;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :221:{33,36}
  assign nodeIn_d_valid = r_wins ? nodeOut_r_valid : nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :222:24
  reg              r_first;	// src/main/scala/tilelink/ToAXI4.scala:227:28
  reg              r_denied_r;	// src/main/scala/util/package.scala:80:63
  wire             r_denied = r_first ? (&nodeOut_r_bits_resp) : r_denied_r;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:227:28, :229:39, src/main/scala/util/package.scala:80:{42,63}
  wire             r_d_denied = r_denied;	// src/main/scala/tilelink/Edges.scala:787:17, src/main/scala/util/package.scala:80:42
  wire             r_corrupt = |nodeOut_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:230:39
  wire             b_denied = |nodeOut_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:231:39
  wire             b_d_denied = b_denied;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/ToAXI4.scala:231:39
  wire             r_d_corrupt = r_corrupt | r_denied;	// src/main/scala/tilelink/Edges.scala:787:17, src/main/scala/tilelink/ToAXI4.scala:230:39, :233:96, src/main/scala/util/package.scala:80:42
  assign nodeIn_d_bits_opcode = {2'h0, r_wins};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  assign nodeIn_d_bits_size = r_wins ? r_d_size : b_d_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17, :787:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  assign nodeIn_d_bits_source = r_wins ? r_d_source : b_d_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17, :787:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  assign nodeIn_d_bits_denied = r_wins ? r_d_denied : b_d_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17, :787:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  assign nodeIn_d_bits_corrupt = r_wins & r_d_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:787:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  wire             a_sel_0 = a_sel_shiftAmount == 3'h0;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:253:58
  wire             a_sel_1 = a_sel_shiftAmount == 3'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:253:58
  wire             a_sel_2 = a_sel_shiftAmount == 3'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:253:58
  wire             a_sel_3 = a_sel_shiftAmount == 3'h3;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:253:58
  wire             a_sel_4 = a_sel_shiftAmount == 3'h4;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:253:58
  wire             a_sel_5 = a_sel_shiftAmount == 3'h5;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:253:58
  wire             a_sel_6 = a_sel_shiftAmount == 3'h6;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:253:58
  wire             a_sel_7 = &a_sel_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:253:58
  wire [2:0]       d_sel_shiftAmount = r_wins ? nodeOut_r_bits_id : nodeOut_b_bits_id;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :254:31
  wire             d_sel_0 = d_sel_shiftAmount == 3'h0;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:254:93
  wire             d_sel_1 = d_sel_shiftAmount == 3'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:254:93
  wire             d_sel_2 = d_sel_shiftAmount == 3'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:254:93
  wire             d_sel_3 = d_sel_shiftAmount == 3'h3;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:254:93
  wire             d_sel_4 = d_sel_shiftAmount == 3'h4;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:254:93
  wire             d_sel_5 = d_sel_shiftAmount == 3'h5;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:254:93
  wire             d_sel_6 = d_sel_shiftAmount == 3'h6;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:254:93
  wire             d_sel_7 = &d_sel_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/ToAXI4.scala:254:93
  wire             d_last = ~r_wins | nodeOut_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:218:53, :255:23
  reg              count_1;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  assign idStall_0 = count_1;	// src/main/scala/tilelink/ToAXI4.scala:108:32, :265:28
  reg              write;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  wire             idle = ~count_1;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26
  wire             _inc_T_7 = out_arw_ready & out_arw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:146:25
  wire             inc = a_sel_0 & _inc_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:253:58, :269:22
  wire             _dec_T_15 = nodeIn_d_ready & nodeIn_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             dec = d_sel_0 & d_last & _dec_T_15;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:93, :255:23, :270:{22,32}
  reg              count_2;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  assign idStall_1 = count_2;	// src/main/scala/tilelink/ToAXI4.scala:108:32, :265:28
  reg              write_1;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  wire             idle_1 = ~count_2;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26
  wire             inc_1 = a_sel_1 & _inc_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:253:58, :269:22
  wire             dec_1 = d_sel_1 & d_last & _dec_T_15;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:93, :255:23, :270:{22,32}
  reg  [3:0]       count_3;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg              write_2;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  wire             idle_2 = ~(|count_3);	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26
  wire             inc_2 = a_sel_2 & _inc_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:253:58, :269:22
  wire             dec_2 = d_sel_2 & d_last & _dec_T_15;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:93, :255:23, :270:{22,32}
  wire             mismatch = write_2 != out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24, :278:50
  assign idStall_2 = ~idle_2 & mismatch | count_3 == 4'h8;	// src/main/scala/tilelink/ToAXI4.scala:108:32, :265:28, :267:26, :278:50, :279:{15,21,34,44}
  reg  [3:0]       count_4;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg              write_3;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  wire             idle_3 = ~(|count_4);	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26
  wire             inc_3 = a_sel_3 & _inc_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:253:58, :269:22
  wire             dec_3 = d_sel_3 & d_last & _dec_T_15;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:93, :255:23, :270:{22,32}
  wire             mismatch_1 = write_3 != out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24, :278:50
  assign idStall_3 = ~idle_3 & mismatch_1 | count_4 == 4'h8;	// src/main/scala/tilelink/ToAXI4.scala:108:32, :265:28, :267:26, :278:50, :279:{15,21,34,44}
  reg              count_5;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  assign idStall_4 = count_5;	// src/main/scala/tilelink/ToAXI4.scala:108:32, :265:28
  reg              write_4;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  wire             idle_4 = ~count_5;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26
  wire             inc_4 = a_sel_4 & _inc_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:253:58, :269:22
  wire             dec_4 = d_sel_4 & d_last & _dec_T_15;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:93, :255:23, :270:{22,32}
  reg              count_6;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  assign idStall_5 = count_6;	// src/main/scala/tilelink/ToAXI4.scala:108:32, :265:28
  reg              write_5;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  wire             idle_5 = ~count_6;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26
  wire             inc_5 = a_sel_5 & _inc_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:253:58, :269:22
  wire             dec_5 = d_sel_5 & d_last & _dec_T_15;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:93, :255:23, :270:{22,32}
  reg              count_7;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  assign idStall_6 = count_7;	// src/main/scala/tilelink/ToAXI4.scala:108:32, :265:28
  reg              write_6;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  wire             idle_6 = ~count_7;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26
  wire             inc_6 = a_sel_6 & _inc_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:253:58, :269:22
  wire             dec_6 = d_sel_6 & d_last & _dec_T_15;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:93, :255:23, :270:{22,32}
  reg              count_8;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  assign idStall_7 = count_8;	// src/main/scala/tilelink/ToAXI4.scala:108:32, :265:28
  reg              write_7;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  wire             idle_7 = ~count_8;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26
  wire             inc_7 = a_sel_7 & _inc_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:253:58, :269:22
  wire             dec_7 = d_sel_7 & d_last & _dec_T_15;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:93, :255:23, :270:{22,32}
  `ifndef SYNTHESIS	// src/main/scala/tilelink/ToAXI4.scala:273:16
    always @(posedge clock) begin	// src/main/scala/tilelink/ToAXI4.scala:273:16
      if (~reset & ~(~dec | count_1)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// src/main/scala/tilelink/ToAXI4.scala:273:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:273:16
      end
      if (~reset & ~(~inc | ~count_1)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26, :269:22, :273:16, :274:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// src/main/scala/tilelink/ToAXI4.scala:274:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:274:16
      end
      if (~reset & ~(~dec_1 | count_2)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// src/main/scala/tilelink/ToAXI4.scala:273:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:273:16
      end
      if (~reset & ~(~inc_1 | ~count_2)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26, :269:22, :273:16, :274:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// src/main/scala/tilelink/ToAXI4.scala:274:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:274:16
      end
      if (~reset & ~(~dec_2 | (|count_3))) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26, :270:32, :273:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// src/main/scala/tilelink/ToAXI4.scala:273:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:273:16
      end
      if (~reset & ~(~inc_2 | count_3 != 4'h8)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :273:16, :274:{16,17,22,31}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// src/main/scala/tilelink/ToAXI4.scala:274:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:274:16
      end
      if (~reset & ~(~dec_3 | (|count_4))) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26, :270:32, :273:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// src/main/scala/tilelink/ToAXI4.scala:273:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:273:16
      end
      if (~reset & ~(~inc_3 | count_4 != 4'h8)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :273:16, :274:{16,17,22,31}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// src/main/scala/tilelink/ToAXI4.scala:274:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:274:16
      end
      if (~reset & ~(~dec_4 | count_5)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// src/main/scala/tilelink/ToAXI4.scala:273:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:273:16
      end
      if (~reset & ~(~inc_4 | ~count_5)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26, :269:22, :273:16, :274:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// src/main/scala/tilelink/ToAXI4.scala:274:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:274:16
      end
      if (~reset & ~(~dec_5 | count_6)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// src/main/scala/tilelink/ToAXI4.scala:273:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:273:16
      end
      if (~reset & ~(~inc_5 | ~count_6)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26, :269:22, :273:16, :274:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// src/main/scala/tilelink/ToAXI4.scala:274:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:274:16
      end
      if (~reset & ~(~dec_6 | count_7)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// src/main/scala/tilelink/ToAXI4.scala:273:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:273:16
      end
      if (~reset & ~(~inc_6 | ~count_7)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26, :269:22, :273:16, :274:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// src/main/scala/tilelink/ToAXI4.scala:274:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:274:16
      end
      if (~reset & ~(~dec_7 | count_8)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :270:32, :273:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $error("Assertion failed\n    at ToAXI4.scala:273 assert (!dec || count =/= 0.U)        // underflow\n");	// src/main/scala/tilelink/ToAXI4.scala:273:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:273:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:273:16
      end
      if (~reset & ~(~inc_7 | ~count_8)) begin	// src/main/scala/tilelink/ToAXI4.scala:265:28, :267:26, :269:22, :273:16, :274:{16,17,22}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $error("Assertion failed\n    at ToAXI4.scala:274 assert (!inc || count =/= maxCount.U) // overflow\n");	// src/main/scala/tilelink/ToAXI4.scala:274:16
        if (`STOP_COND_)	// src/main/scala/tilelink/ToAXI4.scala:274:16
          $fatal;	// src/main/scala/tilelink/ToAXI4.scala:274:16
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin
    if (reset) begin
      counter <= 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      doneAW <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:160:30
      r_holds_d <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:209:30
      r_first <= 1'h1;	// src/main/scala/tilelink/ToAXI4.scala:227:28
      count_1 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_2 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_3 <= 4'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_4 <= 4'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_5 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_6 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_7 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_8 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
    end
    else begin
      if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        doneAW <= ~a_last;	// src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/tilelink/ToAXI4.scala:160:30, :161:36
      end
      if (nodeOut_r_ready & nodeOut_r_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
        r_holds_d <= ~nodeOut_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:209:30, :210:40
        r_first <= nodeOut_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:227:28
      end
      count_1 <= count_1 + inc - dec;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}
      count_2 <= count_2 + inc_1 - dec_1;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}
      count_3 <= count_3 + {3'h0, inc_2} - {3'h0, dec_2};	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}
      count_4 <= count_4 + {3'h0, inc_3} - {3'h0, dec_3};	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}
      count_5 <= count_5 + inc_4 - dec_4;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}
      count_6 <= count_6 + inc_5 - dec_5;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}
      count_7 <= count_7 + inc_6 - dec_6;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}
      count_8 <= count_8 + inc_7 - dec_7;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:32, :271:{24,37}
    end
    if (nodeOut_b_valid & ~nodeOut_b_ready)	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:213:{25,28}
      b_delay <= b_delay + 3'h1;	// src/main/scala/tilelink/ToAXI4.scala:212:24, :214:28
    else	// src/main/scala/tilelink/ToAXI4.scala:213:25
      b_delay <= 3'h0;	// src/main/scala/tilelink/ToAXI4.scala:212:24
    if (r_first)	// src/main/scala/tilelink/ToAXI4.scala:227:28
      r_denied_r <= &nodeOut_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/ToAXI4.scala:229:39, src/main/scala/util/package.scala:80:63
    if (inc)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write <= out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24
    if (inc_1)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write_1 <= out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24
    if (inc_2)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write_2 <= out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24
    if (inc_3)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write_3 <= out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24
    if (inc_4)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write_4 <= out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24
    if (inc_5)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write_5 <= out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24
    if (inc_6)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write_6 <= out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24
    if (inc_7)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write_7 <= out_arw_bits_wen;	// src/main/scala/tilelink/ToAXI4.scala:146:25, :266:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:1];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        counter = _RANDOM[1'h0][4:0];	// src/main/scala/tilelink/Edges.scala:230:27
        doneAW = _RANDOM[1'h0][5];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:160:30
        r_holds_d = _RANDOM[1'h0][6];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:209:30
        b_delay = _RANDOM[1'h0][9:7];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:212:24
        r_first = _RANDOM[1'h0][10];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:227:28
        r_denied_r = _RANDOM[1'h0][11];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/util/package.scala:80:63
        count_1 = _RANDOM[1'h0][12];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:265:28
        write = _RANDOM[1'h0][13];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:266:24
        count_2 = _RANDOM[1'h0][14];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:265:28
        write_1 = _RANDOM[1'h0][15];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:266:24
        count_3 = _RANDOM[1'h0][19:16];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:265:28
        write_2 = _RANDOM[1'h0][20];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:266:24
        count_4 = _RANDOM[1'h0][24:21];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:265:28
        write_3 = _RANDOM[1'h0][25];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:266:24
        count_5 = _RANDOM[1'h0][26];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:265:28
        write_4 = _RANDOM[1'h0][27];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:266:24
        count_6 = _RANDOM[1'h0][28];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:265:28
        write_5 = _RANDOM[1'h0][29];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:266:24
        count_7 = _RANDOM[1'h0][30];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:265:28
        write_6 = _RANDOM[1'h0][31];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/ToAXI4.scala:266:24
        count_8 = _RANDOM[1'h1][0];	// src/main/scala/tilelink/ToAXI4.scala:265:28
        write_7 = _RANDOM[1'h1][1];	// src/main/scala/tilelink/ToAXI4.scala:265:28, :266:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_6 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Queue_29 nodeOut_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (out_w_ready),
    .io_enq_valid     (out_w_valid),	// src/main/scala/tilelink/ToAXI4.scala:147:23
    .io_enq_bits_data (out_w_bits_data),	// src/main/scala/tilelink/ToAXI4.scala:147:23
    .io_enq_bits_strb (out_w_bits_strb),	// src/main/scala/tilelink/ToAXI4.scala:147:23
    .io_enq_bits_last (out_w_bits_last),	// src/main/scala/tilelink/ToAXI4.scala:147:23
    .io_deq_ready     (nodeOut_w_irr_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid     (nodeOut_w_irr_valid),
    .io_deq_bits_data (nodeOut_w_irr_bits_data),
    .io_deq_bits_strb (nodeOut_w_irr_bits_strb),
    .io_deq_bits_last (nodeOut_w_irr_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_30 queue_arw_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (out_arw_ready),
    .io_enq_valid                     (out_arw_valid),	// src/main/scala/tilelink/ToAXI4.scala:146:25
    .io_enq_bits_id                   (out_arw_bits_id),	// src/main/scala/tilelink/ToAXI4.scala:146:25
    .io_enq_bits_addr                 (out_arw_bits_addr),	// src/main/scala/tilelink/ToAXI4.scala:146:25
    .io_enq_bits_len                  (out_arw_bits_len),	// src/main/scala/tilelink/ToAXI4.scala:146:25
    .io_enq_bits_size                 (out_arw_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:146:25
    .io_enq_bits_echo_tl_state_size   (out_arw_bits_echo_tl_state_size),	// src/main/scala/tilelink/ToAXI4.scala:146:25
    .io_enq_bits_echo_tl_state_source (out_arw_bits_echo_tl_state_source),	// src/main/scala/tilelink/ToAXI4.scala:146:25
    .io_enq_bits_wen                  (out_arw_bits_wen),	// src/main/scala/tilelink/ToAXI4.scala:146:25
    .io_deq_ready                     (queue_arw_ready),	// src/main/scala/chisel3/util/Decoupled.scala:415:19
    .io_deq_valid                     (queue_arw_valid),
    .io_deq_bits_id                   (queue_arw_bits_id),
    .io_deq_bits_addr                 (queue_arw_bits_addr),
    .io_deq_bits_len                  (queue_arw_bits_len),
    .io_deq_bits_size                 (queue_arw_bits_size),
    .io_deq_bits_burst                (queue_arw_bits_burst),
    .io_deq_bits_lock                 (queue_arw_bits_lock),
    .io_deq_bits_cache                (queue_arw_bits_cache),
    .io_deq_bits_prot                 (queue_arw_bits_prot),
    .io_deq_bits_qos                  (queue_arw_bits_qos),
    .io_deq_bits_echo_tl_state_size   (queue_arw_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (queue_arw_bits_echo_tl_state_source),
    .io_deq_bits_wen                  (queue_arw_bits_wen)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_denied = auto_in_d_bits_denied_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
  assign auto_in_d_bits_corrupt = auto_in_d_bits_corrupt_0;
  assign auto_out_aw_valid = auto_out_aw_valid_0;
  assign auto_out_aw_bits_id = auto_out_aw_bits_id_0;
  assign auto_out_aw_bits_addr = auto_out_aw_bits_addr_0;
  assign auto_out_aw_bits_len = auto_out_aw_bits_len_0;
  assign auto_out_aw_bits_size = auto_out_aw_bits_size_0;
  assign auto_out_aw_bits_burst = auto_out_aw_bits_burst_0;
  assign auto_out_aw_bits_lock = auto_out_aw_bits_lock_0;
  assign auto_out_aw_bits_cache = auto_out_aw_bits_cache_0;
  assign auto_out_aw_bits_prot = auto_out_aw_bits_prot_0;
  assign auto_out_aw_bits_qos = auto_out_aw_bits_qos_0;
  assign auto_out_aw_bits_echo_tl_state_size = auto_out_aw_bits_echo_tl_state_size_0;
  assign auto_out_aw_bits_echo_tl_state_source = auto_out_aw_bits_echo_tl_state_source_0;
  assign auto_out_w_valid = auto_out_w_valid_0;
  assign auto_out_w_bits_data = auto_out_w_bits_data_0;
  assign auto_out_w_bits_strb = auto_out_w_bits_strb_0;
  assign auto_out_w_bits_last = auto_out_w_bits_last_0;
  assign auto_out_b_ready = auto_out_b_ready_0;
  assign auto_out_ar_valid = auto_out_ar_valid_0;
  assign auto_out_ar_bits_id = auto_out_ar_bits_id_0;
  assign auto_out_ar_bits_addr = auto_out_ar_bits_addr_0;
  assign auto_out_ar_bits_len = auto_out_ar_bits_len_0;
  assign auto_out_ar_bits_size = auto_out_ar_bits_size_0;
  assign auto_out_ar_bits_burst = auto_out_ar_bits_burst_0;
  assign auto_out_ar_bits_lock = auto_out_ar_bits_lock_0;
  assign auto_out_ar_bits_cache = auto_out_ar_bits_cache_0;
  assign auto_out_ar_bits_prot = auto_out_ar_bits_prot_0;
  assign auto_out_ar_bits_qos = auto_out_ar_bits_qos_0;
  assign auto_out_ar_bits_echo_tl_state_size = auto_out_ar_bits_echo_tl_state_size_0;
  assign auto_out_ar_bits_echo_tl_state_source = auto_out_ar_bits_echo_tl_state_source_0;
  assign auto_out_r_ready = auto_out_r_ready_0;
endmodule

