// This is a problem dealing with vectors in Verilog
module vector_reverse (
    input [7:0] in,
// Insert code here
