/*
 * Copyright (C) 2014-2018 Analog Devices Inc.
 * Licensed under the GPL-2 or later.
 */

#ifndef __MACH_SRAM_H
#define __MACH_SRAM_H

#define L2CTL0_CTL_OFFSET		0x0		/* L2CTL0 Control Register Offset */
#define L2CTL0_STAT_OFFSET		0x10	/* L2CTL0 Status Register Offset */
#define L2CTL0_ERRADDR0_OFFSET	0x40	/* L2CTL0 ECC Error Address 0 Register Offset */
#define L2CTL0_ET0_OFFSET		0x80	/* L2CTL0 Error Type 0 Register Offset */
#define L2CTL0_EADDR0_OFFSET	0x84	/* L2CTL0 Error Type 0 Address Register Offset */
#define L2CTL0_ET1_OFFSET		0x88	/* L2CTL0 Error Type 1 Register Offset */
#define L2CTL0_EADDR1_OFFSET	0x8C	/* L2CTL0 Error Type 1 Address Register Offset */

#endif /* __MACH_SRAM_H */
